-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Sun Mar 20 10:09:12 2022
-- Host        : DESKTOP-DFR9DAQ running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top design_1_auto_us_cc_df_0 -prefix
--               design_1_auto_us_cc_df_0_ design_1_auto_us_cc_df_0_sim_netlist.vhdl
-- Design      : design_1_auto_us_cc_df_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k325tffg900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_a_upsizer__parameterized0\ is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \NO_CMD_QUEUE.cmd_cnt_reg[2]_0\ : out STD_LOGIC;
    \m_payload_i_reg[69]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[70]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block0 : in STD_LOGIC;
    cmd_push_block_reg_0 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sr_arvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dw_fifogen_ar_i_56 : in STD_LOGIC;
    dw_fifogen_ar_i_56_0 : in STD_LOGIC;
    dw_fifogen_ar_i_56_1 : in STD_LOGIC;
    dw_fifogen_ar_i_56_2 : in STD_LOGIC;
    dw_fifogen_ar_i_56_3 : in STD_LOGIC;
    dw_fifogen_ar_i_56_4 : in STD_LOGIC;
    dw_fifogen_ar_i_56_5 : in STD_LOGIC;
    dw_fifogen_ar_i_39 : in STD_LOGIC;
    dw_fifogen_ar_i_39_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dw_fifogen_ar_i_39_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_a_upsizer__parameterized0\ : entity is "axi_dwidth_converter_v2_1_19_a_upsizer";
end \design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_a_upsizer__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_a_upsizer__parameterized0\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NO_CMD_QUEUE.cmd_cnt0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^no_cmd_queue.cmd_cnt_reg[2]_0\ : STD_LOGIC;
  signal cmd_packed_wrap_i1_carry_n_1 : STD_LOGIC;
  signal cmd_packed_wrap_i1_carry_n_2 : STD_LOGIC;
  signal cmd_packed_wrap_i1_carry_n_3 : STD_LOGIC;
  signal cmd_push_block : STD_LOGIC;
  signal NLW_cmd_packed_wrap_i1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[0]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[1]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[2]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[3]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[4]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[4]_i_3__0\ : label is "soft_lutpair66";
begin
  CO(0) <= \^co\(0);
  \NO_CMD_QUEUE.cmd_cnt_reg[2]_0\ <= \^no_cmd_queue.cmd_cnt_reg[2]_0\;
\NO_CMD_QUEUE.cmd_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      O => \NO_CMD_QUEUE.cmd_cnt[0]_i_1__0_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      O => \NO_CMD_QUEUE.cmd_cnt[1]_i_1__0_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      O => \NO_CMD_QUEUE.cmd_cnt[2]_i_1__0_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      O => \NO_CMD_QUEUE.cmd_cnt[3]_i_1__0_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB00FBFB"
    )
        port map (
      I0 => \^no_cmd_queue.cmd_cnt_reg[2]_0\,
      I1 => sr_arvalid,
      I2 => cmd_push_block,
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      I4 => \NO_CMD_QUEUE.cmd_cnt[4]_i_3__0_n_0\,
      O => \NO_CMD_QUEUE.cmd_cnt0\
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      O => \NO_CMD_QUEUE.cmd_cnt[4]_i_2_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      O => \NO_CMD_QUEUE.cmd_cnt[4]_i_3__0_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => \NO_CMD_QUEUE.cmd_cnt0\,
      D => \NO_CMD_QUEUE.cmd_cnt[0]_i_1__0_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      R => SR(0)
    );
\NO_CMD_QUEUE.cmd_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => \NO_CMD_QUEUE.cmd_cnt0\,
      D => \NO_CMD_QUEUE.cmd_cnt[1]_i_1__0_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      R => SR(0)
    );
\NO_CMD_QUEUE.cmd_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => \NO_CMD_QUEUE.cmd_cnt0\,
      D => \NO_CMD_QUEUE.cmd_cnt[2]_i_1__0_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      R => SR(0)
    );
\NO_CMD_QUEUE.cmd_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => \NO_CMD_QUEUE.cmd_cnt0\,
      D => \NO_CMD_QUEUE.cmd_cnt[3]_i_1__0_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      R => SR(0)
    );
\NO_CMD_QUEUE.cmd_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => \NO_CMD_QUEUE.cmd_cnt0\,
      D => \NO_CMD_QUEUE.cmd_cnt[4]_i_2_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      R => SR(0)
    );
cmd_packed_wrap_i1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => cmd_packed_wrap_i1_carry_n_1,
      CO(1) => cmd_packed_wrap_i1_carry_n_2,
      CO(0) => cmd_packed_wrap_i1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_cmd_packed_wrap_i1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => '1',
      D => cmd_push_block0,
      Q => cmd_push_block,
      R => SR(0)
    );
dw_fifogen_ar_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I2 => cmd_push_block,
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      I5 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      O => \^no_cmd_queue.cmd_cnt_reg[2]_0\
    );
dw_fifogen_ar_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => dw_fifogen_ar_i_39_0(0),
      I1 => Q(7),
      I2 => Q(8),
      I3 => dw_fifogen_ar_i_39_1,
      O => \m_payload_i_reg[70]\(1)
    );
dw_fifogen_ar_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"333CC8CC"
    )
        port map (
      I0 => \^co\(0),
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(8),
      I4 => dw_fifogen_ar_i_39,
      O => \m_payload_i_reg[70]\(0)
    );
dw_fifogen_ar_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB4444404444"
    )
        port map (
      I0 => Q(6),
      I1 => Q(3),
      I2 => \^co\(0),
      I3 => Q(7),
      I4 => Q(8),
      I5 => dw_fifogen_ar_i_56_5,
      O => \m_payload_i_reg[69]\(3)
    );
dw_fifogen_ar_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777778888808888"
    )
        port map (
      I0 => Q(2),
      I1 => dw_fifogen_ar_i_56_3,
      I2 => \^co\(0),
      I3 => Q(7),
      I4 => Q(8),
      I5 => dw_fifogen_ar_i_56_4,
      O => \m_payload_i_reg[69]\(2)
    );
dw_fifogen_ar_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555A0000A8AA0000"
    )
        port map (
      I0 => Q(1),
      I1 => \^co\(0),
      I2 => Q(7),
      I3 => Q(8),
      I4 => dw_fifogen_ar_i_56_1,
      I5 => dw_fifogen_ar_i_56_2,
      O => \m_payload_i_reg[69]\(1)
    );
dw_fifogen_ar_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A5008800"
    )
        port map (
      I0 => Q(0),
      I1 => dw_fifogen_ar_i_56,
      I2 => dw_fifogen_ar_i_56_0,
      I3 => dw_fifogen_ar_i_56_1,
      I4 => Q(9),
      I5 => Q(5),
      O => \m_payload_i_reg[69]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axic_register_slice is
  port (
    m_valid_i_reg_0 : out STD_LOGIC;
    \USE_WRITE.m_axi_awready_i\ : out STD_LOGIC;
    S_AXI_WREADY_i_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_si_state_reg[0]\ : out STD_LOGIC;
    \si_word_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WREADY_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WREADY_ns : out STD_LOGIC;
    \si_wrap_cnt_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_burst_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_payload_i_reg[69]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block0 : out STD_LOGIC;
    \FSM_sequential_si_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_si_state_reg[0]_1\ : out STD_LOGIC;
    \buf_cnt_reg[1]\ : out STD_LOGIC;
    \buf_cnt_reg[1]_0\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \si_word_reg[1]\ : out STD_LOGIC;
    \m_payload_i_reg[4]_0\ : out STD_LOGIC;
    \m_payload_i_reg[99]_0\ : out STD_LOGIC_VECTOR ( 96 downto 0 );
    s_axi_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_payload_i_reg[68]_0\ : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC;
    m_valid_i_reg_1 : in STD_LOGIC;
    \FSM_sequential_si_state_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \si_ptr_reg[5]\ : in STD_LOGIC;
    word : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_ptr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_ptr_reg[0]_0\ : in STD_LOGIC;
    p_173_in : in STD_LOGIC;
    \si_be_reg[15]\ : in STD_LOGIC;
    \si_be_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_be_reg[0]_0\ : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    \FSM_sequential_si_state_reg[0]_3\ : in STD_LOGIC;
    si_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_payload_i_reg[93]_0\ : in STD_LOGIC_VECTOR ( 77 downto 0 );
    \si_word_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    f_si_wrap_cnt_return : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_wrap_cnt_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    si_ptr0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    f_si_be_init31_in : in STD_LOGIC;
    \si_be_reg[15]_0\ : in STD_LOGIC;
    f_si_be_rot : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : in STD_LOGIC;
    buf_cnt : in STD_LOGIC_VECTOR ( 2 downto 0 );
    empty : in STD_LOGIC;
    \m_payload_i_reg[99]_1\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \m_payload_i_reg[69]_1\ : in STD_LOGIC
  );
end design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axic_register_slice;

architecture STRUCTURE of design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axic_register_slice is
  signal \^fsm_sequential_si_state_reg[0]\ : STD_LOGIC;
  signal \^s_axi_wready_i_reg\ : STD_LOGIC;
  signal \^use_write.m_axi_awready_i\ : STD_LOGIC;
  signal \m_payload_i[68]_i_1_n_0\ : STD_LOGIC;
  signal \m_payload_i[69]_i_1_n_0\ : STD_LOGIC;
  signal \m_payload_i[99]_i_1_n_0\ : STD_LOGIC;
  signal \m_valid_i_i_1__1_n_0\ : STD_LOGIC;
  signal \^m_valid_i_reg_0\ : STD_LOGIC;
  signal push_ready : STD_LOGIC;
  signal \^s_axi_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \si_word[1]_i_2_n_0\ : STD_LOGIC;
  signal \si_word[1]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buf_cnt[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \buf_cnt[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of cmd_push_block_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \m_valid_i_i_1__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \si_ptr[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \si_ptr[3]_i_1\ : label is "soft_lutpair85";
begin
  \FSM_sequential_si_state_reg[0]\ <= \^fsm_sequential_si_state_reg[0]\;
  S_AXI_WREADY_i_reg <= \^s_axi_wready_i_reg\;
  \USE_WRITE.m_axi_awready_i\ <= \^use_write.m_axi_awready_i\;
  m_valid_i_reg_0 <= \^m_valid_i_reg_0\;
  s_axi_awsize(1 downto 0) <= \^s_axi_awsize\(1 downto 0);
\FSM_sequential_si_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EBCCEFCCEFCCEF"
    )
        port map (
      I0 => push_ready,
      I1 => \FSM_sequential_si_state_reg[0]_3\,
      I2 => si_state(0),
      I3 => \FSM_sequential_si_state_reg[0]_2\,
      I4 => p_173_in,
      I5 => s_axi_wlast,
      O => \FSM_sequential_si_state_reg[0]_0\
    );
\FSM_sequential_si_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4D0D0D0"
    )
        port map (
      I0 => push_ready,
      I1 => \FSM_sequential_si_state_reg[0]_3\,
      I2 => si_state(0),
      I3 => p_173_in,
      I4 => s_axi_wlast,
      O => \FSM_sequential_si_state_reg[0]_1\
    );
S_AXI_WREADY_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C27202320232023"
    )
        port map (
      I0 => push_ready,
      I1 => \FSM_sequential_si_state_reg[0]_3\,
      I2 => si_state(0),
      I3 => \FSM_sequential_si_state_reg[0]_2\,
      I4 => p_173_in,
      I5 => s_axi_wlast,
      O => S_AXI_WREADY_ns
    );
\buf_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AAAA54"
    )
        port map (
      I0 => empty,
      I1 => buf_cnt(2),
      I2 => buf_cnt(1),
      I3 => \^s_axi_wready_i_reg\,
      I4 => buf_cnt(0),
      O => empty_fwft_i_reg
    );
\buf_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66CCCC98"
    )
        port map (
      I0 => \^s_axi_wready_i_reg\,
      I1 => buf_cnt(1),
      I2 => buf_cnt(2),
      I3 => buf_cnt(0),
      I4 => empty,
      O => \buf_cnt_reg[1]_0\
    );
\buf_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0E0"
    )
        port map (
      I0 => \^s_axi_wready_i_reg\,
      I1 => buf_cnt(1),
      I2 => buf_cnt(2),
      I3 => buf_cnt(0),
      I4 => empty,
      O => \buf_cnt_reg[1]\
    );
cmd_push_block_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^use_write.m_axi_awready_i\,
      I1 => \FSM_sequential_si_state_reg[0]_2\,
      O => cmd_push_block0
    );
dw_fifogen_aw_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF800000000000"
    )
        port map (
      I0 => \si_be_reg[0]_0\,
      I1 => s_axi_wvalid,
      I2 => s_axi_wlast,
      I3 => \FSM_sequential_si_state_reg[0]_3\,
      I4 => si_state(0),
      I5 => push_ready,
      O => \^s_axi_wready_i_reg\
    );
dw_fifogen_aw_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => \^m_valid_i_reg_0\,
      I1 => s_axi_awready,
      I2 => buf_cnt(0),
      I3 => buf_cnt(2),
      I4 => buf_cnt(1),
      O => push_ready
    );
\m_payload_i[68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACAF"
    )
        port map (
      I0 => \^s_axi_awsize\(0),
      I1 => \m_payload_i_reg[93]_0\(61),
      I2 => \^m_valid_i_reg_0\,
      I3 => \m_payload_i_reg[69]_1\,
      O => \m_payload_i[68]_i_1_n_0\
    );
\m_payload_i[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACAF"
    )
        port map (
      I0 => \^s_axi_awsize\(1),
      I1 => \m_payload_i_reg[93]_0\(62),
      I2 => \^m_valid_i_reg_0\,
      I3 => \m_payload_i_reg[69]_1\,
      O => \m_payload_i[69]_i_1_n_0\
    );
\m_payload_i[99]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_valid_i_reg_0\,
      O => \m_payload_i[99]_i_1_n_0\
    );
\m_payload_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(0),
      Q => \m_payload_i_reg[99]_0\(0),
      R => '0'
    );
\m_payload_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(4),
      Q => \m_payload_i_reg[99]_0\(10),
      R => '0'
    );
\m_payload_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(5),
      Q => \m_payload_i_reg[99]_0\(11),
      R => '0'
    );
\m_payload_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(6),
      Q => \m_payload_i_reg[99]_0\(12),
      R => '0'
    );
\m_payload_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(7),
      Q => \m_payload_i_reg[99]_0\(13),
      R => '0'
    );
\m_payload_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(8),
      Q => \m_payload_i_reg[99]_0\(14),
      R => '0'
    );
\m_payload_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(9),
      Q => \m_payload_i_reg[99]_0\(15),
      R => '0'
    );
\m_payload_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(10),
      Q => \m_payload_i_reg[99]_0\(16),
      R => '0'
    );
\m_payload_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(11),
      Q => \m_payload_i_reg[99]_0\(17),
      R => '0'
    );
\m_payload_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(12),
      Q => \m_payload_i_reg[99]_0\(18),
      R => '0'
    );
\m_payload_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(13),
      Q => \m_payload_i_reg[99]_0\(19),
      R => '0'
    );
\m_payload_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(1),
      Q => \m_payload_i_reg[99]_0\(1),
      R => '0'
    );
\m_payload_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(14),
      Q => \m_payload_i_reg[99]_0\(20),
      R => '0'
    );
\m_payload_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(15),
      Q => \m_payload_i_reg[99]_0\(21),
      R => '0'
    );
\m_payload_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(16),
      Q => \m_payload_i_reg[99]_0\(22),
      R => '0'
    );
\m_payload_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(17),
      Q => \m_payload_i_reg[99]_0\(23),
      R => '0'
    );
\m_payload_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(18),
      Q => \m_payload_i_reg[99]_0\(24),
      R => '0'
    );
\m_payload_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(19),
      Q => \m_payload_i_reg[99]_0\(25),
      R => '0'
    );
\m_payload_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(20),
      Q => \m_payload_i_reg[99]_0\(26),
      R => '0'
    );
\m_payload_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(21),
      Q => \m_payload_i_reg[99]_0\(27),
      R => '0'
    );
\m_payload_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(22),
      Q => \m_payload_i_reg[99]_0\(28),
      R => '0'
    );
\m_payload_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(23),
      Q => \m_payload_i_reg[99]_0\(29),
      R => '0'
    );
\m_payload_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(2),
      Q => \m_payload_i_reg[99]_0\(2),
      R => '0'
    );
\m_payload_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(24),
      Q => \m_payload_i_reg[99]_0\(30),
      R => '0'
    );
\m_payload_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(25),
      Q => \m_payload_i_reg[99]_0\(31),
      R => '0'
    );
\m_payload_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(26),
      Q => \m_payload_i_reg[99]_0\(32),
      R => '0'
    );
\m_payload_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(27),
      Q => \m_payload_i_reg[99]_0\(33),
      R => '0'
    );
\m_payload_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(28),
      Q => \m_payload_i_reg[99]_0\(34),
      R => '0'
    );
\m_payload_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(29),
      Q => \m_payload_i_reg[99]_0\(35),
      R => '0'
    );
\m_payload_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(30),
      Q => \m_payload_i_reg[99]_0\(36),
      R => '0'
    );
\m_payload_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(31),
      Q => \m_payload_i_reg[99]_0\(37),
      R => '0'
    );
\m_payload_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(32),
      Q => \m_payload_i_reg[99]_0\(38),
      R => '0'
    );
\m_payload_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(33),
      Q => \m_payload_i_reg[99]_0\(39),
      R => '0'
    );
\m_payload_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(3),
      Q => \m_payload_i_reg[99]_0\(3),
      R => '0'
    );
\m_payload_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(34),
      Q => \m_payload_i_reg[99]_0\(40),
      R => '0'
    );
\m_payload_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(35),
      Q => \m_payload_i_reg[99]_0\(41),
      R => '0'
    );
\m_payload_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(36),
      Q => \m_payload_i_reg[99]_0\(42),
      R => '0'
    );
\m_payload_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(37),
      Q => \m_payload_i_reg[99]_0\(43),
      R => '0'
    );
\m_payload_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(38),
      Q => \m_payload_i_reg[99]_0\(44),
      R => '0'
    );
\m_payload_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(39),
      Q => \m_payload_i_reg[99]_0\(45),
      R => '0'
    );
\m_payload_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(40),
      Q => \m_payload_i_reg[99]_0\(46),
      R => '0'
    );
\m_payload_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(41),
      Q => \m_payload_i_reg[99]_0\(47),
      R => '0'
    );
\m_payload_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(42),
      Q => \m_payload_i_reg[99]_0\(48),
      R => '0'
    );
\m_payload_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(43),
      Q => \m_payload_i_reg[99]_0\(49),
      R => '0'
    );
\m_payload_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(4),
      Q => \m_payload_i_reg[99]_0\(4),
      R => '0'
    );
\m_payload_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(44),
      Q => \m_payload_i_reg[99]_0\(50),
      R => '0'
    );
\m_payload_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(45),
      Q => \m_payload_i_reg[99]_0\(51),
      R => '0'
    );
\m_payload_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(46),
      Q => \m_payload_i_reg[99]_0\(52),
      R => '0'
    );
\m_payload_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(47),
      Q => \m_payload_i_reg[99]_0\(53),
      R => '0'
    );
\m_payload_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(48),
      Q => \m_payload_i_reg[99]_0\(54),
      R => '0'
    );
\m_payload_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(49),
      Q => \m_payload_i_reg[99]_0\(55),
      R => '0'
    );
\m_payload_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(50),
      Q => \m_payload_i_reg[99]_0\(56),
      R => '0'
    );
\m_payload_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(51),
      Q => \m_payload_i_reg[99]_0\(57),
      R => '0'
    );
\m_payload_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(52),
      Q => \m_payload_i_reg[99]_0\(58),
      R => '0'
    );
\m_payload_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(53),
      Q => \m_payload_i_reg[99]_0\(59),
      R => '0'
    );
\m_payload_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(5),
      Q => \m_payload_i_reg[99]_0\(5),
      R => '0'
    );
\m_payload_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(54),
      Q => \m_payload_i_reg[99]_0\(60),
      R => '0'
    );
\m_payload_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(55),
      Q => \m_payload_i_reg[99]_0\(61),
      R => '0'
    );
\m_payload_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(56),
      Q => \m_payload_i_reg[99]_0\(62),
      R => '0'
    );
\m_payload_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(57),
      Q => \m_payload_i_reg[99]_0\(63),
      R => '0'
    );
\m_payload_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(58),
      Q => \m_payload_i_reg[99]_0\(64),
      R => '0'
    );
\m_payload_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(59),
      Q => \m_payload_i_reg[99]_0\(65),
      R => '0'
    );
\m_payload_i_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(60),
      Q => \m_payload_i_reg[99]_0\(66),
      R => '0'
    );
\m_payload_i_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(8),
      Q => \m_payload_i_reg[99]_0\(67),
      R => '0'
    );
\m_payload_i_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => '1',
      D => \m_payload_i[68]_i_1_n_0\,
      Q => \^s_axi_awsize\(0),
      R => '0'
    );
\m_payload_i_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => '1',
      D => \m_payload_i[69]_i_1_n_0\,
      Q => \^s_axi_awsize\(1),
      R => '0'
    );
\m_payload_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(6),
      Q => \m_payload_i_reg[99]_0\(6),
      R => '0'
    );
\m_payload_i_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(9),
      Q => \m_payload_i_reg[99]_0\(68),
      R => '0'
    );
\m_payload_i_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(10),
      Q => \m_payload_i_reg[99]_0\(69),
      R => '0'
    );
\m_payload_i_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(65),
      Q => \m_payload_i_reg[99]_0\(70),
      R => '0'
    );
\m_payload_i_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(66),
      Q => \m_payload_i_reg[99]_0\(71),
      R => '0'
    );
\m_payload_i_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(67),
      Q => \m_payload_i_reg[99]_0\(72),
      R => '0'
    );
\m_payload_i_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(68),
      Q => \m_payload_i_reg[99]_0\(73),
      R => '0'
    );
\m_payload_i_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(11),
      Q => \m_payload_i_reg[99]_0\(74),
      R => '0'
    );
\m_payload_i_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(12),
      Q => \m_payload_i_reg[99]_0\(75),
      R => '0'
    );
\m_payload_i_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(13),
      Q => \m_payload_i_reg[99]_0\(76),
      R => '0'
    );
\m_payload_i_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(14),
      Q => \m_payload_i_reg[99]_0\(77),
      R => '0'
    );
\m_payload_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(7),
      Q => \m_payload_i_reg[99]_0\(7),
      R => '0'
    );
\m_payload_i_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(15),
      Q => \m_payload_i_reg[99]_0\(78),
      R => '0'
    );
\m_payload_i_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(16),
      Q => \m_payload_i_reg[99]_0\(79),
      R => '0'
    );
\m_payload_i_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(17),
      Q => \m_payload_i_reg[99]_0\(80),
      R => '0'
    );
\m_payload_i_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(18),
      Q => \m_payload_i_reg[99]_0\(81),
      R => '0'
    );
\m_payload_i_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(69),
      Q => \m_payload_i_reg[99]_0\(82),
      R => '0'
    );
\m_payload_i_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(70),
      Q => \m_payload_i_reg[99]_0\(83),
      R => '0'
    );
\m_payload_i_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(71),
      Q => \m_payload_i_reg[99]_0\(84),
      R => '0'
    );
\m_payload_i_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(72),
      Q => \m_payload_i_reg[99]_0\(85),
      R => '0'
    );
\m_payload_i_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(73),
      Q => \m_payload_i_reg[99]_0\(86),
      R => '0'
    );
\m_payload_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(2),
      Q => \m_payload_i_reg[99]_0\(8),
      R => '0'
    );
\m_payload_i_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(74),
      Q => \m_payload_i_reg[99]_0\(87),
      R => '0'
    );
\m_payload_i_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(75),
      Q => \m_payload_i_reg[99]_0\(88),
      R => '0'
    );
\m_payload_i_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(76),
      Q => \m_payload_i_reg[99]_0\(89),
      R => '0'
    );
\m_payload_i_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(77),
      Q => \m_payload_i_reg[99]_0\(90),
      R => '0'
    );
\m_payload_i_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(19),
      Q => \m_payload_i_reg[99]_0\(91),
      R => '0'
    );
\m_payload_i_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(20),
      Q => \m_payload_i_reg[99]_0\(92),
      R => '0'
    );
\m_payload_i_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(21),
      Q => \m_payload_i_reg[99]_0\(93),
      R => '0'
    );
\m_payload_i_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(22),
      Q => \m_payload_i_reg[99]_0\(94),
      R => '0'
    );
\m_payload_i_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(23),
      Q => \m_payload_i_reg[99]_0\(95),
      R => '0'
    );
\m_payload_i_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[99]_1\(24),
      Q => \m_payload_i_reg[99]_0\(96),
      R => '0'
    );
\m_payload_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]_0\,
      CE => \m_payload_i[99]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(3),
      Q => \m_payload_i_reg[99]_0\(9),
      R => '0'
    );
\m_valid_i_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => m_valid_i_reg_1,
      I1 => \^s_axi_wready_i_reg\,
      I2 => \^use_write.m_axi_awready_i\,
      I3 => \FSM_sequential_si_state_reg[0]_2\,
      O => \m_valid_i_i_1__1_n_0\
    );
m_valid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[68]_0\,
      CE => '1',
      D => \m_valid_i_i_1__1_n_0\,
      Q => \^m_valid_i_reg_0\,
      R => '0'
    );
s_ready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[68]_0\,
      CE => '1',
      D => s_ready_i_reg_0,
      Q => \^use_write.m_axi_awready_i\,
      R => '0'
    );
\si_be[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
        port map (
      I0 => \^fsm_sequential_si_state_reg[0]\,
      I1 => \si_be_reg[0]\(0),
      I2 => \si_be_reg[0]\(1),
      I3 => s_axi_wvalid,
      I4 => \si_be_reg[0]_0\,
      O => \si_burst_reg[0]\(0)
    );
\si_be[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFE0EFEFEFE0E0"
    )
        port map (
      I0 => \m_payload_i_reg[93]_0\(62),
      I1 => f_si_be_init31_in,
      I2 => \^fsm_sequential_si_state_reg[0]\,
      I3 => \si_be_reg[15]\,
      I4 => \si_be_reg[15]_0\,
      I5 => f_si_be_rot(0),
      O => \m_payload_i_reg[69]_0\(0)
    );
\si_burst[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0445040504050405"
    )
        port map (
      I0 => \FSM_sequential_si_state_reg[0]_2\,
      I1 => push_ready,
      I2 => \FSM_sequential_si_state_reg[0]_3\,
      I3 => si_state(0),
      I4 => p_173_in,
      I5 => s_axi_wlast,
      O => \^fsm_sequential_si_state_reg[0]\
    );
\si_ptr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => si_ptr0(0),
      I1 => \^fsm_sequential_si_state_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
\si_ptr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => si_ptr0(1),
      I1 => \^fsm_sequential_si_state_reg[0]\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\si_ptr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^fsm_sequential_si_state_reg[0]\,
      O => D(2)
    );
\si_ptr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^fsm_sequential_si_state_reg[0]\,
      O => D(3)
    );
\si_ptr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \^fsm_sequential_si_state_reg[0]\,
      O => D(4)
    );
\si_ptr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF808000FF8080"
    )
        port map (
      I0 => p_173_in,
      I1 => \si_ptr_reg[0]_0\,
      I2 => \si_be_reg[15]\,
      I3 => \m_payload_i_reg[93]_0\(64),
      I4 => \^fsm_sequential_si_state_reg[0]\,
      I5 => \m_payload_i_reg[93]_0\(63),
      O => SR(0)
    );
\si_ptr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFAAAAAAAA"
    )
        port map (
      I0 => \^fsm_sequential_si_state_reg[0]\,
      I1 => word(0),
      I2 => word(1),
      I3 => \si_ptr_reg[0]\(0),
      I4 => \si_ptr_reg[0]_0\,
      I5 => p_173_in,
      O => \si_word_reg[0]\(0)
    );
\si_ptr[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => \si_ptr_reg[5]\,
      I3 => \^fsm_sequential_si_state_reg[0]\,
      O => D(5)
    );
\si_word[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8BB0000"
    )
        port map (
      I0 => \m_payload_i_reg[93]_0\(0),
      I1 => \^fsm_sequential_si_state_reg[0]\,
      I2 => \si_word_reg[1]_0\(0),
      I3 => \si_be_reg[15]\,
      I4 => \si_word[1]_i_3_n_0\,
      I5 => word(0),
      O => \m_payload_i_reg[4]_0\
    );
\si_word[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \si_word[1]_i_2_n_0\,
      I1 => \si_word[1]_i_3_n_0\,
      I2 => word(1),
      O => \si_word_reg[1]\
    );
\si_word[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => \m_payload_i_reg[93]_0\(1),
      I1 => \^fsm_sequential_si_state_reg[0]\,
      I2 => \si_word_reg[1]_0\(1),
      I3 => \si_be_reg[15]\,
      I4 => word(0),
      I5 => word(1),
      O => \si_word[1]_i_2_n_0\
    );
\si_word[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAAAAAAAAAA"
    )
        port map (
      I0 => \^fsm_sequential_si_state_reg[0]\,
      I1 => \si_ptr_reg[0]\(0),
      I2 => \si_be_reg[15]\,
      I3 => \si_be_reg[0]\(1),
      I4 => \si_be_reg[0]\(0),
      I5 => p_173_in,
      O => \si_word[1]_i_3_n_0\
    );
\si_wrap_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => f_si_wrap_cnt_return(0),
      I1 => \^fsm_sequential_si_state_reg[0]\,
      I2 => \si_wrap_cnt_reg[2]\(0),
      I3 => \si_wrap_cnt_reg[2]\(1),
      O => \si_wrap_cnt_reg[1]\(0)
    );
\si_wrap_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => f_si_wrap_cnt_return(1),
      I1 => \^fsm_sequential_si_state_reg[0]\,
      I2 => \si_wrap_cnt_reg[2]\(1),
      I3 => \si_wrap_cnt_reg[2]\(0),
      I4 => \si_wrap_cnt_reg[2]\(2),
      O => \si_wrap_cnt_reg[1]\(1)
    );
\si_wrap_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^fsm_sequential_si_state_reg[0]\,
      I1 => \si_be_reg[0]_0\,
      I2 => s_axi_wvalid,
      O => S_AXI_WREADY_i_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized4\ is
  port (
    \aresetn_d_reg[1]_0\ : out STD_LOGIC;
    sr_arvalid : out STD_LOGIC;
    s_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 96 downto 0 );
    s_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_payload_i_reg[77]_0\ : out STD_LOGIC;
    \m_payload_i_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_payload_i_reg[71]_0\ : out STD_LOGIC;
    \m_payload_i_reg[69]_0\ : out STD_LOGIC;
    \m_payload_i_reg[76]_0\ : out STD_LOGIC;
    \m_payload_i_reg[77]_1\ : out STD_LOGIC;
    \m_payload_i_reg[78]_0\ : out STD_LOGIC;
    \m_payload_i_reg[70]_0\ : out STD_LOGIC;
    \m_payload_i_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[82]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[67]_0\ : out STD_LOGIC;
    \m_payload_i_reg[67]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aresetn_d_reg[1]_1\ : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC;
    \gpr1.dout_i_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dw_fifogen_ar_i_39_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dw_fifogen_ar_i_14_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    m_valid_i_reg_0 : in STD_LOGIC;
    m_valid_i_reg_1 : in STD_LOGIC;
    \USE_READ.m_axi_arready_i\ : in STD_LOGIC;
    s_cmd_push : in STD_LOGIC;
    \m_payload_i_reg[96]_0\ : in STD_LOGIC_VECTOR ( 96 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized4\ : entity is "axi_register_slice_v2_1_19_axic_register_slice";
end \design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized4\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 96 downto 0 );
  signal \USE_READ.read_addr_inst/cmd_first_word_i\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \USE_READ.read_addr_inst/cmd_last_word_ii\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^aresetn_d_reg[1]_0\ : STD_LOGIC;
  signal dw_fifogen_ar_i_22_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_23_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_30_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_31_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_32_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_33_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_34_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_35_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_36_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_37_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_38_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_39_n_3 : STD_LOGIC;
  signal dw_fifogen_ar_i_40_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_41_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_42_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_44_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_45_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_46_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_47_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_48_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_49_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_51_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_52_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_53_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_54_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_55_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_56_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_56_n_1 : STD_LOGIC;
  signal dw_fifogen_ar_i_56_n_2 : STD_LOGIC;
  signal dw_fifogen_ar_i_56_n_3 : STD_LOGIC;
  signal dw_fifogen_ar_i_61_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_62_n_0 : STD_LOGIC;
  signal \m_payload_i[96]_i_1__1_n_0\ : STD_LOGIC;
  signal \^m_payload_i_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_payload_i_reg[69]_0\ : STD_LOGIC;
  signal \^m_payload_i_reg[70]_0\ : STD_LOGIC;
  signal \^m_payload_i_reg[71]_0\ : STD_LOGIC;
  signal \^m_payload_i_reg[76]_0\ : STD_LOGIC;
  signal \^m_payload_i_reg[77]_0\ : STD_LOGIC;
  signal \^m_payload_i_reg[77]_1\ : STD_LOGIC;
  signal \^m_payload_i_reg[78]_0\ : STD_LOGIC;
  signal m_valid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal s_ready_i_i_1_n_0 : STD_LOGIC;
  signal \^sr_arvalid\ : STD_LOGIC;
  signal NLW_dw_fifogen_ar_i_39_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_dw_fifogen_ar_i_39_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_i_56_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_33 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_55 : label is "soft_lutpair333";
begin
  Q(96 downto 0) <= \^q\(96 downto 0);
  \aresetn_d_reg[1]_0\ <= \^aresetn_d_reg[1]_0\;
  \m_payload_i_reg[5]_0\(0) <= \^m_payload_i_reg[5]_0\(0);
  \m_payload_i_reg[69]_0\ <= \^m_payload_i_reg[69]_0\;
  \m_payload_i_reg[70]_0\ <= \^m_payload_i_reg[70]_0\;
  \m_payload_i_reg[71]_0\ <= \^m_payload_i_reg[71]_0\;
  \m_payload_i_reg[76]_0\ <= \^m_payload_i_reg[76]_0\;
  \m_payload_i_reg[77]_0\ <= \^m_payload_i_reg[77]_0\;
  \m_payload_i_reg[77]_1\ <= \^m_payload_i_reg[77]_1\;
  \m_payload_i_reg[78]_0\ <= \^m_payload_i_reg[78]_0\;
  s_axi_arready <= \^s_axi_arready\;
  sr_arvalid <= \^sr_arvalid\;
\aresetn_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_ready_i_reg_0,
      CE => '1',
      D => \aresetn_d_reg[1]_1\,
      Q => \^aresetn_d_reg[1]_0\,
      R => SR(0)
    );
\cmd_packed_wrap_i1_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(82),
      I1 => \^q\(83),
      O => \m_payload_i_reg[82]_0\(3)
    );
\cmd_packed_wrap_i1_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEC0"
    )
        port map (
      I0 => \^q\(80),
      I1 => \^q\(81),
      I2 => \^q\(67),
      I3 => \^q\(69),
      I4 => \^q\(68),
      O => \m_payload_i_reg[82]_0\(2)
    );
\cmd_packed_wrap_i1_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECE0E0E0"
    )
        port map (
      I0 => \^q\(78),
      I1 => \^q\(79),
      I2 => \^q\(69),
      I3 => \^q\(68),
      I4 => \^q\(67),
      O => \m_payload_i_reg[82]_0\(1)
    );
\cmd_packed_wrap_i1_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(68),
      I2 => \^q\(69),
      I3 => \^q\(77),
      I4 => \^q\(76),
      O => \m_payload_i_reg[82]_0\(0)
    );
\cmd_packed_wrap_i1_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(83),
      I1 => \^q\(82),
      O => \m_payload_i_reg[83]_0\(3)
    );
\cmd_packed_wrap_i1_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00063330"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(81),
      I2 => \^q\(69),
      I3 => \^q\(68),
      I4 => \^q\(80),
      O => \m_payload_i_reg[83]_0\(2)
    );
\cmd_packed_wrap_i1_carry_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00780F00"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(68),
      I2 => \^q\(79),
      I3 => \^q\(69),
      I4 => \^q\(78),
      O => \m_payload_i_reg[83]_0\(1)
    );
\cmd_packed_wrap_i1_carry_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"570000A8"
    )
        port map (
      I0 => \^q\(69),
      I1 => \^q\(68),
      I2 => \^q\(67),
      I3 => \^q\(76),
      I4 => \^q\(77),
      O => \m_payload_i_reg[83]_0\(0)
    );
dw_fifogen_ar_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^q\(5),
      I1 => dw_fifogen_ar_i_22_n_0,
      I2 => dw_fifogen_ar_i_23_n_0,
      O => s_axi_araddr(5)
    );
dw_fifogen_ar_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => dw_fifogen_ar_i_34_n_0,
      I1 => dw_fifogen_ar_i_35_n_0,
      I2 => dw_fifogen_ar_i_36_n_0,
      I3 => dw_fifogen_ar_i_37_n_0,
      I4 => dw_fifogen_ar_i_38_n_0,
      O => s_axi_arlen(4)
    );
dw_fifogen_ar_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => dw_fifogen_ar_i_36_n_0,
      I1 => dw_fifogen_ar_i_35_n_0,
      I2 => dw_fifogen_ar_i_34_n_0,
      I3 => dw_fifogen_ar_i_37_n_0,
      O => s_axi_arlen(3)
    );
dw_fifogen_ar_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => dw_fifogen_ar_i_35_n_0,
      I1 => dw_fifogen_ar_i_36_n_0,
      I2 => dw_fifogen_ar_i_34_n_0,
      O => s_axi_arlen(2)
    );
dw_fifogen_ar_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000020FFFFFFDF"
    )
        port map (
      I0 => \USE_READ.read_addr_inst/cmd_last_word_ii\(6),
      I1 => dw_fifogen_ar_i_40_n_0,
      I2 => \^q\(70),
      I3 => \^q\(71),
      I4 => dw_fifogen_ar_i_41_n_0,
      I5 => dw_fifogen_ar_i_36_n_0,
      O => s_axi_arlen(1)
    );
dw_fifogen_ar_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFDF"
    )
        port map (
      I0 => \USE_READ.read_addr_inst/cmd_last_word_ii\(6),
      I1 => \^q\(71),
      I2 => \^q\(70),
      I3 => dw_fifogen_ar_i_41_n_0,
      I4 => dw_fifogen_ar_i_42_n_0,
      O => s_axi_arlen(0)
    );
dw_fifogen_ar_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(69),
      I1 => dw_fifogen_ar_i_30_n_0,
      O => s_axi_arsize(2)
    );
dw_fifogen_ar_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(68),
      I1 => dw_fifogen_ar_i_30_n_0,
      O => s_axi_arsize(1)
    );
dw_fifogen_ar_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(67),
      I1 => dw_fifogen_ar_i_30_n_0,
      O => s_axi_arsize(0)
    );
dw_fifogen_ar_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => dw_fifogen_ar_i_41_n_0,
      I1 => \gpr1.dout_i_reg[31]\(0),
      I2 => \^q\(71),
      I3 => \^q\(70),
      O => s_axi_arburst(1)
    );
dw_fifogen_ar_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => dw_fifogen_ar_i_41_n_0,
      I1 => \gpr1.dout_i_reg[31]\(0),
      I2 => \^q\(71),
      I3 => \^q\(70),
      O => s_axi_arburst(0)
    );
dw_fifogen_ar_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000040000"
    )
        port map (
      I0 => \^q\(70),
      I1 => \^q\(71),
      I2 => \gpr1.dout_i_reg[31]\(0),
      I3 => \^m_payload_i_reg[77]_0\,
      I4 => \^q\(4),
      I5 => dw_fifogen_ar_i_22_n_0,
      O => s_axi_araddr(4)
    );
dw_fifogen_ar_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => dw_fifogen_ar_i_30_n_0,
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => dw_fifogen_ar_i_44_n_0,
      I5 => dw_fifogen_ar_i_45_n_0,
      O => dw_fifogen_ar_i_22_n_0
    );
dw_fifogen_ar_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51015151"
    )
        port map (
      I0 => \^m_payload_i_reg[71]_0\,
      I1 => dw_fifogen_ar_i_46_n_0,
      I2 => \^q\(69),
      I3 => \^q\(68),
      I4 => \^m_payload_i_reg[76]_0\,
      O => dw_fifogen_ar_i_23_n_0
    );
dw_fifogen_ar_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => \^q\(77),
      I1 => \^q\(67),
      I2 => \^q\(78),
      I3 => \^q\(68),
      I4 => \^q\(69),
      I5 => dw_fifogen_ar_i_47_n_0,
      O => \^m_payload_i_reg[77]_0\
    );
dw_fifogen_ar_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000CFC0"
    )
        port map (
      I0 => \^m_payload_i_reg[76]_0\,
      I1 => \^q\(78),
      I2 => \^q\(67),
      I3 => \^q\(79),
      I4 => \^q\(69),
      I5 => \^q\(68),
      O => \^m_payload_i_reg[78]_0\
    );
dw_fifogen_ar_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F00ACAC"
    )
        port map (
      I0 => \^q\(77),
      I1 => \^q\(78),
      I2 => \^q\(67),
      I3 => \^q\(76),
      I4 => \^q\(68),
      I5 => \^q\(69),
      O => \^m_payload_i_reg[77]_1\
    );
dw_fifogen_ar_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \gpr1.dout_i_reg[31]\(0),
      I1 => \^q\(71),
      I2 => \^q\(70),
      O => \^m_payload_i_reg[71]_0\
    );
dw_fifogen_ar_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(76),
      I1 => \^q\(67),
      I2 => \^q\(77),
      O => \^m_payload_i_reg[76]_0\
    );
dw_fifogen_ar_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(69),
      I1 => \^q\(68),
      O => \^m_payload_i_reg[69]_0\
    );
dw_fifogen_ar_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888A88"
    )
        port map (
      I0 => \^q\(3),
      I1 => dw_fifogen_ar_i_22_n_0,
      I2 => \^q\(70),
      I3 => \^q\(71),
      I4 => \gpr1.dout_i_reg[31]\(0),
      I5 => \^m_payload_i_reg[78]_0\,
      O => s_axi_araddr(3)
    );
dw_fifogen_ar_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0100FFFF"
    )
        port map (
      I0 => dw_fifogen_ar_i_48_n_0,
      I1 => \^q\(80),
      I2 => \^q\(81),
      I3 => dw_fifogen_ar_i_49_n_0,
      I4 => \^q\(73),
      I5 => \^m_payload_i_reg[70]_0\,
      O => dw_fifogen_ar_i_30_n_0
    );
dw_fifogen_ar_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747777777777"
    )
        port map (
      I0 => \^q\(81),
      I1 => dw_fifogen_ar_i_30_n_0,
      I2 => \^q\(68),
      I3 => \^q\(69),
      I4 => \^q\(67),
      I5 => \^q\(83),
      O => dw_fifogen_ar_i_31_n_0
    );
dw_fifogen_ar_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dw_fifogen_ar_i_38_n_0,
      I1 => dw_fifogen_ar_i_37_n_0,
      I2 => dw_fifogen_ar_i_36_n_0,
      I3 => dw_fifogen_ar_i_35_n_0,
      I4 => dw_fifogen_ar_i_34_n_0,
      O => dw_fifogen_ar_i_32_n_0
    );
dw_fifogen_ar_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(69),
      I1 => \^q\(68),
      O => dw_fifogen_ar_i_33_n_0
    );
dw_fifogen_ar_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^q\(78),
      I1 => dw_fifogen_ar_i_30_n_0,
      I2 => dw_fifogen_ar_i_51_n_0,
      O => dw_fifogen_ar_i_34_n_0
    );
dw_fifogen_ar_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \USE_READ.read_addr_inst/cmd_last_word_ii\(6),
      I1 => dw_fifogen_ar_i_40_n_0,
      I2 => \^q\(70),
      I3 => \^q\(71),
      I4 => dw_fifogen_ar_i_41_n_0,
      O => dw_fifogen_ar_i_35_n_0
    );
dw_fifogen_ar_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555550000FF3F"
    )
        port map (
      I0 => \^q\(77),
      I1 => dw_fifogen_ar_i_52_n_0,
      I2 => \^q\(68),
      I3 => \^q\(69),
      I4 => dw_fifogen_ar_i_53_n_0,
      I5 => dw_fifogen_ar_i_30_n_0,
      O => dw_fifogen_ar_i_36_n_0
    );
dw_fifogen_ar_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^q\(79),
      I1 => dw_fifogen_ar_i_30_n_0,
      I2 => dw_fifogen_ar_i_54_n_0,
      O => dw_fifogen_ar_i_37_n_0
    );
dw_fifogen_ar_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dw_fifogen_ar_i_55_n_0,
      I1 => \^q\(80),
      I2 => dw_fifogen_ar_i_30_n_0,
      O => dw_fifogen_ar_i_38_n_0
    );
dw_fifogen_ar_i_39: unisim.vcomponents.CARRY4
     port map (
      CI => dw_fifogen_ar_i_56_n_0,
      CO(3 downto 2) => NLW_dw_fifogen_ar_i_39_CO_UNCONNECTED(3 downto 2),
      CO(1) => \USE_READ.read_addr_inst/cmd_last_word_ii\(6),
      CO(0) => dw_fifogen_ar_i_39_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^m_payload_i_reg[5]_0\(0),
      DI(0) => \USE_READ.read_addr_inst/cmd_first_word_i\(4),
      O(3 downto 0) => NLW_dw_fifogen_ar_i_39_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => dw_fifogen_ar_i_14_0(1 downto 0)
    );
dw_fifogen_ar_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888A88"
    )
        port map (
      I0 => \^q\(2),
      I1 => dw_fifogen_ar_i_22_n_0,
      I2 => \^q\(70),
      I3 => \^q\(71),
      I4 => \gpr1.dout_i_reg[31]\(0),
      I5 => \^m_payload_i_reg[77]_1\,
      O => s_axi_araddr(2)
    );
dw_fifogen_ar_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF53"
    )
        port map (
      I0 => \^q\(81),
      I1 => \^q\(82),
      I2 => \^q\(67),
      I3 => \^q\(69),
      I4 => \^q\(68),
      I5 => dw_fifogen_ar_i_61_n_0,
      O => dw_fifogen_ar_i_40_n_0
    );
dw_fifogen_ar_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555555D"
    )
        port map (
      I0 => \^q\(73),
      I1 => dw_fifogen_ar_i_49_n_0,
      I2 => \^q\(81),
      I3 => \^q\(80),
      I4 => \^q\(83),
      I5 => \^q\(82),
      O => dw_fifogen_ar_i_41_n_0
    );
dw_fifogen_ar_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444477777747"
    )
        port map (
      I0 => \^q\(76),
      I1 => dw_fifogen_ar_i_30_n_0,
      I2 => dw_fifogen_ar_i_62_n_0,
      I3 => \^q\(69),
      I4 => \^q\(68),
      I5 => dw_fifogen_ar_i_61_n_0,
      O => dw_fifogen_ar_i_42_n_0
    );
dw_fifogen_ar_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \gpr1.dout_i_reg[31]\(0),
      I1 => \^q\(0),
      I2 => \^q\(5),
      I3 => \^q\(3),
      O => dw_fifogen_ar_i_44_n_0
    );
dw_fifogen_ar_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(70),
      I1 => \^q\(71),
      O => dw_fifogen_ar_i_45_n_0
    );
dw_fifogen_ar_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(78),
      I1 => \^q\(79),
      I2 => \^q\(68),
      I3 => \^q\(80),
      I4 => \^q\(67),
      I5 => \^q\(81),
      O => dw_fifogen_ar_i_46_n_0
    );
dw_fifogen_ar_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F00ACAC"
    )
        port map (
      I0 => \^q\(79),
      I1 => \^q\(80),
      I2 => \^q\(67),
      I3 => \^q\(76),
      I4 => \^q\(69),
      I5 => \^q\(68),
      O => dw_fifogen_ar_i_47_n_0
    );
dw_fifogen_ar_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(82),
      I1 => \^q\(83),
      O => dw_fifogen_ar_i_48_n_0
    );
dw_fifogen_ar_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(77),
      I1 => \^q\(76),
      I2 => \^q\(79),
      I3 => \^q\(78),
      O => dw_fifogen_ar_i_49_n_0
    );
dw_fifogen_ar_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8A8A8A888A"
    )
        port map (
      I0 => \^q\(1),
      I1 => dw_fifogen_ar_i_22_n_0,
      I2 => \^m_payload_i_reg[71]_0\,
      I3 => \^m_payload_i_reg[76]_0\,
      I4 => \^q\(69),
      I5 => \^q\(68),
      O => s_axi_araddr(1)
    );
dw_fifogen_ar_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(70),
      I1 => \^q\(71),
      O => \^m_payload_i_reg[70]_0\
    );
dw_fifogen_ar_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4C7F7C7F4F7F7F7"
    )
        port map (
      I0 => dw_fifogen_ar_i_62_n_0,
      I1 => \^q\(68),
      I2 => \^q\(69),
      I3 => \^q\(67),
      I4 => \^q\(83),
      I5 => \^q\(80),
      O => dw_fifogen_ar_i_51_n_0
    );
dw_fifogen_ar_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(80),
      I1 => \^q\(67),
      I2 => \^q\(81),
      O => dw_fifogen_ar_i_52_n_0
    );
dw_fifogen_ar_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A0ACFC0"
    )
        port map (
      I0 => \^q\(79),
      I1 => \^q\(82),
      I2 => \^q\(67),
      I3 => \^q\(83),
      I4 => \^q\(69),
      I5 => \^q\(68),
      O => dw_fifogen_ar_i_53_n_0
    );
dw_fifogen_ar_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F5303FFFFF"
    )
        port map (
      I0 => \^q\(81),
      I1 => \^q\(82),
      I2 => \^q\(67),
      I3 => \^q\(83),
      I4 => \^q\(68),
      I5 => \^q\(69),
      O => dw_fifogen_ar_i_54_n_0
    );
dw_fifogen_ar_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF53FFF"
    )
        port map (
      I0 => \^q\(82),
      I1 => \^q\(83),
      I2 => \^q\(67),
      I3 => \^q\(68),
      I4 => \^q\(69),
      O => dw_fifogen_ar_i_55_n_0
    );
dw_fifogen_ar_i_56: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dw_fifogen_ar_i_56_n_0,
      CO(2) => dw_fifogen_ar_i_56_n_1,
      CO(1) => dw_fifogen_ar_i_56_n_2,
      CO(0) => dw_fifogen_ar_i_56_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \USE_READ.read_addr_inst/cmd_first_word_i\(3 downto 0),
      O(3 downto 0) => NLW_dw_fifogen_ar_i_56_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => dw_fifogen_ar_i_39_0(3 downto 0)
    );
dw_fifogen_ar_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA08AA0800"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^m_payload_i_reg[76]_0\,
      I2 => \^q\(68),
      I3 => \^q\(69),
      I4 => dw_fifogen_ar_i_46_n_0,
      I5 => \^m_payload_i_reg[71]_0\,
      O => \^m_payload_i_reg[5]_0\(0)
    );
dw_fifogen_ar_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^m_payload_i_reg[77]_0\,
      I2 => \gpr1.dout_i_reg[31]\(0),
      I3 => \^q\(71),
      I4 => \^q\(70),
      O => \USE_READ.read_addr_inst/cmd_first_word_i\(4)
    );
dw_fifogen_ar_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8A8A8A8A8A"
    )
        port map (
      I0 => \^q\(0),
      I1 => dw_fifogen_ar_i_22_n_0,
      I2 => \^m_payload_i_reg[71]_0\,
      I3 => \^q\(67),
      I4 => \^q\(76),
      I5 => \^m_payload_i_reg[69]_0\,
      O => s_axi_araddr(0)
    );
dw_fifogen_ar_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00CC0000F000"
    )
        port map (
      I0 => \^q\(79),
      I1 => \^q\(80),
      I2 => \^q\(78),
      I3 => \^q\(69),
      I4 => \^q\(67),
      I5 => \^q\(68),
      O => dw_fifogen_ar_i_61_n_0
    );
dw_fifogen_ar_i_62: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(81),
      I1 => \^q\(82),
      I2 => \^q\(67),
      O => dw_fifogen_ar_i_62_n_0
    );
dw_fifogen_ar_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEF0000"
    )
        port map (
      I0 => \^m_payload_i_reg[78]_0\,
      I1 => \gpr1.dout_i_reg[31]\(0),
      I2 => \^q\(71),
      I3 => \^q\(70),
      I4 => \^q\(3),
      I5 => \^q\(69),
      O => \USE_READ.read_addr_inst/cmd_first_word_i\(3)
    );
dw_fifogen_ar_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000EEE00000000"
    )
        port map (
      I0 => \^m_payload_i_reg[77]_1\,
      I1 => \^m_payload_i_reg[71]_0\,
      I2 => \^q\(67),
      I3 => \^q\(68),
      I4 => \^q\(69),
      I5 => \^q\(2),
      O => \USE_READ.read_addr_inst/cmd_first_word_i\(2)
    );
dw_fifogen_ar_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2000000000000"
    )
        port map (
      I0 => \^q\(77),
      I1 => \^q\(67),
      I2 => \^q\(76),
      I3 => \^m_payload_i_reg[71]_0\,
      I4 => \^m_payload_i_reg[69]_0\,
      I5 => \^q\(1),
      O => \USE_READ.read_addr_inst/cmd_first_word_i\(1)
    );
dw_fifogen_ar_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E00000000"
    )
        port map (
      I0 => \^q\(76),
      I1 => \^m_payload_i_reg[71]_0\,
      I2 => \^q\(68),
      I3 => \^q\(69),
      I4 => \^q\(67),
      I5 => \^q\(0),
      O => \USE_READ.read_addr_inst/cmd_first_word_i\(0)
    );
dw_fifogen_ar_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(83),
      I1 => dw_fifogen_ar_i_30_n_0,
      O => s_axi_arlen(7)
    );
dw_fifogen_ar_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(77),
      I2 => \^q\(68),
      I3 => \^q\(69),
      I4 => dw_fifogen_ar_i_46_n_0,
      O => \m_payload_i_reg[67]_1\
    );
dw_fifogen_ar_i_72: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(68),
      I2 => \^q\(69),
      O => \m_payload_i_reg[67]_0\
    );
dw_fifogen_ar_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F111"
    )
        port map (
      I0 => dw_fifogen_ar_i_31_n_0,
      I1 => dw_fifogen_ar_i_32_n_0,
      I2 => dw_fifogen_ar_i_30_n_0,
      I3 => \^q\(82),
      O => s_axi_arlen(6)
    );
dw_fifogen_ar_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA595555555955"
    )
        port map (
      I0 => dw_fifogen_ar_i_32_n_0,
      I1 => \^q\(83),
      I2 => \^q\(67),
      I3 => dw_fifogen_ar_i_33_n_0,
      I4 => dw_fifogen_ar_i_30_n_0,
      I5 => \^q\(81),
      O => s_axi_arlen(5)
    );
\m_payload_i[96]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sr_arvalid\,
      O => \m_payload_i[96]_i_1__1_n_0\
    );
\m_payload_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\m_payload_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\m_payload_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\m_payload_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\m_payload_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\m_payload_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\m_payload_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(15),
      Q => \^q\(15),
      R => '0'
    );
\m_payload_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(16),
      Q => \^q\(16),
      R => '0'
    );
\m_payload_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(17),
      Q => \^q\(17),
      R => '0'
    );
\m_payload_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(18),
      Q => \^q\(18),
      R => '0'
    );
\m_payload_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(19),
      Q => \^q\(19),
      R => '0'
    );
\m_payload_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\m_payload_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(20),
      Q => \^q\(20),
      R => '0'
    );
\m_payload_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(21),
      Q => \^q\(21),
      R => '0'
    );
\m_payload_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(22),
      Q => \^q\(22),
      R => '0'
    );
\m_payload_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(23),
      Q => \^q\(23),
      R => '0'
    );
\m_payload_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(24),
      Q => \^q\(24),
      R => '0'
    );
\m_payload_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(25),
      Q => \^q\(25),
      R => '0'
    );
\m_payload_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(26),
      Q => \^q\(26),
      R => '0'
    );
\m_payload_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(27),
      Q => \^q\(27),
      R => '0'
    );
\m_payload_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(28),
      Q => \^q\(28),
      R => '0'
    );
\m_payload_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(29),
      Q => \^q\(29),
      R => '0'
    );
\m_payload_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\m_payload_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(30),
      Q => \^q\(30),
      R => '0'
    );
\m_payload_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(31),
      Q => \^q\(31),
      R => '0'
    );
\m_payload_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(32),
      Q => \^q\(32),
      R => '0'
    );
\m_payload_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(33),
      Q => \^q\(33),
      R => '0'
    );
\m_payload_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(34),
      Q => \^q\(34),
      R => '0'
    );
\m_payload_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(35),
      Q => \^q\(35),
      R => '0'
    );
\m_payload_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(36),
      Q => \^q\(36),
      R => '0'
    );
\m_payload_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(37),
      Q => \^q\(37),
      R => '0'
    );
\m_payload_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(38),
      Q => \^q\(38),
      R => '0'
    );
\m_payload_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(39),
      Q => \^q\(39),
      R => '0'
    );
\m_payload_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\m_payload_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(40),
      Q => \^q\(40),
      R => '0'
    );
\m_payload_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(41),
      Q => \^q\(41),
      R => '0'
    );
\m_payload_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(42),
      Q => \^q\(42),
      R => '0'
    );
\m_payload_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(43),
      Q => \^q\(43),
      R => '0'
    );
\m_payload_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(44),
      Q => \^q\(44),
      R => '0'
    );
\m_payload_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(45),
      Q => \^q\(45),
      R => '0'
    );
\m_payload_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(46),
      Q => \^q\(46),
      R => '0'
    );
\m_payload_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(47),
      Q => \^q\(47),
      R => '0'
    );
\m_payload_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(48),
      Q => \^q\(48),
      R => '0'
    );
\m_payload_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(49),
      Q => \^q\(49),
      R => '0'
    );
\m_payload_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\m_payload_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(50),
      Q => \^q\(50),
      R => '0'
    );
\m_payload_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(51),
      Q => \^q\(51),
      R => '0'
    );
\m_payload_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(52),
      Q => \^q\(52),
      R => '0'
    );
\m_payload_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(53),
      Q => \^q\(53),
      R => '0'
    );
\m_payload_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(54),
      Q => \^q\(54),
      R => '0'
    );
\m_payload_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(55),
      Q => \^q\(55),
      R => '0'
    );
\m_payload_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(56),
      Q => \^q\(56),
      R => '0'
    );
\m_payload_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(57),
      Q => \^q\(57),
      R => '0'
    );
\m_payload_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(58),
      Q => \^q\(58),
      R => '0'
    );
\m_payload_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(59),
      Q => \^q\(59),
      R => '0'
    );
\m_payload_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\m_payload_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(60),
      Q => \^q\(60),
      R => '0'
    );
\m_payload_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(61),
      Q => \^q\(61),
      R => '0'
    );
\m_payload_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(62),
      Q => \^q\(62),
      R => '0'
    );
\m_payload_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(63),
      Q => \^q\(63),
      R => '0'
    );
\m_payload_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(64),
      Q => \^q\(64),
      R => '0'
    );
\m_payload_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(65),
      Q => \^q\(65),
      R => '0'
    );
\m_payload_i_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(66),
      Q => \^q\(66),
      R => '0'
    );
\m_payload_i_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(67),
      Q => \^q\(67),
      R => '0'
    );
\m_payload_i_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(68),
      Q => \^q\(68),
      R => '0'
    );
\m_payload_i_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(69),
      Q => \^q\(69),
      R => '0'
    );
\m_payload_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\m_payload_i_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(70),
      Q => \^q\(70),
      R => '0'
    );
\m_payload_i_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(71),
      Q => \^q\(71),
      R => '0'
    );
\m_payload_i_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(72),
      Q => \^q\(72),
      R => '0'
    );
\m_payload_i_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(73),
      Q => \^q\(73),
      R => '0'
    );
\m_payload_i_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(74),
      Q => \^q\(74),
      R => '0'
    );
\m_payload_i_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(75),
      Q => \^q\(75),
      R => '0'
    );
\m_payload_i_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(76),
      Q => \^q\(76),
      R => '0'
    );
\m_payload_i_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(77),
      Q => \^q\(77),
      R => '0'
    );
\m_payload_i_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(78),
      Q => \^q\(78),
      R => '0'
    );
\m_payload_i_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(79),
      Q => \^q\(79),
      R => '0'
    );
\m_payload_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\m_payload_i_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(80),
      Q => \^q\(80),
      R => '0'
    );
\m_payload_i_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(81),
      Q => \^q\(81),
      R => '0'
    );
\m_payload_i_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(82),
      Q => \^q\(82),
      R => '0'
    );
\m_payload_i_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(83),
      Q => \^q\(83),
      R => '0'
    );
\m_payload_i_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(84),
      Q => \^q\(84),
      R => '0'
    );
\m_payload_i_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(85),
      Q => \^q\(85),
      R => '0'
    );
\m_payload_i_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(86),
      Q => \^q\(86),
      R => '0'
    );
\m_payload_i_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(87),
      Q => \^q\(87),
      R => '0'
    );
\m_payload_i_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(88),
      Q => \^q\(88),
      R => '0'
    );
\m_payload_i_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(89),
      Q => \^q\(89),
      R => '0'
    );
\m_payload_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\m_payload_i_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(90),
      Q => \^q\(90),
      R => '0'
    );
\m_payload_i_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(91),
      Q => \^q\(91),
      R => '0'
    );
\m_payload_i_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(92),
      Q => \^q\(92),
      R => '0'
    );
\m_payload_i_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(93),
      Q => \^q\(93),
      R => '0'
    );
\m_payload_i_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(94),
      Q => \^q\(94),
      R => '0'
    );
\m_payload_i_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(95),
      Q => \^q\(95),
      R => '0'
    );
\m_payload_i_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(96),
      Q => \^q\(96),
      R => '0'
    );
\m_payload_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[96]_i_1__1_n_0\,
      D => \m_payload_i_reg[96]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
m_valid_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8DDDDDD00000000"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s_axi_arvalid,
      I2 => m_valid_i_reg_0,
      I3 => m_valid_i_reg_1,
      I4 => \USE_READ.m_axi_arready_i\,
      I5 => \^aresetn_d_reg[1]_0\,
      O => m_valid_i_i_1_n_0
    );
m_valid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_ready_i_reg_0,
      CE => '1',
      D => m_valid_i_i_1_n_0,
      Q => \^sr_arvalid\,
      R => '0'
    );
s_ready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF57575700000000"
    )
        port map (
      I0 => \^aresetn_d_reg[1]_0\,
      I1 => s_axi_arvalid,
      I2 => \^sr_arvalid\,
      I3 => m_valid_i_reg_1,
      I4 => s_cmd_push,
      I5 => \aresetn_d_reg[1]_1\,
      O => s_ready_i_i_1_n_0
    );
s_ready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_ready_i_reg_0,
      CE => '1',
      D => s_ready_i_i_1_n_0,
      Q => \^s_axi_arready\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized4_0\ is
  port (
    \aresetn_d_reg[0]_0\ : out STD_LOGIC;
    sr_awvalid : out STD_LOGIC;
    \aresetn_d_reg[0]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 87 downto 0 );
    \m_payload_i_reg[67]_0\ : out STD_LOGIC;
    \m_payload_i_reg[80]_0\ : out STD_LOGIC;
    \m_payload_i_reg[70]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \m_payload_i_reg[69]_0\ : out STD_LOGIC;
    \m_payload_i_reg[69]_1\ : out STD_LOGIC;
    \m_payload_i_reg[69]_2\ : out STD_LOGIC;
    \m_payload_i_reg[69]_3\ : out STD_LOGIC;
    \m_payload_i_reg[69]_4\ : out STD_LOGIC;
    \m_payload_i_reg[69]_5\ : out STD_LOGIC;
    \m_payload_i_reg[79]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_payload_i_reg[69]_6\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    f_si_wrap_be : out STD_LOGIC;
    \m_payload_i_reg[68]_0\ : out STD_LOGIC;
    \m_payload_i_reg[67]_1\ : out STD_LOGIC;
    \m_payload_i_reg[78]_0\ : out STD_LOGIC;
    \m_payload_i_reg[78]_1\ : out STD_LOGIC;
    \m_payload_i_reg[67]_2\ : out STD_LOGIC;
    f_si_wrap_cnt_return : out STD_LOGIC_VECTOR ( 1 downto 0 );
    f_si_be_init31_in : out STD_LOGIC;
    \m_payload_i_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_payload_i_reg[79]_1\ : out STD_LOGIC;
    \m_payload_i_reg[67]_3\ : out STD_LOGIC;
    \m_payload_i_reg[68]_1\ : out STD_LOGIC;
    si_ptr0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_payload_i_reg[76]_0\ : out STD_LOGIC;
    \m_payload_i_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC;
    \m_payload_i_reg[76]_1\ : out STD_LOGIC;
    \m_payload_i_reg[71]_0\ : out STD_LOGIC;
    \m_payload_i_reg[69]_7\ : out STD_LOGIC;
    \m_payload_i_reg[68]_2\ : out STD_LOGIC;
    \m_payload_i_reg[70]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[67]_4\ : out STD_LOGIC;
    \m_payload_i_reg[78]_2\ : out STD_LOGIC;
    \m_payload_i_reg[67]_5\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_payload_i_reg[96]_0\ : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC;
    aw_push : in STD_LOGIC;
    s_awvalid_reg : in STD_LOGIC;
    s_ready_i_reg_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    load_si_ptr : in STD_LOGIC;
    \si_wrap_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_wrap_cnt_reg[3]\ : in STD_LOGIC;
    \si_be_reg[14]\ : in STD_LOGIC;
    \si_be_reg[13]\ : in STD_LOGIC;
    \si_be_reg[12]\ : in STD_LOGIC;
    \si_be_reg[11]\ : in STD_LOGIC;
    \si_be_reg[10]\ : in STD_LOGIC;
    \si_be_reg[9]\ : in STD_LOGIC;
    \si_be_reg[8]\ : in STD_LOGIC;
    \si_be_reg[7]\ : in STD_LOGIC;
    \si_be_reg[6]\ : in STD_LOGIC;
    \si_be_reg[5]\ : in STD_LOGIC;
    \si_be_reg[4]\ : in STD_LOGIC;
    \si_be_reg[3]\ : in STD_LOGIC;
    \si_be_reg[2]\ : in STD_LOGIC;
    \si_be_reg[1]\ : in STD_LOGIC;
    \si_be_reg[0]\ : in STD_LOGIC;
    \m_payload_i_reg[77]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[77]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_ready_i_reg_2 : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 96 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized4_0\ : entity is "axi_register_slice_v2_1_19_axic_register_slice";
end \design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized4_0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized4_0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 87 downto 0 );
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/bytes\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/bytes__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init17_in\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init19_in\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init21_in\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init23_in\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init25_in\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init27_in\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init29_in\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/start\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \USE_WRITE.write_addr_inst/cmd_first_word_i\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \USE_WRITE.write_addr_inst/cmd_last_word_ii\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^aresetn_d_reg[0]_0\ : STD_LOGIC;
  signal \m_payload_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[77]_i_11_n_0\ : STD_LOGIC;
  signal \m_payload_i[77]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[77]_i_4_n_0\ : STD_LOGIC;
  signal \m_payload_i[77]_i_5_n_0\ : STD_LOGIC;
  signal \m_payload_i[79]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[79]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[79]_i_4_n_0\ : STD_LOGIC;
  signal \m_payload_i[79]_i_5_n_0\ : STD_LOGIC;
  signal \m_payload_i[79]_i_6_n_0\ : STD_LOGIC;
  signal \m_payload_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \m_payload_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \m_payload_i[82]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[82]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[82]_i_4_n_0\ : STD_LOGIC;
  signal \m_payload_i[82]_i_5_n_0\ : STD_LOGIC;
  signal \m_payload_i[82]_i_6_n_0\ : STD_LOGIC;
  signal \m_payload_i[83]_i_4_n_0\ : STD_LOGIC;
  signal \m_payload_i[83]_i_5_n_0\ : STD_LOGIC;
  signal \m_payload_i[94]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[95]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[96]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_payload_i[96]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[97]_i_4_n_0\ : STD_LOGIC;
  signal \m_payload_i[97]_i_5_n_0\ : STD_LOGIC;
  signal \m_payload_i[97]_i_6_n_0\ : STD_LOGIC;
  signal \m_payload_i[97]_i_7_n_0\ : STD_LOGIC;
  signal \m_payload_i[97]_i_8_n_0\ : STD_LOGIC;
  signal \m_payload_i[98]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[99]_i_5_n_0\ : STD_LOGIC;
  signal \m_payload_i[99]_i_6_n_0\ : STD_LOGIC;
  signal \m_payload_i[99]_i_7_n_0\ : STD_LOGIC;
  signal \^m_payload_i_reg[5]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_payload_i_reg[68]_2\ : STD_LOGIC;
  signal \^m_payload_i_reg[69]_7\ : STD_LOGIC;
  signal \^m_payload_i_reg[70]_1\ : STD_LOGIC;
  signal \^m_payload_i_reg[71]_0\ : STD_LOGIC;
  signal \^m_payload_i_reg[76]_0\ : STD_LOGIC;
  signal \^m_payload_i_reg[76]_1\ : STD_LOGIC;
  signal \m_payload_i_reg[77]_i_2_n_3\ : STD_LOGIC;
  signal \m_payload_i_reg[77]_i_6_n_0\ : STD_LOGIC;
  signal \m_payload_i_reg[77]_i_6_n_1\ : STD_LOGIC;
  signal \m_payload_i_reg[77]_i_6_n_2\ : STD_LOGIC;
  signal \m_payload_i_reg[77]_i_6_n_3\ : STD_LOGIC;
  signal \^m_payload_i_reg[80]_0\ : STD_LOGIC;
  signal \m_payload_i_reg[97]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i_reg[97]_i_2_n_1\ : STD_LOGIC;
  signal \m_payload_i_reg[97]_i_2_n_2\ : STD_LOGIC;
  signal \m_payload_i_reg[97]_i_2_n_3\ : STD_LOGIC;
  signal \m_payload_i_reg[99]_i_3_n_3\ : STD_LOGIC;
  signal \m_valid_i_i_1__0_n_0\ : STD_LOGIC;
  signal s_axi_awlen_ii : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \s_ready_i_i_1__0_n_0\ : STD_LOGIC;
  signal \si_be[1]_i_2_n_0\ : STD_LOGIC;
  signal \si_be[2]_i_2_n_0\ : STD_LOGIC;
  signal \si_be[3]_i_2_n_0\ : STD_LOGIC;
  signal \si_be[4]_i_2_n_0\ : STD_LOGIC;
  signal \si_be[5]_i_2_n_0\ : STD_LOGIC;
  signal \si_be[6]_i_2_n_0\ : STD_LOGIC;
  signal \si_be[7]_i_2_n_0\ : STD_LOGIC;
  signal \si_wrap_be_next[0]_i_2_n_0\ : STD_LOGIC;
  signal \si_wrap_be_next[0]_i_3_n_0\ : STD_LOGIC;
  signal \si_wrap_be_next[10]_i_2_n_0\ : STD_LOGIC;
  signal \si_wrap_be_next[12]_i_2_n_0\ : STD_LOGIC;
  signal \si_wrap_be_next[12]_i_3_n_0\ : STD_LOGIC;
  signal \si_wrap_be_next[14]_i_3_n_0\ : STD_LOGIC;
  signal \si_wrap_be_next[14]_i_4_n_0\ : STD_LOGIC;
  signal \si_wrap_be_next[2]_i_2_n_0\ : STD_LOGIC;
  signal \si_wrap_be_next[4]_i_2_n_0\ : STD_LOGIC;
  signal \si_wrap_be_next[4]_i_3_n_0\ : STD_LOGIC;
  signal \si_wrap_be_next[6]_i_2_n_0\ : STD_LOGIC;
  signal \si_wrap_be_next[8]_i_2_n_0\ : STD_LOGIC;
  signal \si_wrap_be_next[8]_i_3_n_0\ : STD_LOGIC;
  signal \si_wrap_word_next[0]_i_2_n_0\ : STD_LOGIC;
  signal \si_wrap_word_next[1]_i_2_n_0\ : STD_LOGIC;
  signal sr_awaddr : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^sr_awvalid\ : STD_LOGIC;
  signal \NLW_m_payload_i_reg[77]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_payload_i_reg[77]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_payload_i_reg[77]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_payload_i_reg[99]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_payload_i_reg[99]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_payload_i[0]_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \m_payload_i[1]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \m_payload_i[3]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \m_payload_i[5]_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \m_payload_i[5]_i_3\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \m_payload_i[67]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \m_payload_i[6]_i_3\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \m_payload_i[71]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \m_payload_i[77]_i_11\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \m_payload_i[77]_i_20\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \m_payload_i[77]_i_21\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \m_payload_i[79]_i_4\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \m_payload_i[79]_i_6\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \m_payload_i[7]_i_6\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \m_payload_i[82]_i_3\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \m_payload_i[83]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \m_payload_i[83]_i_3\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \m_payload_i[83]_i_4\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \m_payload_i[83]_i_5\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \m_payload_i[95]_i_2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \m_payload_i[95]_i_3\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \m_payload_i[96]_i_3\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \m_payload_i[97]_i_3\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \m_payload_i[97]_i_4\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \m_payload_i[98]_i_3\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \m_payload_i[99]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \m_payload_i[99]_i_4\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \si_ptr[1]_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \si_wrap_be_next[0]_i_3\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \si_wrap_be_next[11]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \si_wrap_be_next[12]_i_3\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \si_wrap_be_next[14]_i_3\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \si_wrap_be_next[3]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \si_wrap_be_next[4]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \si_wrap_be_next[6]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \si_wrap_be_next[7]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \si_wrap_be_next[8]_i_2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \si_wrap_cnt[1]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \si_wrap_word_next[0]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \si_wrap_word_next[1]_i_2\ : label is "soft_lutpair348";
begin
  Q(87 downto 0) <= \^q\(87 downto 0);
  \aresetn_d_reg[0]_0\ <= \^aresetn_d_reg[0]_0\;
  \m_payload_i_reg[5]_1\(0) <= \^m_payload_i_reg[5]_1\(0);
  \m_payload_i_reg[68]_2\ <= \^m_payload_i_reg[68]_2\;
  \m_payload_i_reg[69]_7\ <= \^m_payload_i_reg[69]_7\;
  \m_payload_i_reg[70]_1\ <= \^m_payload_i_reg[70]_1\;
  \m_payload_i_reg[71]_0\ <= \^m_payload_i_reg[71]_0\;
  \m_payload_i_reg[76]_0\ <= \^m_payload_i_reg[76]_0\;
  \m_payload_i_reg[76]_1\ <= \^m_payload_i_reg[76]_1\;
  \m_payload_i_reg[80]_0\ <= \^m_payload_i_reg[80]_0\;
  s_axi_awready <= \^s_axi_awready\;
  sr_awvalid <= \^sr_awvalid\;
\aresetn_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[96]_0\,
      CE => '1',
      D => '1',
      Q => \^aresetn_d_reg[0]_0\,
      R => SR(0)
    );
cmd_packed_wrap_i1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_awlen_ii(6),
      I1 => s_axi_awlen_ii(7),
      O => DI(3)
    );
cmd_packed_wrap_i1_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEC0"
    )
        port map (
      I0 => s_axi_awlen_ii(4),
      I1 => s_axi_awlen_ii(5),
      I2 => \^q\(65),
      I3 => \^q\(67),
      I4 => \^q\(66),
      O => DI(2)
    );
cmd_packed_wrap_i1_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECE0E0E0"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => s_axi_awlen_ii(3),
      I2 => \^q\(67),
      I3 => \^q\(66),
      I4 => \^q\(65),
      O => DI(1)
    );
cmd_packed_wrap_i1_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \^q\(65),
      I1 => \^q\(66),
      I2 => \^q\(67),
      I3 => s_axi_awlen_ii(1),
      I4 => \^q\(74),
      O => DI(0)
    );
cmd_packed_wrap_i1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_awlen_ii(7),
      I1 => s_axi_awlen_ii(6),
      O => S(3)
    );
cmd_packed_wrap_i1_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00063330"
    )
        port map (
      I0 => \^q\(65),
      I1 => s_axi_awlen_ii(5),
      I2 => \^q\(67),
      I3 => \^q\(66),
      I4 => s_axi_awlen_ii(4),
      O => S(2)
    );
cmd_packed_wrap_i1_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00780F00"
    )
        port map (
      I0 => \^q\(65),
      I1 => \^q\(66),
      I2 => s_axi_awlen_ii(3),
      I3 => \^q\(67),
      I4 => s_axi_awlen_ii(2),
      O => S(1)
    );
cmd_packed_wrap_i1_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"570000A8"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(66),
      I2 => \^q\(65),
      I3 => \^q\(74),
      I4 => s_axi_awlen_ii(1),
      O => S(0)
    );
\m_payload_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A888A8A8A8A8A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_payload_i[5]_i_2_n_0\,
      I2 => \^m_payload_i_reg[71]_0\,
      I3 => \^q\(74),
      I4 => \^q\(65),
      I5 => \^m_payload_i_reg[69]_7\,
      O => \m_payload_i_reg[70]_0\(0)
    );
\m_payload_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(66),
      O => \^m_payload_i_reg[69]_7\
    );
\m_payload_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8A8A8A888A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \m_payload_i[5]_i_2_n_0\,
      I2 => \^m_payload_i_reg[71]_0\,
      I3 => \^m_payload_i_reg[76]_1\,
      I4 => \^q\(67),
      I5 => \^q\(66),
      O => \m_payload_i_reg[70]_0\(1)
    );
\m_payload_i[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(74),
      I1 => \^q\(65),
      I2 => s_axi_awlen_ii(1),
      O => \^m_payload_i_reg[76]_1\
    );
\m_payload_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888A8A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \m_payload_i[5]_i_2_n_0\,
      I2 => \^m_payload_i_reg[71]_0\,
      I3 => \^q\(67),
      I4 => \m_payload_i[6]_i_3_n_0\,
      O => \m_payload_i_reg[70]_0\(2)
    );
\m_payload_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888A8A"
    )
        port map (
      I0 => \^q\(3),
      I1 => \m_payload_i[5]_i_2_n_0\,
      I2 => \^m_payload_i_reg[71]_0\,
      I3 => \^q\(67),
      I4 => \^m_payload_i_reg[76]_0\,
      O => \m_payload_i_reg[70]_0\(3)
    );
\m_payload_i[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => CO(0),
      I1 => \^q\(69),
      I2 => \^q\(68),
      O => \^m_payload_i_reg[71]_0\
    );
\m_payload_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888A88"
    )
        port map (
      I0 => \^q\(4),
      I1 => \m_payload_i[5]_i_2_n_0\,
      I2 => \^q\(68),
      I3 => \^q\(69),
      I4 => CO(0),
      I5 => \^m_payload_i_reg[68]_2\,
      O => \m_payload_i_reg[70]_0\(4)
    );
\m_payload_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E3E0E0E02320202"
    )
        port map (
      I0 => \m_payload_i[98]_i_3_n_0\,
      I1 => \^q\(66),
      I2 => \^q\(67),
      I3 => \^q\(65),
      I4 => \^q\(74),
      I5 => \si_wrap_word_next[0]_i_2_n_0\,
      O => \^m_payload_i_reg[68]_2\
    );
\m_payload_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \m_payload_i[5]_i_2_n_0\,
      I2 => \m_payload_i[5]_i_3_n_0\,
      O => \m_payload_i_reg[70]_0\(5)
    );
\m_payload_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFB"
    )
        port map (
      I0 => \^q\(68),
      I1 => \^q\(69),
      I2 => CO(0),
      I3 => \m_payload_i[77]_i_3_n_0\,
      I4 => \m_payload_i[7]_i_2_n_0\,
      O => \m_payload_i[5]_i_2_n_0\
    );
\m_payload_i[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51015151"
    )
        port map (
      I0 => \^m_payload_i_reg[71]_0\,
      I1 => \m_payload_i[99]_i_7_n_0\,
      I2 => \^q\(67),
      I3 => \^q\(66),
      I4 => \^m_payload_i_reg[76]_1\,
      O => \m_payload_i[5]_i_3_n_0\
    );
\m_payload_i[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(65),
      I1 => \^m_payload_i_reg[80]_0\,
      O => \m_payload_i_reg[70]_0\(8)
    );
\m_payload_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999AAAA"
    )
        port map (
      I0 => sr_awaddr(6),
      I1 => \m_payload_i[6]_i_2_n_0\,
      I2 => \^q\(67),
      I3 => \m_payload_i[6]_i_3_n_0\,
      I4 => \m_payload_i[7]_i_2_n_0\,
      O => \m_payload_i_reg[70]_0\(6)
    );
\m_payload_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF53FFFFFF53"
    )
        port map (
      I0 => s_axi_awlen_ii(5),
      I1 => s_axi_awlen_ii(6),
      I2 => \^q\(65),
      I3 => \^q\(67),
      I4 => \^q\(66),
      I5 => \m_payload_i[98]_i_3_n_0\,
      O => \m_payload_i[6]_i_2_n_0\
    );
\m_payload_i[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(74),
      I1 => \^q\(66),
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(65),
      I4 => s_axi_awlen_ii(2),
      O => \m_payload_i[6]_i_3_n_0\
    );
\m_payload_i[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \^q\(68),
      I1 => \^q\(69),
      I2 => CO(0),
      I3 => \m_payload_i[77]_i_3_n_0\,
      O => \m_payload_i_reg[70]_0\(9)
    );
\m_payload_i[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \^q\(68),
      I1 => \^q\(69),
      I2 => CO(0),
      I3 => \m_payload_i[77]_i_3_n_0\,
      O => \m_payload_i_reg[70]_0\(10)
    );
\m_payload_i[76]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFDF"
    )
        port map (
      I0 => \USE_WRITE.write_addr_inst/cmd_last_word_ii\(6),
      I1 => \^q\(69),
      I2 => \^q\(68),
      I3 => \m_payload_i[77]_i_3_n_0\,
      I4 => \m_payload_i[77]_i_4_n_0\,
      O => \m_payload_i_reg[70]_0\(11)
    );
\m_payload_i[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000020FFFFFFDF"
    )
        port map (
      I0 => \USE_WRITE.write_addr_inst/cmd_last_word_ii\(6),
      I1 => \^q\(69),
      I2 => \^q\(68),
      I3 => \m_payload_i[77]_i_3_n_0\,
      I4 => \m_payload_i[77]_i_4_n_0\,
      I5 => \m_payload_i[77]_i_5_n_0\,
      O => \m_payload_i_reg[70]_0\(12)
    );
\m_payload_i[77]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(66),
      I1 => \^q\(67),
      O => \m_payload_i[77]_i_11_n_0\
    );
\m_payload_i[77]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEF0000"
    )
        port map (
      I0 => \^m_payload_i_reg[76]_0\,
      I1 => CO(0),
      I2 => \^q\(69),
      I3 => \^q\(68),
      I4 => \^q\(3),
      I5 => \^q\(67),
      O => \USE_WRITE.write_addr_inst/cmd_first_word_i\(3)
    );
\m_payload_i[77]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000EEE00000000"
    )
        port map (
      I0 => \m_payload_i[6]_i_3_n_0\,
      I1 => \^m_payload_i_reg[71]_0\,
      I2 => \^q\(65),
      I3 => \^q\(66),
      I4 => \^q\(67),
      I5 => \^q\(2),
      O => \USE_WRITE.write_addr_inst/cmd_first_word_i\(2)
    );
\m_payload_i[77]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2000000000000"
    )
        port map (
      I0 => s_axi_awlen_ii(1),
      I1 => \^q\(65),
      I2 => \^q\(74),
      I3 => \^m_payload_i_reg[71]_0\,
      I4 => \^m_payload_i_reg[69]_7\,
      I5 => \^q\(1),
      O => \USE_WRITE.write_addr_inst/cmd_first_word_i\(1)
    );
\m_payload_i[77]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E00000000"
    )
        port map (
      I0 => \^q\(74),
      I1 => \^m_payload_i_reg[71]_0\,
      I2 => \^q\(66),
      I3 => \^q\(67),
      I4 => \^q\(65),
      I5 => \^q\(0),
      O => \USE_WRITE.write_addr_inst/cmd_first_word_i\(0)
    );
\m_payload_i[77]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^q\(65),
      I1 => s_axi_awlen_ii(1),
      I2 => \^q\(66),
      I3 => \^q\(67),
      I4 => \m_payload_i[99]_i_7_n_0\,
      O => \m_payload_i_reg[67]_5\
    );
\m_payload_i[77]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^q\(65),
      I1 => \^q\(66),
      I2 => \^q\(67),
      O => \m_payload_i_reg[67]_4\
    );
\m_payload_i[77]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => \^q\(65),
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(66),
      I4 => \^q\(74),
      I5 => \^q\(67),
      O => \m_payload_i_reg[78]_2\
    );
\m_payload_i[77]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555555D"
    )
        port map (
      I0 => \^q\(71),
      I1 => \m_payload_i[83]_i_5_n_0\,
      I2 => s_axi_awlen_ii(5),
      I3 => s_axi_awlen_ii(4),
      I4 => s_axi_awlen_ii(7),
      I5 => s_axi_awlen_ii(6),
      O => \m_payload_i[77]_i_3_n_0\
    );
\m_payload_i[77]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4474747474747474"
    )
        port map (
      I0 => \^q\(74),
      I1 => \^m_payload_i_reg[80]_0\,
      I2 => \m_payload_i[6]_i_2_n_0\,
      I3 => s_axi_awlen_ii(2),
      I4 => \^q\(67),
      I5 => \si_wrap_be_next[14]_i_4_n_0\,
      O => \m_payload_i[77]_i_4_n_0\
    );
\m_payload_i[77]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF55455545"
    )
        port map (
      I0 => \m_payload_i[7]_i_3_n_0\,
      I1 => \^q\(65),
      I2 => s_axi_awlen_ii(3),
      I3 => \m_payload_i[77]_i_11_n_0\,
      I4 => s_axi_awlen_ii(1),
      I5 => \^m_payload_i_reg[80]_0\,
      O => \m_payload_i[77]_i_5_n_0\
    );
\m_payload_i[77]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA08AA0800"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^m_payload_i_reg[76]_1\,
      I2 => \^q\(66),
      I3 => \^q\(67),
      I4 => \m_payload_i[99]_i_7_n_0\,
      I5 => \^m_payload_i_reg[71]_0\,
      O => \^m_payload_i_reg[5]_1\(0)
    );
\m_payload_i[77]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^m_payload_i_reg[68]_2\,
      I2 => CO(0),
      I3 => \^q\(69),
      I4 => \^q\(68),
      O => \USE_WRITE.write_addr_inst/cmd_first_word_i\(4)
    );
\m_payload_i[78]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_payload_i[79]_i_3_n_0\,
      I1 => \m_payload_i[79]_i_4_n_0\,
      O => \m_payload_i_reg[70]_0\(13)
    );
\m_payload_i[79]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B8B74"
    )
        port map (
      I0 => s_axi_awlen_ii(3),
      I1 => \^m_payload_i_reg[80]_0\,
      I2 => \m_payload_i[79]_i_2_n_0\,
      I3 => \m_payload_i[79]_i_3_n_0\,
      I4 => \m_payload_i[79]_i_4_n_0\,
      O => \m_payload_i_reg[70]_0\(14)
    );
\m_payload_i[79]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC7C7CFFFF7F7"
    )
        port map (
      I0 => s_axi_awlen_ii(5),
      I1 => \^q\(67),
      I2 => \^q\(66),
      I3 => s_axi_awlen_ii(6),
      I4 => \^q\(65),
      I5 => s_axi_awlen_ii(7),
      O => \m_payload_i[79]_i_2_n_0\
    );
\m_payload_i[79]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \m_payload_i[77]_i_5_n_0\,
      I1 => \m_payload_i[77]_i_4_n_0\,
      I2 => \m_payload_i[77]_i_3_n_0\,
      I3 => \^q\(68),
      I4 => \^q\(69),
      I5 => \USE_WRITE.write_addr_inst/cmd_last_word_ii\(6),
      O => \m_payload_i[79]_i_3_n_0\
    );
\m_payload_i[79]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => \^m_payload_i_reg[80]_0\,
      I2 => \m_payload_i[79]_i_5_n_0\,
      O => \m_payload_i[79]_i_4_n_0\
    );
\m_payload_i[79]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4C7F7C7F4F7F7F7"
    )
        port map (
      I0 => \m_payload_i[79]_i_6_n_0\,
      I1 => \^q\(66),
      I2 => \^q\(67),
      I3 => \^q\(65),
      I4 => s_axi_awlen_ii(7),
      I5 => s_axi_awlen_ii(4),
      O => \m_payload_i[79]_i_5_n_0\
    );
\m_payload_i[79]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_axi_awlen_ii(5),
      I1 => s_axi_awlen_ii(6),
      I2 => \^q\(65),
      O => \m_payload_i[79]_i_6_n_0\
    );
\m_payload_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAA6AAA6AAA"
    )
        port map (
      I0 => sr_awaddr(7),
      I1 => sr_awaddr(6),
      I2 => \m_payload_i[7]_i_2_n_0\,
      I3 => \m_payload_i[7]_i_3_n_0\,
      I4 => \^m_payload_i_reg[76]_0\,
      I5 => \^q\(67),
      O => \m_payload_i_reg[70]_0\(7)
    );
\m_payload_i[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^m_payload_i_reg[80]_0\,
      I1 => \m_payload_i[7]_i_5_n_0\,
      I2 => \^q\(69),
      I3 => \^q\(68),
      I4 => CO(0),
      O => \m_payload_i[7]_i_2_n_0\
    );
\m_payload_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => s_axi_awlen_ii(6),
      I1 => \^q\(65),
      I2 => s_axi_awlen_ii(7),
      I3 => \^q\(67),
      I4 => \^q\(66),
      I5 => \m_payload_i[7]_i_6_n_0\,
      O => \m_payload_i[7]_i_3_n_0\
    );
\m_payload_i[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(74),
      I1 => s_axi_awlen_ii(1),
      I2 => \^q\(66),
      I3 => s_axi_awlen_ii(2),
      I4 => \^q\(65),
      I5 => s_axi_awlen_ii(3),
      O => \^m_payload_i_reg[76]_0\
    );
\m_payload_i[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(5),
      I4 => \^q\(3),
      I5 => \^q\(0),
      O => \m_payload_i[7]_i_5_n_0\
    );
\m_payload_i[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen_ii(4),
      I1 => \^q\(65),
      I2 => s_axi_awlen_ii(5),
      O => \m_payload_i[7]_i_6_n_0\
    );
\m_payload_i[80]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3AC5"
    )
        port map (
      I0 => \m_payload_i[82]_i_3_n_0\,
      I1 => s_axi_awlen_ii(4),
      I2 => \^m_payload_i_reg[80]_0\,
      I3 => \m_payload_i[82]_i_4_n_0\,
      O => \m_payload_i_reg[70]_0\(15)
    );
\m_payload_i[81]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5003AFF"
    )
        port map (
      I0 => \m_payload_i[82]_i_3_n_0\,
      I1 => s_axi_awlen_ii(4),
      I2 => \^m_payload_i_reg[80]_0\,
      I3 => \m_payload_i[82]_i_4_n_0\,
      I4 => \m_payload_i[82]_i_2_n_0\,
      O => \m_payload_i_reg[70]_0\(16)
    );
\m_payload_i[82]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF050044000500"
    )
        port map (
      I0 => \m_payload_i[82]_i_2_n_0\,
      I1 => s_axi_awlen_ii(4),
      I2 => \m_payload_i[82]_i_3_n_0\,
      I3 => \m_payload_i[82]_i_4_n_0\,
      I4 => \^m_payload_i_reg[80]_0\,
      I5 => s_axi_awlen_ii(6),
      O => \m_payload_i_reg[70]_0\(17)
    );
\m_payload_i[82]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747777777777"
    )
        port map (
      I0 => s_axi_awlen_ii(5),
      I1 => \^m_payload_i_reg[80]_0\,
      I2 => \^q\(66),
      I3 => \^q\(67),
      I4 => \^q\(65),
      I5 => s_axi_awlen_ii(7),
      O => \m_payload_i[82]_i_2_n_0\
    );
\m_payload_i[82]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3FF5FF"
    )
        port map (
      I0 => s_axi_awlen_ii(6),
      I1 => s_axi_awlen_ii(7),
      I2 => \^q\(65),
      I3 => \^q\(67),
      I4 => \^q\(66),
      O => \m_payload_i[82]_i_3_n_0\
    );
\m_payload_i[82]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008B00000000"
    )
        port map (
      I0 => s_axi_awlen_ii(3),
      I1 => \^m_payload_i_reg[80]_0\,
      I2 => \m_payload_i[79]_i_2_n_0\,
      I3 => \m_payload_i[79]_i_4_n_0\,
      I4 => \m_payload_i[77]_i_5_n_0\,
      I5 => \m_payload_i[82]_i_5_n_0\,
      O => \m_payload_i[82]_i_4_n_0\
    );
\m_payload_i[82]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \USE_WRITE.write_addr_inst/cmd_last_word_ii\(6),
      I1 => \m_payload_i[82]_i_6_n_0\,
      I2 => \m_payload_i[77]_i_3_n_0\,
      I3 => \^q\(68),
      I4 => \^q\(69),
      O => \m_payload_i[82]_i_5_n_0\
    );
\m_payload_i[82]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF55FF330F33"
    )
        port map (
      I0 => \m_payload_i[98]_i_3_n_0\,
      I1 => \m_payload_i[79]_i_6_n_0\,
      I2 => s_axi_awlen_ii(2),
      I3 => \^q\(67),
      I4 => \^q\(65),
      I5 => \^q\(66),
      O => \m_payload_i[82]_i_6_n_0\
    );
\m_payload_i[83]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_awlen_ii(7),
      I1 => \^m_payload_i_reg[80]_0\,
      O => \m_payload_i_reg[70]_0\(18)
    );
\m_payload_i[83]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAFFFFFFFF"
    )
        port map (
      I0 => \^m_payload_i_reg[70]_1\,
      I1 => \m_payload_i[83]_i_4_n_0\,
      I2 => s_axi_awlen_ii(4),
      I3 => s_axi_awlen_ii(5),
      I4 => \m_payload_i[83]_i_5_n_0\,
      I5 => \^q\(71),
      O => \^m_payload_i_reg[80]_0\
    );
\m_payload_i[83]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(68),
      I1 => \^q\(69),
      O => \^m_payload_i_reg[70]_1\
    );
\m_payload_i[83]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_awlen_ii(6),
      I1 => s_axi_awlen_ii(7),
      O => \m_payload_i[83]_i_4_n_0\
    );
\m_payload_i[83]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_awlen_ii(1),
      I1 => \^q\(74),
      I2 => s_axi_awlen_ii(3),
      I3 => s_axi_awlen_ii(2),
      O => \m_payload_i[83]_i_5_n_0\
    );
\m_payload_i[94]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFFD00000000"
    )
        port map (
      I0 => \^q\(68),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\(0),
      I2 => \^q\(67),
      I3 => \^q\(66),
      I4 => \^q\(65),
      I5 => \m_payload_i[94]_i_2_n_0\,
      O => \m_payload_i_reg[70]_0\(19)
    );
\m_payload_i[94]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5576FFFFFFFF"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(66),
      I2 => \^q\(74),
      I3 => \^q\(65),
      I4 => \^q\(0),
      I5 => \^q\(69),
      O => \m_payload_i[94]_i_2_n_0\
    );
\m_payload_i[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDDDD0D"
    )
        port map (
      I0 => \^q\(68),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\(1),
      I2 => \^q\(69),
      I3 => \^q\(1),
      I4 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/bytes__0\(1),
      I5 => \m_payload_i[95]_i_3_n_0\,
      O => \m_payload_i_reg[70]_0\(20)
    );
\m_payload_i[95]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => s_axi_awlen_ii(1),
      I1 => \^q\(65),
      I2 => \^q\(74),
      I3 => \^q\(66),
      I4 => \^q\(67),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/bytes__0\(1)
    );
\m_payload_i[95]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"26"
    )
        port map (
      I0 => \^q\(66),
      I1 => \^q\(67),
      I2 => \^q\(65),
      O => \m_payload_i[95]_i_3_n_0\
    );
\m_payload_i[96]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDDDD0D"
    )
        port map (
      I0 => \^q\(68),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\(2),
      I2 => \^q\(69),
      I3 => \^q\(2),
      I4 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/bytes__0\(2),
      I5 => \m_payload_i[96]_i_3_n_0\,
      O => \m_payload_i_reg[70]_0\(21)
    );
\m_payload_i[96]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sr_awvalid\,
      O => \m_payload_i[96]_i_1__0_n_0\
    );
\m_payload_i[96]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \^q\(74),
      I1 => \^q\(66),
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(65),
      I4 => s_axi_awlen_ii(2),
      I5 => \^q\(67),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/bytes__0\(2)
    );
\m_payload_i[96]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \^q\(65),
      I1 => \^q\(67),
      I2 => \^q\(66),
      O => \m_payload_i[96]_i_3_n_0\
    );
\m_payload_i[97]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDDDD0D"
    )
        port map (
      I0 => \^q\(68),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\(3),
      I2 => \^q\(69),
      I3 => \^q\(3),
      I4 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/bytes__0\(3),
      I5 => \m_payload_i[97]_i_4_n_0\,
      O => \m_payload_i_reg[70]_0\(22)
    );
\m_payload_i[97]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_payload_i_reg[76]_0\,
      I1 => \^q\(67),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/bytes__0\(3)
    );
\m_payload_i[97]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(66),
      I2 => \^q\(65),
      O => \m_payload_i[97]_i_4_n_0\
    );
\m_payload_i[97]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(67),
      I2 => \^m_payload_i_reg[76]_0\,
      O => \m_payload_i[97]_i_5_n_0\
    );
\m_payload_i[97]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9A999AAA9AAA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(67),
      I2 => \si_wrap_word_next[0]_i_2_n_0\,
      I3 => \^q\(66),
      I4 => \^q\(65),
      I5 => \^q\(74),
      O => \m_payload_i[97]_i_6_n_0\
    );
\m_payload_i[97]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA9A9A9AAAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(67),
      I2 => \^q\(66),
      I3 => \^q\(74),
      I4 => \^q\(65),
      I5 => s_axi_awlen_ii(1),
      O => \m_payload_i[97]_i_7_n_0\
    );
\m_payload_i[97]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA9AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(67),
      I2 => \^q\(66),
      I3 => \^q\(74),
      I4 => \^q\(65),
      O => \m_payload_i[97]_i_8_n_0\
    );
\m_payload_i[98]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDD0D"
    )
        port map (
      I0 => \^q\(68),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\(4),
      I2 => \^q\(69),
      I3 => \^q\(4),
      I4 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/bytes__0\(4),
      O => \m_payload_i_reg[70]_0\(23)
    );
\m_payload_i[98]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \m_payload_i[98]_i_3_n_0\,
      I1 => \si_wrap_word_next[0]_i_2_n_0\,
      I2 => \^q\(66),
      I3 => \^q\(67),
      I4 => \^q\(74),
      I5 => \^q\(65),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/bytes__0\(4)
    );
\m_payload_i[98]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen_ii(3),
      I1 => \^q\(65),
      I2 => s_axi_awlen_ii(4),
      O => \m_payload_i[98]_i_3_n_0\
    );
\m_payload_i[99]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDD0D"
    )
        port map (
      I0 => \^q\(68),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\(5),
      I2 => \^q\(69),
      I3 => \^q\(5),
      I4 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/bytes\(5),
      O => \m_payload_i_reg[70]_0\(24)
    );
\m_payload_i[99]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A3A0A"
    )
        port map (
      I0 => \m_payload_i[99]_i_7_n_0\,
      I1 => \^q\(66),
      I2 => \^q\(67),
      I3 => s_axi_awlen_ii(1),
      I4 => \^q\(65),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/bytes\(5)
    );
\m_payload_i[99]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA559A55AAAA9AAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(65),
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(67),
      I4 => \^q\(66),
      I5 => \m_payload_i[99]_i_7_n_0\,
      O => \m_payload_i[99]_i_5_n_0\
    );
\m_payload_i[99]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/bytes__0\(4),
      O => \m_payload_i[99]_i_6_n_0\
    );
\m_payload_i[99]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => s_axi_awlen_ii(3),
      I2 => \^q\(66),
      I3 => s_axi_awlen_ii(4),
      I4 => \^q\(65),
      I5 => s_axi_awlen_ii(5),
      O => \m_payload_i[99]_i_7_n_0\
    );
\m_payload_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\m_payload_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(10),
      Q => \^q\(8),
      R => '0'
    );
\m_payload_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(11),
      Q => \^q\(9),
      R => '0'
    );
\m_payload_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(12),
      Q => \^q\(10),
      R => '0'
    );
\m_payload_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(13),
      Q => \^q\(11),
      R => '0'
    );
\m_payload_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(14),
      Q => \^q\(12),
      R => '0'
    );
\m_payload_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(15),
      Q => \^q\(13),
      R => '0'
    );
\m_payload_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(16),
      Q => \^q\(14),
      R => '0'
    );
\m_payload_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(17),
      Q => \^q\(15),
      R => '0'
    );
\m_payload_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(18),
      Q => \^q\(16),
      R => '0'
    );
\m_payload_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(19),
      Q => \^q\(17),
      R => '0'
    );
\m_payload_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\m_payload_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(20),
      Q => \^q\(18),
      R => '0'
    );
\m_payload_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(21),
      Q => \^q\(19),
      R => '0'
    );
\m_payload_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(22),
      Q => \^q\(20),
      R => '0'
    );
\m_payload_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(23),
      Q => \^q\(21),
      R => '0'
    );
\m_payload_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(24),
      Q => \^q\(22),
      R => '0'
    );
\m_payload_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(25),
      Q => \^q\(23),
      R => '0'
    );
\m_payload_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(26),
      Q => \^q\(24),
      R => '0'
    );
\m_payload_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(27),
      Q => \^q\(25),
      R => '0'
    );
\m_payload_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(28),
      Q => \^q\(26),
      R => '0'
    );
\m_payload_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(29),
      Q => \^q\(27),
      R => '0'
    );
\m_payload_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\m_payload_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(30),
      Q => \^q\(28),
      R => '0'
    );
\m_payload_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(31),
      Q => \^q\(29),
      R => '0'
    );
\m_payload_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(32),
      Q => \^q\(30),
      R => '0'
    );
\m_payload_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(33),
      Q => \^q\(31),
      R => '0'
    );
\m_payload_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(34),
      Q => \^q\(32),
      R => '0'
    );
\m_payload_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(35),
      Q => \^q\(33),
      R => '0'
    );
\m_payload_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(36),
      Q => \^q\(34),
      R => '0'
    );
\m_payload_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(37),
      Q => \^q\(35),
      R => '0'
    );
\m_payload_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(38),
      Q => \^q\(36),
      R => '0'
    );
\m_payload_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(39),
      Q => \^q\(37),
      R => '0'
    );
\m_payload_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\m_payload_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(40),
      Q => \^q\(38),
      R => '0'
    );
\m_payload_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(41),
      Q => \^q\(39),
      R => '0'
    );
\m_payload_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(42),
      Q => \^q\(40),
      R => '0'
    );
\m_payload_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(43),
      Q => \^q\(41),
      R => '0'
    );
\m_payload_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(44),
      Q => \^q\(42),
      R => '0'
    );
\m_payload_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(45),
      Q => \^q\(43),
      R => '0'
    );
\m_payload_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(46),
      Q => \^q\(44),
      R => '0'
    );
\m_payload_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(47),
      Q => \^q\(45),
      R => '0'
    );
\m_payload_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(48),
      Q => \^q\(46),
      R => '0'
    );
\m_payload_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(49),
      Q => \^q\(47),
      R => '0'
    );
\m_payload_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\m_payload_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(50),
      Q => \^q\(48),
      R => '0'
    );
\m_payload_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(51),
      Q => \^q\(49),
      R => '0'
    );
\m_payload_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(52),
      Q => \^q\(50),
      R => '0'
    );
\m_payload_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(53),
      Q => \^q\(51),
      R => '0'
    );
\m_payload_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(54),
      Q => \^q\(52),
      R => '0'
    );
\m_payload_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(55),
      Q => \^q\(53),
      R => '0'
    );
\m_payload_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(56),
      Q => \^q\(54),
      R => '0'
    );
\m_payload_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(57),
      Q => \^q\(55),
      R => '0'
    );
\m_payload_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(58),
      Q => \^q\(56),
      R => '0'
    );
\m_payload_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(59),
      Q => \^q\(57),
      R => '0'
    );
\m_payload_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\m_payload_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(60),
      Q => \^q\(58),
      R => '0'
    );
\m_payload_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(61),
      Q => \^q\(59),
      R => '0'
    );
\m_payload_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(62),
      Q => \^q\(60),
      R => '0'
    );
\m_payload_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(63),
      Q => \^q\(61),
      R => '0'
    );
\m_payload_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(64),
      Q => \^q\(62),
      R => '0'
    );
\m_payload_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(65),
      Q => \^q\(63),
      R => '0'
    );
\m_payload_i_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(66),
      Q => \^q\(64),
      R => '0'
    );
\m_payload_i_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(67),
      Q => \^q\(65),
      R => '0'
    );
\m_payload_i_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(68),
      Q => \^q\(66),
      R => '0'
    );
\m_payload_i_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(69),
      Q => \^q\(67),
      R => '0'
    );
\m_payload_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(6),
      Q => sr_awaddr(6),
      R => '0'
    );
\m_payload_i_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(70),
      Q => \^q\(68),
      R => '0'
    );
\m_payload_i_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(71),
      Q => \^q\(69),
      R => '0'
    );
\m_payload_i_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(72),
      Q => \^q\(70),
      R => '0'
    );
\m_payload_i_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(73),
      Q => \^q\(71),
      R => '0'
    );
\m_payload_i_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(74),
      Q => \^q\(72),
      R => '0'
    );
\m_payload_i_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(75),
      Q => \^q\(73),
      R => '0'
    );
\m_payload_i_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(76),
      Q => \^q\(74),
      R => '0'
    );
\m_payload_i_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(77),
      Q => s_axi_awlen_ii(1),
      R => '0'
    );
\m_payload_i_reg[77]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_payload_i_reg[77]_i_6_n_0\,
      CO(3 downto 2) => \NLW_m_payload_i_reg[77]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \USE_WRITE.write_addr_inst/cmd_last_word_ii\(6),
      CO(0) => \m_payload_i_reg[77]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^m_payload_i_reg[5]_1\(0),
      DI(0) => \USE_WRITE.write_addr_inst/cmd_first_word_i\(4),
      O(3 downto 0) => \NLW_m_payload_i_reg[77]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \m_payload_i_reg[77]_0\(1 downto 0)
    );
\m_payload_i_reg[77]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_payload_i_reg[77]_i_6_n_0\,
      CO(2) => \m_payload_i_reg[77]_i_6_n_1\,
      CO(1) => \m_payload_i_reg[77]_i_6_n_2\,
      CO(0) => \m_payload_i_reg[77]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \USE_WRITE.write_addr_inst/cmd_first_word_i\(3 downto 0),
      O(3 downto 0) => \NLW_m_payload_i_reg[77]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \m_payload_i_reg[77]_i_2_0\(3 downto 0)
    );
\m_payload_i_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(78),
      Q => s_axi_awlen_ii(2),
      R => '0'
    );
\m_payload_i_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(79),
      Q => s_axi_awlen_ii(3),
      R => '0'
    );
\m_payload_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(7),
      Q => sr_awaddr(7),
      R => '0'
    );
\m_payload_i_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(80),
      Q => s_axi_awlen_ii(4),
      R => '0'
    );
\m_payload_i_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(81),
      Q => s_axi_awlen_ii(5),
      R => '0'
    );
\m_payload_i_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(82),
      Q => s_axi_awlen_ii(6),
      R => '0'
    );
\m_payload_i_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(83),
      Q => s_axi_awlen_ii(7),
      R => '0'
    );
\m_payload_i_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(84),
      Q => \^q\(75),
      R => '0'
    );
\m_payload_i_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(85),
      Q => \^q\(76),
      R => '0'
    );
\m_payload_i_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(86),
      Q => \^q\(77),
      R => '0'
    );
\m_payload_i_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(87),
      Q => \^q\(78),
      R => '0'
    );
\m_payload_i_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(88),
      Q => \^q\(79),
      R => '0'
    );
\m_payload_i_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(89),
      Q => \^q\(80),
      R => '0'
    );
\m_payload_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(8),
      Q => \^q\(6),
      R => '0'
    );
\m_payload_i_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(90),
      Q => \^q\(81),
      R => '0'
    );
\m_payload_i_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(91),
      Q => \^q\(82),
      R => '0'
    );
\m_payload_i_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(92),
      Q => \^q\(83),
      R => '0'
    );
\m_payload_i_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(93),
      Q => \^q\(84),
      R => '0'
    );
\m_payload_i_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(94),
      Q => \^q\(85),
      R => '0'
    );
\m_payload_i_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(95),
      Q => \^q\(86),
      R => '0'
    );
\m_payload_i_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(96),
      Q => \^q\(87),
      R => '0'
    );
\m_payload_i_reg[97]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_payload_i_reg[97]_i_2_n_0\,
      CO(2) => \m_payload_i_reg[97]_i_2_n_1\,
      CO(1) => \m_payload_i_reg[97]_i_2_n_2\,
      CO(0) => \m_payload_i_reg[97]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\(3 downto 0),
      S(3) => \m_payload_i[97]_i_5_n_0\,
      S(2) => \m_payload_i[97]_i_6_n_0\,
      S(1) => \m_payload_i[97]_i_7_n_0\,
      S(0) => \m_payload_i[97]_i_8_n_0\
    );
\m_payload_i_reg[99]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_payload_i_reg[97]_i_2_n_0\,
      CO(3 downto 1) => \NLW_m_payload_i_reg[99]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \m_payload_i_reg[99]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(4),
      O(3 downto 2) => \NLW_m_payload_i_reg[99]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \m_payload_i[99]_i_5_n_0\,
      S(0) => \m_payload_i[99]_i_6_n_0\
    );
\m_payload_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[96]_0\,
      CE => \m_payload_i[96]_i_1__0_n_0\,
      D => D(9),
      Q => \^q\(7),
      R => '0'
    );
\m_valid_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B100"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s_ready_i_reg_2,
      I2 => s_axi_awvalid,
      I3 => s_ready_i_reg_0,
      O => \m_valid_i_i_1__0_n_0\
    );
m_valid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[96]_0\,
      CE => '1',
      D => \m_valid_i_i_1__0_n_0\,
      Q => \^sr_awvalid\,
      R => '0'
    );
s_ready_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA222"
    )
        port map (
      I0 => \^aresetn_d_reg[0]_0\,
      I1 => s_ready_i_reg_0,
      I2 => aw_push,
      I3 => s_awvalid_reg,
      I4 => s_ready_i_reg_1,
      O => \aresetn_d_reg[0]_1\
    );
\s_ready_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD5F0000"
    )
        port map (
      I0 => s_ready_i_reg_0,
      I1 => s_ready_i_reg_2,
      I2 => s_axi_awvalid,
      I3 => \^sr_awvalid\,
      I4 => \^aresetn_d_reg[0]_0\,
      O => \s_ready_i_i_1__0_n_0\
    );
s_ready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[96]_0\,
      CE => '1',
      D => \s_ready_i_i_1__0_n_0\,
      Q => \^s_axi_awready\,
      R => '0'
    );
\si_be[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^q\(67),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init\,
      I2 => load_si_ptr,
      I3 => \si_be_reg[0]\,
      O => \m_payload_i_reg[69]_6\(0)
    );
\si_be[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0000000F5F1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(66),
      I3 => \^q\(65),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init\
    );
\si_be[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^q\(67),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init21_in\,
      I2 => load_si_ptr,
      I3 => \si_be_reg[10]\,
      O => \m_payload_i_reg[69]_6\(10)
    );
\si_be[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000000F0A0F020"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(66),
      I4 => \^q\(65),
      I5 => \^q\(2),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init21_in\
    );
\si_be[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^q\(67),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init23_in\,
      I2 => load_si_ptr,
      I3 => \si_be_reg[11]\,
      O => \m_payload_i_reg[69]_6\(11)
    );
\si_be[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000000F0A0F080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(66),
      I4 => \^q\(65),
      I5 => \^q\(2),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init23_in\
    );
\si_be[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^q\(67),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init25_in\,
      I2 => load_si_ptr,
      I3 => \si_be_reg[12]\,
      O => \m_payload_i_reg[69]_6\(12)
    );
\si_be[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F050F010F0000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(66),
      I4 => \^q\(65),
      I5 => \^q\(2),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init25_in\
    );
\si_be[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^q\(67),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init27_in\,
      I2 => load_si_ptr,
      I3 => \si_be_reg[13]\,
      O => \m_payload_i_reg[69]_6\(13)
    );
\si_be[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F050F040F0000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(66),
      I4 => \^q\(65),
      I5 => \^q\(2),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init27_in\
    );
\si_be[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^q\(67),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init29_in\,
      I2 => load_si_ptr,
      I3 => \si_be_reg[14]\,
      O => \m_payload_i_reg[69]_6\(14)
    );
\si_be[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A0F020F0000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(66),
      I4 => \^q\(65),
      I5 => \^q\(2),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init29_in\
    );
\si_be[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A0F080F0000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(66),
      I4 => \^q\(65),
      I5 => \^q\(2),
      O => f_si_be_init31_in
    );
\si_be[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^q\(67),
      I1 => \si_be[1]_i_2_n_0\,
      I2 => load_si_ptr,
      I3 => \si_be_reg[1]\,
      O => \m_payload_i_reg[69]_6\(1)
    );
\si_be[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0000000F5F4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(66),
      I3 => \^q\(65),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \si_be[1]_i_2_n_0\
    );
\si_be[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^q\(67),
      I1 => \si_be[2]_i_2_n_0\,
      I2 => load_si_ptr,
      I3 => \si_be_reg[2]\,
      O => \m_payload_i_reg[69]_6\(2)
    );
\si_be[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0000000FAF2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(66),
      I3 => \^q\(65),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \si_be[2]_i_2_n_0\
    );
\si_be[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^q\(67),
      I1 => \si_be[3]_i_2_n_0\,
      I2 => load_si_ptr,
      I3 => \si_be_reg[3]\,
      O => \m_payload_i_reg[69]_6\(3)
    );
\si_be[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0000000FAF8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(66),
      I3 => \^q\(65),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \si_be[3]_i_2_n_0\
    );
\si_be[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^q\(67),
      I1 => \si_be[4]_i_2_n_0\,
      I2 => load_si_ptr,
      I3 => \si_be_reg[4]\,
      O => \m_payload_i_reg[69]_6\(4)
    );
\si_be[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F5F10000F000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(66),
      I3 => \^q\(65),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \si_be[4]_i_2_n_0\
    );
\si_be[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^q\(67),
      I1 => \si_be[5]_i_2_n_0\,
      I2 => load_si_ptr,
      I3 => \si_be_reg[5]\,
      O => \m_payload_i_reg[69]_6\(5)
    );
\si_be[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F5F40000F000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(66),
      I3 => \^q\(65),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \si_be[5]_i_2_n_0\
    );
\si_be[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^q\(67),
      I1 => \si_be[6]_i_2_n_0\,
      I2 => load_si_ptr,
      I3 => \si_be_reg[6]\,
      O => \m_payload_i_reg[69]_6\(6)
    );
\si_be[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FAF20000F000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(66),
      I3 => \^q\(65),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \si_be[6]_i_2_n_0\
    );
\si_be[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^q\(67),
      I1 => \si_be[7]_i_2_n_0\,
      I2 => load_si_ptr,
      I3 => \si_be_reg[7]\,
      O => \m_payload_i_reg[69]_6\(7)
    );
\si_be[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FAF80000F000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(66),
      I3 => \^q\(65),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \si_be[7]_i_2_n_0\
    );
\si_be[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^q\(67),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init17_in\,
      I2 => load_si_ptr,
      I3 => \si_be_reg[8]\,
      O => \m_payload_i_reg[69]_6\(8)
    );
\si_be[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000000F050F010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(66),
      I4 => \^q\(65),
      I5 => \^q\(2),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init17_in\
    );
\si_be[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^q\(67),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init19_in\,
      I2 => load_si_ptr,
      I3 => \si_be_reg[9]\,
      O => \m_payload_i_reg[69]_6\(9)
    );
\si_be[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000000F050F040"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(66),
      I4 => \^q\(65),
      I5 => \^q\(2),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_si_be_init19_in\
    );
\si_ptr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200008000000080"
    )
        port map (
      I0 => sr_awaddr(6),
      I1 => \^q\(67),
      I2 => s_axi_awlen_ii(2),
      I3 => \^q\(66),
      I4 => \^q\(65),
      I5 => s_axi_awlen_ii(3),
      O => si_ptr0(0)
    );
\si_ptr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => sr_awaddr(7),
      I1 => \^q\(67),
      I2 => s_axi_awlen_ii(3),
      I3 => \^q\(66),
      I4 => \^q\(65),
      O => si_ptr0(1)
    );
\si_wrap_be_next[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFB0B0B0BFB0"
    )
        port map (
      I0 => s_axi_awlen_ii(1),
      I1 => \^q\(3),
      I2 => \^q\(66),
      I3 => \si_wrap_be_next[0]_i_2_n_0\,
      I4 => \^q\(65),
      I5 => \si_wrap_be_next[0]_i_3_n_0\,
      O => f_si_wrap_be
    );
\si_wrap_be_next[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAFFAABBAAAB"
    )
        port map (
      I0 => s_axi_awlen_ii(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => s_axi_awlen_ii(1),
      I5 => s_axi_awlen_ii(2),
      O => \si_wrap_be_next[0]_i_2_n_0\
    );
\si_wrap_be_next[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEAF"
    )
        port map (
      I0 => \^q\(66),
      I1 => s_axi_awlen_ii(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => s_axi_awlen_ii(2),
      O => \si_wrap_be_next[0]_i_3_n_0\
    );
\si_wrap_be_next[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEFEAEAE"
    )
        port map (
      I0 => \^q\(67),
      I1 => \si_wrap_be_next[10]_i_2_n_0\,
      I2 => \^q\(66),
      I3 => s_axi_awlen_ii(1),
      I4 => \^q\(3),
      I5 => \^q\(65),
      O => \m_payload_i_reg[69]_1\
    );
\si_wrap_be_next[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => s_axi_awlen_ii(1),
      I5 => s_axi_awlen_ii(3),
      O => \si_wrap_be_next[10]_i_2_n_0\
    );
\si_wrap_be_next[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(65),
      I2 => \^q\(3),
      I3 => s_axi_awlen_ii(1),
      I4 => \^q\(66),
      O => \m_payload_i_reg[69]_0\
    );
\si_wrap_be_next[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \si_wrap_be_next[12]_i_2_n_0\,
      I1 => \^q\(65),
      I2 => s_axi_awlen_ii(2),
      I3 => \si_wrap_be_next[12]_i_3_n_0\,
      I4 => s_axi_awlen_ii(1),
      I5 => \^q\(66),
      O => \m_payload_i_reg[67]_0\
    );
\si_wrap_be_next[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040005000"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => s_axi_awlen_ii(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => s_axi_awlen_ii(3),
      O => \si_wrap_be_next[12]_i_2_n_0\
    );
\si_wrap_be_next[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \si_wrap_be_next[12]_i_3_n_0\
    );
\si_wrap_be_next[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^q\(66),
      I1 => \^q\(65),
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => s_axi_awlen_ii(2),
      O => \m_payload_i_reg[68]_1\
    );
\si_wrap_be_next[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(67),
      I1 => load_si_ptr,
      O => \m_payload_i_reg[69]_5\
    );
\si_wrap_be_next[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => s_axi_awlen_ii(3),
      I1 => s_axi_awlen_ii(1),
      I2 => \^q\(2),
      I3 => \si_wrap_be_next[14]_i_3_n_0\,
      I4 => s_axi_awlen_ii(2),
      I5 => \si_wrap_be_next[14]_i_4_n_0\,
      O => \m_payload_i_reg[79]_1\
    );
\si_wrap_be_next[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      O => \si_wrap_be_next[14]_i_3_n_0\
    );
\si_wrap_be_next[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(65),
      I1 => \^q\(66),
      O => \si_wrap_be_next[14]_i_4_n_0\
    );
\si_wrap_be_next[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAF8A8A8A8A"
    )
        port map (
      I0 => \^q\(66),
      I1 => s_axi_awlen_ii(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => s_axi_awlen_ii(2),
      I5 => \^q\(65),
      O => \m_payload_i_reg[68]_0\
    );
\si_wrap_be_next[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFBFFFBAA"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(3),
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(66),
      I4 => \si_wrap_be_next[2]_i_2_n_0\,
      I5 => \^q\(65),
      O => \m_payload_i_reg[69]_4\
    );
\si_wrap_be_next[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => s_axi_awlen_ii(1),
      I5 => s_axi_awlen_ii(3),
      O => \si_wrap_be_next[2]_i_2_n_0\
    );
\si_wrap_be_next[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEAEE"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(66),
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(3),
      I4 => \^q\(65),
      O => \m_payload_i_reg[69]_3\
    );
\si_wrap_be_next[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0004FF0400"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => \si_wrap_be_next[4]_i_2_n_0\,
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(65),
      I4 => \si_wrap_be_next[4]_i_3_n_0\,
      I5 => \^q\(66),
      O => \m_payload_i_reg[78]_1\
    );
\si_wrap_be_next[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \si_wrap_be_next[4]_i_2_n_0\
    );
\si_wrap_be_next[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004500"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => s_axi_awlen_ii(1),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => s_axi_awlen_ii(3),
      O => \si_wrap_be_next[4]_i_3_n_0\
    );
\si_wrap_be_next[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000020"
    )
        port map (
      I0 => \^q\(65),
      I1 => s_axi_awlen_ii(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => s_axi_awlen_ii(2),
      I5 => \^q\(66),
      O => \m_payload_i_reg[67]_2\
    );
\si_wrap_be_next[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000100"
    )
        port map (
      I0 => \^q\(65),
      I1 => s_axi_awlen_ii(3),
      I2 => s_axi_awlen_ii(1),
      I3 => \si_wrap_be_next[6]_i_2_n_0\,
      I4 => s_axi_awlen_ii(2),
      I5 => \^q\(66),
      O => \m_payload_i_reg[67]_3\
    );
\si_wrap_be_next[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(3),
      O => \si_wrap_be_next[6]_i_2_n_0\
    );
\si_wrap_be_next[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(65),
      I2 => \^q\(66),
      O => \m_payload_i_reg[69]_2\
    );
\si_wrap_be_next[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \si_wrap_be_next[8]_i_2_n_0\,
      I1 => \^q\(65),
      I2 => \^q\(3),
      I3 => s_axi_awlen_ii(1),
      I4 => \^q\(66),
      I5 => \si_wrap_be_next[8]_i_3_n_0\,
      O => \m_payload_i_reg[67]_1\
    );
\si_wrap_be_next[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004404"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => s_axi_awlen_ii(1),
      I4 => \^q\(66),
      O => \si_wrap_be_next[8]_i_2_n_0\
    );
\si_wrap_be_next[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCC4404"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => s_axi_awlen_ii(1),
      I4 => s_axi_awlen_ii(2),
      I5 => s_axi_awlen_ii(3),
      O => \si_wrap_be_next[8]_i_3_n_0\
    );
\si_wrap_be_next[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0050001000"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => \^q\(2),
      I2 => \^q\(65),
      I3 => \^q\(3),
      I4 => s_axi_awlen_ii(1),
      I5 => \^q\(66),
      O => \m_payload_i_reg[78]_0\
    );
\si_wrap_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D001DFF"
    )
        port map (
      I0 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/start\(0),
      I1 => \^q\(67),
      I2 => \^q\(4),
      I3 => load_si_ptr,
      I4 => \si_wrap_cnt_reg[0]\(0),
      O => \m_payload_i_reg[79]_0\(0)
    );
\si_wrap_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(66),
      I4 => \^q\(65),
      I5 => \^q\(2),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/start\(0)
    );
\si_wrap_cnt[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => s_axi_awlen_ii(1),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/start\(1),
      I2 => \^q\(67),
      I3 => \^q\(5),
      O => f_si_wrap_cnt_return(0)
    );
\si_wrap_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(66),
      I4 => \^q\(65),
      I5 => \^q\(3),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/start\(1)
    );
\si_wrap_cnt[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/start\(2),
      I2 => \^q\(67),
      I3 => sr_awaddr(6),
      O => f_si_wrap_cnt_return(1)
    );
\si_wrap_cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \^q\(66),
      I4 => \^q\(65),
      I5 => \^q\(4),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/start\(2)
    );
\si_wrap_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF02A20000"
    )
        port map (
      I0 => s_axi_awlen_ii(3),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/start\(3),
      I2 => \^q\(67),
      I3 => sr_awaddr(7),
      I4 => load_si_ptr,
      I5 => \si_wrap_cnt_reg[3]\,
      O => \m_payload_i_reg[79]_0\(1)
    );
\si_wrap_cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => sr_awaddr(6),
      I3 => \^q\(66),
      I4 => \^q\(65),
      I5 => \^q\(5),
      O => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/start\(3)
    );
\si_wrap_word_next[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A082AA82A08AAA8A"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(65),
      I2 => \^q\(67),
      I3 => \^q\(66),
      I4 => \si_wrap_word_next[0]_i_2_n_0\,
      I5 => s_axi_awlen_ii(3),
      O => \m_payload_i_reg[5]_0\(0)
    );
\si_wrap_word_next[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen_ii(1),
      I1 => \^q\(65),
      I2 => s_axi_awlen_ii(2),
      O => \si_wrap_word_next[0]_i_2_n_0\
    );
\si_wrap_word_next[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA008AAAAAAA8AAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(65),
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(67),
      I4 => \^q\(66),
      I5 => \si_wrap_word_next[1]_i_2_n_0\,
      O => \m_payload_i_reg[5]_0\(1)
    );
\si_wrap_word_next[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => \^q\(65),
      I2 => s_axi_awlen_ii(3),
      O => \si_wrap_word_next[1]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_generic_baseblocks_v2_1_0_command_fifo is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cmd_push_block_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block_reg_0 : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_RTL_ADDR.addr_q_reg[4]_0\ : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cmd_push_block : in STD_LOGIC;
    sr_awvalid : in STD_LOGIC;
    \USE_WRITE.wr_cmd_ready\ : in STD_LOGIC;
    \NO_CMD_QUEUE.cmd_cnt_reg[0]\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    \USE_WRITE.m_axi_awready_i\ : in STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end design_1_auto_us_cc_df_0_generic_baseblocks_v2_1_0_command_fifo;

architecture STRUCTURE of design_1_auto_us_cc_df_0_generic_baseblocks_v2_1_0_command_fifo is
  signal M_READY_I : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][1]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][2]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][3]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_VALID_WRITE.buffer_Full_q\ : STD_LOGIC;
  signal \USE_RTL_VALID_WRITE.buffer_Full_q_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_VALID_WRITE.buffer_Full_q_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_VALID_WRITE.buffer_Full_q_i_3_n_0\ : STD_LOGIC;
  signal \^cmd_push_block_reg\ : STD_LOGIC;
  signal data_Exists_I : STD_LOGIC;
  signal data_Exists_I_i_2_n_0 : STD_LOGIC;
  signal next_Data_Exists : STD_LOGIC;
  signal s_ready_i_i_3_n_0 : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][0]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][1]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][2]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][3]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[1]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[2]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \USE_RTL_ADDR.addr_q[2]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \USE_RTL_ADDR.addr_q[3]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \USE_RTL_ADDR.addr_q[4]_i_3\ : label is "soft_lutpair332";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][0]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name : string;
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][0]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][1]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][1]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][2]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][2]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][2]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][3]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][3]_srl32\ : label is "inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][3]_srl32 ";
  attribute SOFT_HLUTNM of \USE_RTL_VALID_WRITE.buffer_Full_q_i_2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \USE_RTL_VALID_WRITE.buffer_Full_q_i_3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of data_Exists_I_i_2 : label is "soft_lutpair330";
begin
  cmd_push_block_reg <= \^cmd_push_block_reg\;
\NO_CMD_QUEUE.cmd_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0\,
      I2 => \USE_WRITE.wr_cmd_ready\,
      I3 => Q(1),
      O => D(0)
    );
\NO_CMD_QUEUE.cmd_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40F40B"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_ready\,
      I1 => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => D(1)
    );
\NO_CMD_QUEUE.cmd_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000FFBA0045"
    )
        port map (
      I0 => Q(1),
      I1 => \USE_WRITE.wr_cmd_ready\,
      I2 => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0\,
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(2),
      O => D(2)
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_ready\,
      I1 => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0\,
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg[0]\,
      O => E(0)
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \NO_CMD_QUEUE.cmd_cnt[4]_i_4_n_0\,
      I4 => Q(0),
      I5 => Q(2),
      O => D(3)
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0\,
      I1 => \USE_WRITE.wr_cmd_ready\,
      O => \NO_CMD_QUEUE.cmd_cnt[4]_i_4_n_0\
    );
S_AXI_WREADY_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => s_ready_i_i_3_n_0,
      I1 => cmd_push_block,
      I2 => sr_awvalid,
      O => \^cmd_push_block_reg\
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => s_axi_bready,
      I1 => s_axi_bvalid,
      I2 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_n_0\,
      O => M_READY_I
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]_0\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_n_0\,
      Q => s_axi_bid(0),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]_0\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][1]_srl32_n_0\,
      Q => s_axi_bid(1),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]_0\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][2]_srl32_n_0\,
      Q => s_axi_bid(2),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]_0\,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][3]_srl32_n_0\,
      Q => s_axi_bid(3),
      R => SR(0)
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]_0\,
      CE => M_READY_I,
      D => data_Exists_I,
      Q => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_n_0\,
      R => SR(0)
    );
\USE_RTL_ADDR.addr_q[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg\(0),
      O => \USE_RTL_ADDR.addr_q[0]_i_1_n_0\
    );
\USE_RTL_ADDR.addr_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666AAAA59995555"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg\(0),
      I1 => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0\,
      I2 => s_axi_bready,
      I3 => s_axi_bvalid,
      I4 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_n_0\,
      I5 => \USE_RTL_ADDR.addr_q_reg\(1),
      O => \USE_RTL_ADDR.addr_q[1]_i_1_n_0\
    );
\USE_RTL_ADDR.addr_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q[4]_i_3_n_0\,
      I1 => \USE_RTL_ADDR.addr_q_reg\(0),
      I2 => \USE_RTL_ADDR.addr_q_reg\(2),
      I3 => \USE_RTL_ADDR.addr_q_reg\(1),
      O => \USE_RTL_ADDR.addr_q[2]_i_1_n_0\
    );
\USE_RTL_ADDR.addr_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg\(1),
      I1 => \USE_RTL_ADDR.addr_q[4]_i_3_n_0\,
      I2 => \USE_RTL_ADDR.addr_q_reg\(0),
      I3 => \USE_RTL_ADDR.addr_q_reg\(3),
      I4 => \USE_RTL_ADDR.addr_q_reg\(2),
      O => \USE_RTL_ADDR.addr_q[3]_i_1_n_0\
    );
\USE_RTL_ADDR.addr_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0C0C088080808"
    )
        port map (
      I0 => data_Exists_I_i_2_n_0,
      I1 => data_Exists_I,
      I2 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_n_0\,
      I3 => s_axi_bvalid,
      I4 => s_axi_bready,
      I5 => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0\,
      O => \USE_RTL_ADDR.addr_q\
    );
\USE_RTL_ADDR.addr_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg\(4),
      I1 => \USE_RTL_ADDR.addr_q_reg\(3),
      I2 => \USE_RTL_ADDR.addr_q_reg\(1),
      I3 => \USE_RTL_ADDR.addr_q[4]_i_3_n_0\,
      I4 => \USE_RTL_ADDR.addr_q_reg\(0),
      I5 => \USE_RTL_ADDR.addr_q_reg\(2),
      O => \USE_RTL_ADDR.addr_q[4]_i_2_n_0\
    );
\USE_RTL_ADDR.addr_q[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0\,
      I1 => s_axi_bready,
      I2 => s_axi_bvalid,
      I3 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_n_0\,
      O => \USE_RTL_ADDR.addr_q[4]_i_3_n_0\
    );
\USE_RTL_ADDR.addr_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]_0\,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[0]_i_1_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg\(0),
      R => SR(0)
    );
\USE_RTL_ADDR.addr_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]_0\,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[1]_i_1_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg\(1),
      R => SR(0)
    );
\USE_RTL_ADDR.addr_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]_0\,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[2]_i_1_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg\(2),
      R => SR(0)
    );
\USE_RTL_ADDR.addr_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]_0\,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[3]_i_1_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg\(3),
      R => SR(0)
    );
\USE_RTL_ADDR.addr_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]_0\,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[4]_i_2_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg\(4),
      R => SR(0)
    );
\USE_RTL_FIFO.data_srl_reg[31][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg\(4 downto 0),
      CE => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0\,
      CLK => \USE_RTL_ADDR.addr_q_reg[4]_0\,
      D => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[3]_0\(0),
      Q => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][0]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmd_push_block,
      I1 => \^cmd_push_block_reg\,
      O => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg\(4 downto 0),
      CE => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0\,
      CLK => \USE_RTL_ADDR.addr_q_reg[4]_0\,
      D => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[3]_0\(1),
      Q => \USE_RTL_FIFO.data_srl_reg[31][1]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][1]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg\(4 downto 0),
      CE => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0\,
      CLK => \USE_RTL_ADDR.addr_q_reg[4]_0\,
      D => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[3]_0\(2),
      Q => \USE_RTL_FIFO.data_srl_reg[31][2]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][2]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg\(4 downto 0),
      CE => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0\,
      CLK => \USE_RTL_ADDR.addr_q_reg[4]_0\,
      D => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[3]_0\(3),
      Q => \USE_RTL_FIFO.data_srl_reg[31][3]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][3]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_VALID_WRITE.buffer_Full_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF4000"
    )
        port map (
      I0 => \USE_RTL_VALID_WRITE.buffer_Full_q_i_2_n_0\,
      I1 => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0\,
      I2 => \USE_RTL_VALID_WRITE.buffer_Full_q_i_3_n_0\,
      I3 => data_Exists_I,
      I4 => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      O => \USE_RTL_VALID_WRITE.buffer_Full_q_i_1_n_0\
    );
\USE_RTL_VALID_WRITE.buffer_Full_q_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg\(3),
      I1 => \USE_RTL_ADDR.addr_q_reg\(2),
      I2 => \USE_RTL_ADDR.addr_q_reg\(4),
      I3 => \USE_RTL_ADDR.addr_q_reg\(0),
      I4 => \USE_RTL_ADDR.addr_q_reg\(1),
      O => \USE_RTL_VALID_WRITE.buffer_Full_q_i_2_n_0\
    );
\USE_RTL_VALID_WRITE.buffer_Full_q_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_n_0\,
      I1 => s_axi_bvalid,
      I2 => s_axi_bready,
      O => \USE_RTL_VALID_WRITE.buffer_Full_q_i_3_n_0\
    );
\USE_RTL_VALID_WRITE.buffer_Full_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]_0\,
      CE => '1',
      D => \USE_RTL_VALID_WRITE.buffer_Full_q_i_1_n_0\,
      Q => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      R => SR(0)
    );
data_Exists_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFF007000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => s_axi_bvalid,
      I2 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_n_0\,
      I3 => data_Exists_I,
      I4 => data_Exists_I_i_2_n_0,
      I5 => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0\,
      O => next_Data_Exists
    );
data_Exists_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg\(2),
      I1 => \USE_RTL_ADDR.addr_q_reg\(1),
      I2 => \USE_RTL_ADDR.addr_q_reg\(3),
      I3 => \USE_RTL_ADDR.addr_q_reg\(0),
      I4 => \USE_RTL_ADDR.addr_q_reg\(4),
      O => data_Exists_I_i_2_n_0
    );
data_Exists_I_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]_0\,
      CE => '1',
      D => next_Data_Exists,
      Q => data_Exists_I,
      R => SR(0)
    );
s_ready_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => s_ready_i_i_3_n_0,
      I1 => cmd_push_block,
      I2 => s_ready_i_reg,
      I3 => \USE_WRITE.m_axi_awready_i\,
      O => cmd_push_block_reg_0
    );
s_ready_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      O => s_ready_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of design_1_auto_us_cc_df_0_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_auto_us_cc_df_0_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_1_auto_us_cc_df_0_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of design_1_auto_us_cc_df_0_xpm_cdc_async_rst : entity is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of design_1_auto_us_cc_df_0_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of design_1_auto_us_cc_df_0_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_auto_us_cc_df_0_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_auto_us_cc_df_0_xpm_cdc_async_rst : entity is "ASYNC_RST";
end design_1_auto_us_cc_df_0_xpm_cdc_async_rst;

architecture STRUCTURE of design_1_auto_us_cc_df_0_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__10\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__10\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__10\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__10\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__10\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__10\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__10\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__10\ : entity is "ASYNC_RST";
end \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__10\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__10\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__11\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__11\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__11\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__11\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__11\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__11\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__11\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__11\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__11\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__11\ : entity is "ASYNC_RST";
end \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__11\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__11\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__12\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__12\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__12\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__12\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__12\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__12\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__12\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__12\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__12\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__12\ : entity is "ASYNC_RST";
end \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__12\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__12\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__4\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__4\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__4\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__4\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__4\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__4\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__4\ : entity is "ASYNC_RST";
end \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__4\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__4\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__5\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__5\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__5\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__5\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__5\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__5\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__5\ : entity is "ASYNC_RST";
end \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__5\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__5\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__6\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__6\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__6\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__6\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__6\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__6\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__6\ : entity is "ASYNC_RST";
end \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__6\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__6\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__7\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__7\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__7\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__7\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__7\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__7\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__7\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__7\ : entity is "ASYNC_RST";
end \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__7\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__7\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__8\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__8\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__8\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__8\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__8\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__8\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__8\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__8\ : entity is "ASYNC_RST";
end \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__8\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__8\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__9\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__9\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__9\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__9\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__9\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__9\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__9\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__9\ : entity is "ASYNC_RST";
end \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__9\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_async_rst__9\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_auto_us_cc_df_0_xpm_cdc_gray : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_1_auto_us_cc_df_0_xpm_cdc_gray : entity is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of design_1_auto_us_cc_df_0_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_auto_us_cc_df_0_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of design_1_auto_us_cc_df_0_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_auto_us_cc_df_0_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of design_1_auto_us_cc_df_0_xpm_cdc_gray : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_auto_us_cc_df_0_xpm_cdc_gray : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_auto_us_cc_df_0_xpm_cdc_gray : entity is "GRAY";
end design_1_auto_us_cc_df_0_xpm_cdc_gray;

architecture STRUCTURE of design_1_auto_us_cc_df_0_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair11";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_gray__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__10\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_gray__10\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_1_auto_us_cc_df_0_xpm_cdc_gray__10\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__10\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_gray__10\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_auto_us_cc_df_0_xpm_cdc_gray__10\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_gray__10\ : entity is "GRAY";
end \design_1_auto_us_cc_df_0_xpm_cdc_gray__10\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__10\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair78";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_gray__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__11\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__11\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_gray__11\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_1_auto_us_cc_df_0_xpm_cdc_gray__11\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__11\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__11\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_gray__11\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_auto_us_cc_df_0_xpm_cdc_gray__11\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__11\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_gray__11\ : entity is "GRAY";
end \design_1_auto_us_cc_df_0_xpm_cdc_gray__11\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__11\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair80";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_gray__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__12\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__12\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_gray__12\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_1_auto_us_cc_df_0_xpm_cdc_gray__12\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__12\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__12\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_gray__12\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_auto_us_cc_df_0_xpm_cdc_gray__12\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__12\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_gray__12\ : entity is "GRAY";
end \design_1_auto_us_cc_df_0_xpm_cdc_gray__12\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__12\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair1";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_gray__13\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__13\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__13\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_gray__13\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_1_auto_us_cc_df_0_xpm_cdc_gray__13\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__13\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__13\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_gray__13\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_auto_us_cc_df_0_xpm_cdc_gray__13\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__13\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_gray__13\ : entity is "GRAY";
end \design_1_auto_us_cc_df_0_xpm_cdc_gray__13\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__13\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair3";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_gray__14\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__14\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__14\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_gray__14\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_1_auto_us_cc_df_0_xpm_cdc_gray__14\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__14\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__14\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_gray__14\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_auto_us_cc_df_0_xpm_cdc_gray__14\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__14\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_gray__14\ : entity is "GRAY";
end \design_1_auto_us_cc_df_0_xpm_cdc_gray__14\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__14\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair9";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_gray__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__8\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_gray__8\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_1_auto_us_cc_df_0_xpm_cdc_gray__8\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__8\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_gray__8\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_auto_us_cc_df_0_xpm_cdc_gray__8\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_gray__8\ : entity is "GRAY";
end \design_1_auto_us_cc_df_0_xpm_cdc_gray__8\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__8\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair70";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_gray__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__9\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_gray__9\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_1_auto_us_cc_df_0_xpm_cdc_gray__9\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__9\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_gray__9\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_auto_us_cc_df_0_xpm_cdc_gray__9\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_gray__9\ : entity is "GRAY";
end \design_1_auto_us_cc_df_0_xpm_cdc_gray__9\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__9\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair72";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2\ : entity is "GRAY";
end \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair31";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => binval(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => binval(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => binval(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => binval(7)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2__2\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2__2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2__2\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2__2\ : entity is "GRAY";
end \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2__2\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair27";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => binval(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => binval(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => binval(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => binval(7)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_auto_us_cc_df_0_xpm_cdc_single : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_1_auto_us_cc_df_0_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_auto_us_cc_df_0_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of design_1_auto_us_cc_df_0_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_auto_us_cc_df_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_auto_us_cc_df_0_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_auto_us_cc_df_0_xpm_cdc_single : entity is "SINGLE";
end design_1_auto_us_cc_df_0_xpm_cdc_single;

architecture STRUCTURE of design_1_auto_us_cc_df_0_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_single__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__10\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_single__10\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_single__10\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_auto_us_cc_df_0_xpm_cdc_single__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_single__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_single__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_single__10\ : entity is "SINGLE";
end \design_1_auto_us_cc_df_0_xpm_cdc_single__10\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_single__10\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_single__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__11\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__11\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_single__11\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_single__11\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_auto_us_cc_df_0_xpm_cdc_single__11\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_single__11\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_single__11\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_single__11\ : entity is "SINGLE";
end \design_1_auto_us_cc_df_0_xpm_cdc_single__11\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_single__11\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_single__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__12\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__12\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_single__12\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_single__12\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_auto_us_cc_df_0_xpm_cdc_single__12\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_single__12\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_single__12\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_single__12\ : entity is "SINGLE";
end \design_1_auto_us_cc_df_0_xpm_cdc_single__12\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_single__12\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_single__13\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__13\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__13\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_single__13\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_single__13\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_auto_us_cc_df_0_xpm_cdc_single__13\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_single__13\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_single__13\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_single__13\ : entity is "SINGLE";
end \design_1_auto_us_cc_df_0_xpm_cdc_single__13\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_single__13\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_single__14\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__14\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__14\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_single__14\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_single__14\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_auto_us_cc_df_0_xpm_cdc_single__14\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_single__14\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_single__14\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_single__14\ : entity is "SINGLE";
end \design_1_auto_us_cc_df_0_xpm_cdc_single__14\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_single__14\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_single__15\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__15\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__15\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_single__15\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_single__15\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_auto_us_cc_df_0_xpm_cdc_single__15\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_single__15\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_single__15\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_single__15\ : entity is "SINGLE";
end \design_1_auto_us_cc_df_0_xpm_cdc_single__15\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_single__15\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_single__16\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__16\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_single__16\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_single__16\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_auto_us_cc_df_0_xpm_cdc_single__16\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_single__16\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_single__16\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_single__16\ : entity is "SINGLE";
end \design_1_auto_us_cc_df_0_xpm_cdc_single__16\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_single__16\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_single__17\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__17\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_single__17\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_single__17\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_auto_us_cc_df_0_xpm_cdc_single__17\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_single__17\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_single__17\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_single__17\ : entity is "SINGLE";
end \design_1_auto_us_cc_df_0_xpm_cdc_single__17\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_single__17\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_single__18\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__18\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_single__18\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_single__18\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_auto_us_cc_df_0_xpm_cdc_single__18\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_single__18\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_single__18\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_single__18\ : entity is "SINGLE";
end \design_1_auto_us_cc_df_0_xpm_cdc_single__18\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_single__18\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2\ : entity is "SINGLE";
end \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2__2\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2__2\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2__2\ : entity is "SINGLE";
end \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2__2\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2__2\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => dina(34 downto 27),
      DIADI(23 downto 16) => dina(25 downto 18),
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 24) => dina(70 downto 63),
      DIBDI(23 downto 16) => dina(61 downto 54),
      DIBDI(15 downto 8) => dina(52 downto 45),
      DIBDI(7 downto 0) => dina(43 downto 36),
      DIPADIP(3) => dina(35),
      DIPADIP(2) => dina(26),
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3) => dina(71),
      DIPBDIP(2) => dina(62),
      DIPBDIP(1) => dina(53),
      DIPBDIP(0) => dina(44),
      DOADO(31 downto 24) => doutb(34 downto 27),
      DOADO(23 downto 16) => doutb(25 downto 18),
      DOADO(15 downto 8) => doutb(16 downto 9),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(31 downto 24) => doutb(70 downto 63),
      DOBDO(23 downto 16) => doutb(61 downto 54),
      DOBDO(15 downto 8) => doutb(52 downto 45),
      DOBDO(7 downto 0) => doutb(43 downto 36),
      DOPADOP(3) => doutb(35),
      DOPADOP(2) => doutb(26),
      DOPADOP(1) => doutb(17),
      DOPADOP(0) => doutb(8),
      DOPBDOP(3) => doutb(71),
      DOPBDOP(2) => doutb(62),
      DOPBDOP(1) => doutb(53),
      DOPBDOP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => dina(34 downto 27),
      DIADI(23 downto 16) => dina(25 downto 18),
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 24) => dina(70 downto 63),
      DIBDI(23 downto 16) => dina(61 downto 54),
      DIBDI(15 downto 8) => dina(52 downto 45),
      DIBDI(7 downto 0) => dina(43 downto 36),
      DIPADIP(3) => dina(35),
      DIPADIP(2) => dina(26),
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3) => dina(71),
      DIPBDIP(2) => dina(62),
      DIPBDIP(1) => dina(53),
      DIPBDIP(0) => dina(44),
      DOADO(31 downto 24) => doutb(34 downto 27),
      DOADO(23 downto 16) => doutb(25 downto 18),
      DOADO(15 downto 8) => doutb(16 downto 9),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(31 downto 24) => doutb(70 downto 63),
      DOBDO(23 downto 16) => doutb(61 downto 54),
      DOBDO(15 downto 8) => doutb(52 downto 45),
      DOBDO(7 downto 0) => doutb(43 downto 36),
      DOPADOP(3) => doutb(35),
      DOPADOP(2) => doutb(26),
      DOPADOP(1) => doutb(17),
      DOPADOP(0) => doutb(8),
      DOPBDOP(3) => doutb(71),
      DOPBDOP(2) => doutb(62),
      DOPBDOP(1) => doutb(53),
      DOPBDOP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => dina(34 downto 27),
      DIADI(23 downto 16) => dina(25 downto 18),
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 24) => dina(70 downto 63),
      DIBDI(23 downto 16) => dina(61 downto 54),
      DIBDI(15 downto 8) => dina(52 downto 45),
      DIBDI(7 downto 0) => dina(43 downto 36),
      DIPADIP(3) => dina(35),
      DIPADIP(2) => dina(26),
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3) => dina(71),
      DIPBDIP(2) => dina(62),
      DIPBDIP(1) => dina(53),
      DIPBDIP(0) => dina(44),
      DOADO(31 downto 24) => doutb(34 downto 27),
      DOADO(23 downto 16) => doutb(25 downto 18),
      DOADO(15 downto 8) => doutb(16 downto 9),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(31 downto 24) => doutb(70 downto 63),
      DOBDO(23 downto 16) => doutb(61 downto 54),
      DOBDO(15 downto 8) => doutb(52 downto 45),
      DOBDO(7 downto 0) => doutb(43 downto 36),
      DOPADOP(3) => doutb(35),
      DOPADOP(2) => doutb(26),
      DOPADOP(1) => doutb(17),
      DOPADOP(0) => doutb(8),
      DOPBDOP(3) => doutb(71),
      DOPBDOP(2) => doutb(62),
      DOPBDOP(1) => doutb(53),
      DOPBDOP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => dina(34 downto 27),
      DIADI(23 downto 16) => dina(25 downto 18),
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 24) => dina(70 downto 63),
      DIBDI(23 downto 16) => dina(61 downto 54),
      DIBDI(15 downto 8) => dina(52 downto 45),
      DIBDI(7 downto 0) => dina(43 downto 36),
      DIPADIP(3) => dina(35),
      DIPADIP(2) => dina(26),
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3) => dina(71),
      DIPBDIP(2) => dina(62),
      DIPBDIP(1) => dina(53),
      DIPBDIP(0) => dina(44),
      DOADO(31 downto 24) => doutb(34 downto 27),
      DOADO(23 downto 16) => doutb(25 downto 18),
      DOADO(15 downto 8) => doutb(16 downto 9),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(31 downto 24) => doutb(70 downto 63),
      DOBDO(23 downto 16) => doutb(61 downto 54),
      DOBDO(15 downto 8) => doutb(52 downto 45),
      DOBDO(7 downto 0) => doutb(43 downto 36),
      DOPADOP(3) => doutb(35),
      DOPADOP(2) => doutb(26),
      DOPADOP(1) => doutb(17),
      DOPADOP(0) => doutb(8),
      DOPBDOP(3) => doutb(71),
      DOPBDOP(2) => doutb(62),
      DOPBDOP(1) => doutb(53),
      DOPBDOP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => dina(34 downto 27),
      DIADI(23 downto 16) => dina(25 downto 18),
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 24) => dina(70 downto 63),
      DIBDI(23 downto 16) => dina(61 downto 54),
      DIBDI(15 downto 8) => dina(52 downto 45),
      DIBDI(7 downto 0) => dina(43 downto 36),
      DIPADIP(3) => dina(35),
      DIPADIP(2) => dina(26),
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3) => dina(71),
      DIPBDIP(2) => dina(62),
      DIPBDIP(1) => dina(53),
      DIPBDIP(0) => dina(44),
      DOADO(31 downto 24) => doutb(34 downto 27),
      DOADO(23 downto 16) => doutb(25 downto 18),
      DOADO(15 downto 8) => doutb(16 downto 9),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(31 downto 24) => doutb(70 downto 63),
      DOBDO(23 downto 16) => doutb(61 downto 54),
      DOBDO(15 downto 8) => doutb(52 downto 45),
      DOBDO(7 downto 0) => doutb(43 downto 36),
      DOPADOP(3) => doutb(35),
      DOPADOP(2) => doutb(26),
      DOPADOP(1) => doutb(17),
      DOPADOP(0) => doutb(8),
      DOPBDOP(3) => doutb(71),
      DOPBDOP(2) => doutb(62),
      DOPBDOP(1) => doutb(53),
      DOPBDOP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => dina(34 downto 27),
      DIADI(23 downto 16) => dina(25 downto 18),
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 24) => dina(70 downto 63),
      DIBDI(23 downto 16) => dina(61 downto 54),
      DIBDI(15 downto 8) => dina(52 downto 45),
      DIBDI(7 downto 0) => dina(43 downto 36),
      DIPADIP(3) => dina(35),
      DIPADIP(2) => dina(26),
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3) => dina(71),
      DIPBDIP(2) => dina(62),
      DIPBDIP(1) => dina(53),
      DIPBDIP(0) => dina(44),
      DOADO(31 downto 24) => doutb(34 downto 27),
      DOADO(23 downto 16) => doutb(25 downto 18),
      DOADO(15 downto 8) => doutb(16 downto 9),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(31 downto 24) => doutb(70 downto 63),
      DOBDO(23 downto 16) => doutb(61 downto 54),
      DOBDO(15 downto 8) => doutb(52 downto 45),
      DOBDO(7 downto 0) => doutb(43 downto 36),
      DOPADOP(3) => doutb(35),
      DOPADOP(2) => doutb(26),
      DOPADOP(1) => doutb(17),
      DOPADOP(0) => doutb(8),
      DOPBDOP(3) => doutb(71),
      DOPBDOP(2) => doutb(62),
      DOPBDOP(1) => doutb(53),
      DOPBDOP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => dina(34 downto 27),
      DIADI(23 downto 16) => dina(25 downto 18),
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 24) => dina(70 downto 63),
      DIBDI(23 downto 16) => dina(61 downto 54),
      DIBDI(15 downto 8) => dina(52 downto 45),
      DIBDI(7 downto 0) => dina(43 downto 36),
      DIPADIP(3) => dina(35),
      DIPADIP(2) => dina(26),
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3) => dina(71),
      DIPBDIP(2) => dina(62),
      DIPBDIP(1) => dina(53),
      DIPBDIP(0) => dina(44),
      DOADO(31 downto 24) => doutb(34 downto 27),
      DOADO(23 downto 16) => doutb(25 downto 18),
      DOADO(15 downto 8) => doutb(16 downto 9),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(31 downto 24) => doutb(70 downto 63),
      DOBDO(23 downto 16) => doutb(61 downto 54),
      DOBDO(15 downto 8) => doutb(52 downto 45),
      DOBDO(7 downto 0) => doutb(43 downto 36),
      DOPADOP(3) => doutb(35),
      DOPADOP(2) => doutb(26),
      DOPADOP(1) => doutb(17),
      DOPADOP(0) => doutb(8),
      DOPBDOP(3) => doutb(71),
      DOPBDOP(2) => doutb(62),
      DOPBDOP(1) => doutb(53),
      DOPBDOP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => dina(34 downto 27),
      DIADI(23 downto 16) => dina(25 downto 18),
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 24) => dina(70 downto 63),
      DIBDI(23 downto 16) => dina(61 downto 54),
      DIBDI(15 downto 8) => dina(52 downto 45),
      DIBDI(7 downto 0) => dina(43 downto 36),
      DIPADIP(3) => dina(35),
      DIPADIP(2) => dina(26),
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3) => dina(71),
      DIPBDIP(2) => dina(62),
      DIPBDIP(1) => dina(53),
      DIPBDIP(0) => dina(44),
      DOADO(31 downto 24) => doutb(34 downto 27),
      DOADO(23 downto 16) => doutb(25 downto 18),
      DOADO(15 downto 8) => doutb(16 downto 9),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(31 downto 24) => doutb(70 downto 63),
      DOBDO(23 downto 16) => doutb(61 downto 54),
      DOBDO(15 downto 8) => doutb(52 downto 45),
      DOBDO(7 downto 0) => doutb(43 downto 36),
      DOPADOP(3) => doutb(35),
      DOPADOP(2) => doutb(26),
      DOPADOP(1) => doutb(17),
      DOPADOP(0) => doutb(8),
      DOPBDOP(3) => doutb(71),
      DOPBDOP(2) => doutb(62),
      DOPBDOP(1) => doutb(53),
      DOPBDOP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_compare__parameterized0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    comp2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_compare__parameterized0\ : entity is "compare";
end \design_1_auto_us_cc_df_0_compare__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_compare__parameterized0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
ram_full_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => comp1,
      I1 => wr_en,
      I2 => \out\,
      I3 => comp2,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_compare__parameterized0_5\ is
  port (
    comp2 : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_compare__parameterized0_5\ : entity is "compare";
end \design_1_auto_us_cc_df_0_compare__parameterized0_5\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_compare__parameterized0_5\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_compare__parameterized0_7\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_compare__parameterized0_7\ : entity is "compare";
end \design_1_auto_us_cc_df_0_compare__parameterized0_7\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_compare__parameterized0_7\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_fb_i_reg_0(0)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBAAAAAAAA"
    )
        port map (
      I0 => comp0,
      I1 => \out\,
      I2 => rd_en,
      I3 => ram_empty_fb_i_reg_1(1),
      I4 => ram_empty_fb_i_reg_1(0),
      I5 => comp1,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_compare__parameterized0_8\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_compare__parameterized0_8\ : entity is "compare";
end \design_1_auto_us_cc_df_0_compare__parameterized0_8\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_compare__parameterized0_8\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_fb_i_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_dmem__parameterized0\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 98 downto 0 );
    s_aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 98 downto 0 );
    \gpr1.dout_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_dmem__parameterized0\ : entity is "dmem";
end \design_1_auto_us_cc_df_0_dmem__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_dmem__parameterized0\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 98 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_72_77_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_78_83_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_84_89_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_90_95_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_96_98_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_96_98_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_96_98_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_31_0_5 : label is 3168;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_31_0_5 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_12_17 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_12_17 : label is 3168;
  attribute RTL_RAM_NAME of RAM_reg_0_31_12_17 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_12_17 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_12_17 : label is 31;
  attribute ram_offset of RAM_reg_0_31_12_17 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_12_17 : label is 12;
  attribute ram_slice_end of RAM_reg_0_31_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_18_23 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_18_23 : label is 3168;
  attribute RTL_RAM_NAME of RAM_reg_0_31_18_23 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_18_23 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_18_23 : label is 31;
  attribute ram_offset of RAM_reg_0_31_18_23 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_18_23 : label is 18;
  attribute ram_slice_end of RAM_reg_0_31_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_24_29 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_24_29 : label is 3168;
  attribute RTL_RAM_NAME of RAM_reg_0_31_24_29 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_24_29 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_24_29 : label is 31;
  attribute ram_offset of RAM_reg_0_31_24_29 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_24_29 : label is 24;
  attribute ram_slice_end of RAM_reg_0_31_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_30_35 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_30_35 : label is 3168;
  attribute RTL_RAM_NAME of RAM_reg_0_31_30_35 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_30_35 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_30_35 : label is 31;
  attribute ram_offset of RAM_reg_0_31_30_35 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_30_35 : label is 30;
  attribute ram_slice_end of RAM_reg_0_31_30_35 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_36_41 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_36_41 : label is 3168;
  attribute RTL_RAM_NAME of RAM_reg_0_31_36_41 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_36_41 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_36_41 : label is 31;
  attribute ram_offset of RAM_reg_0_31_36_41 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_36_41 : label is 36;
  attribute ram_slice_end of RAM_reg_0_31_36_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_42_47 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_42_47 : label is 3168;
  attribute RTL_RAM_NAME of RAM_reg_0_31_42_47 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_42_47 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_42_47 : label is 31;
  attribute ram_offset of RAM_reg_0_31_42_47 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_42_47 : label is 42;
  attribute ram_slice_end of RAM_reg_0_31_42_47 : label is 47;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_48_53 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_48_53 : label is 3168;
  attribute RTL_RAM_NAME of RAM_reg_0_31_48_53 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_48_53 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_48_53 : label is 31;
  attribute ram_offset of RAM_reg_0_31_48_53 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_48_53 : label is 48;
  attribute ram_slice_end of RAM_reg_0_31_48_53 : label is 53;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_54_59 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_54_59 : label is 3168;
  attribute RTL_RAM_NAME of RAM_reg_0_31_54_59 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_54_59 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_54_59 : label is 31;
  attribute ram_offset of RAM_reg_0_31_54_59 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_54_59 : label is 54;
  attribute ram_slice_end of RAM_reg_0_31_54_59 : label is 59;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_60_65 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_60_65 : label is 3168;
  attribute RTL_RAM_NAME of RAM_reg_0_31_60_65 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_60_65 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_60_65 : label is 31;
  attribute ram_offset of RAM_reg_0_31_60_65 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_60_65 : label is 60;
  attribute ram_slice_end of RAM_reg_0_31_60_65 : label is 65;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_66_71 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_66_71 : label is 3168;
  attribute RTL_RAM_NAME of RAM_reg_0_31_66_71 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_66_71 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_66_71 : label is 31;
  attribute ram_offset of RAM_reg_0_31_66_71 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_66_71 : label is 66;
  attribute ram_slice_end of RAM_reg_0_31_66_71 : label is 71;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_6_11 : label is 3168;
  attribute RTL_RAM_NAME of RAM_reg_0_31_6_11 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_6_11 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_6_11 : label is 31;
  attribute ram_offset of RAM_reg_0_31_6_11 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_6_11 : label is 6;
  attribute ram_slice_end of RAM_reg_0_31_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_72_77 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_72_77 : label is 3168;
  attribute RTL_RAM_NAME of RAM_reg_0_31_72_77 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_72_77 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_72_77 : label is 31;
  attribute ram_offset of RAM_reg_0_31_72_77 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_72_77 : label is 72;
  attribute ram_slice_end of RAM_reg_0_31_72_77 : label is 77;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_78_83 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_78_83 : label is 3168;
  attribute RTL_RAM_NAME of RAM_reg_0_31_78_83 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_78_83 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_78_83 : label is 31;
  attribute ram_offset of RAM_reg_0_31_78_83 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_78_83 : label is 78;
  attribute ram_slice_end of RAM_reg_0_31_78_83 : label is 83;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_84_89 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_84_89 : label is 3168;
  attribute RTL_RAM_NAME of RAM_reg_0_31_84_89 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_84_89 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_84_89 : label is 31;
  attribute ram_offset of RAM_reg_0_31_84_89 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_84_89 : label is 84;
  attribute ram_slice_end of RAM_reg_0_31_84_89 : label is 89;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_90_95 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_90_95 : label is 3168;
  attribute RTL_RAM_NAME of RAM_reg_0_31_90_95 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_90_95 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_90_95 : label is 31;
  attribute ram_offset of RAM_reg_0_31_90_95 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_90_95 : label is 90;
  attribute ram_slice_end of RAM_reg_0_31_90_95 : label is 95;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_96_98 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_96_98 : label is 3168;
  attribute RTL_RAM_NAME of RAM_reg_0_31_96_98 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_96_98 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_96_98 : label is 31;
  attribute ram_offset of RAM_reg_0_31_96_98 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_96_98 : label is 96;
  attribute ram_slice_end of RAM_reg_0_31_96_98 : label is 98;
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(1 downto 0),
      DIB(1 downto 0) => DI(3 downto 2),
      DIC(1 downto 0) => DI(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(13 downto 12),
      DIB(1 downto 0) => DI(15 downto 14),
      DIC(1 downto 0) => DI(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(13 downto 12),
      DOB(1 downto 0) => p_0_out(15 downto 14),
      DOC(1 downto 0) => p_0_out(17 downto 16),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(19 downto 18),
      DIB(1 downto 0) => DI(21 downto 20),
      DIC(1 downto 0) => DI(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(19 downto 18),
      DOB(1 downto 0) => p_0_out(21 downto 20),
      DOC(1 downto 0) => p_0_out(23 downto 22),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(25 downto 24),
      DIB(1 downto 0) => DI(27 downto 26),
      DIC(1 downto 0) => DI(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(25 downto 24),
      DOB(1 downto 0) => p_0_out(27 downto 26),
      DOC(1 downto 0) => p_0_out(29 downto 28),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(31 downto 30),
      DIB(1 downto 0) => DI(33 downto 32),
      DIC(1 downto 0) => DI(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(31 downto 30),
      DOB(1 downto 0) => p_0_out(33 downto 32),
      DOC(1 downto 0) => p_0_out(35 downto 34),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(37 downto 36),
      DIB(1 downto 0) => DI(39 downto 38),
      DIC(1 downto 0) => DI(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(37 downto 36),
      DOB(1 downto 0) => p_0_out(39 downto 38),
      DOC(1 downto 0) => p_0_out(41 downto 40),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(43 downto 42),
      DIB(1 downto 0) => DI(45 downto 44),
      DIC(1 downto 0) => DI(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(43 downto 42),
      DOB(1 downto 0) => p_0_out(45 downto 44),
      DOC(1 downto 0) => p_0_out(47 downto 46),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(49 downto 48),
      DIB(1 downto 0) => DI(51 downto 50),
      DIC(1 downto 0) => DI(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(49 downto 48),
      DOB(1 downto 0) => p_0_out(51 downto 50),
      DOC(1 downto 0) => p_0_out(53 downto 52),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(55 downto 54),
      DIB(1 downto 0) => DI(57 downto 56),
      DIC(1 downto 0) => DI(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(55 downto 54),
      DOB(1 downto 0) => p_0_out(57 downto 56),
      DOC(1 downto 0) => p_0_out(59 downto 58),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(61 downto 60),
      DIB(1 downto 0) => DI(63 downto 62),
      DIC(1 downto 0) => DI(65 downto 64),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(61 downto 60),
      DOB(1 downto 0) => p_0_out(63 downto 62),
      DOC(1 downto 0) => p_0_out(65 downto 64),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(67 downto 66),
      DIB(1 downto 0) => DI(69 downto 68),
      DIC(1 downto 0) => DI(71 downto 70),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(67 downto 66),
      DOB(1 downto 0) => p_0_out(69 downto 68),
      DOC(1 downto 0) => p_0_out(71 downto 70),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(7 downto 6),
      DIB(1 downto 0) => DI(9 downto 8),
      DIC(1 downto 0) => DI(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => p_0_out(9 downto 8),
      DOC(1 downto 0) => p_0_out(11 downto 10),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_72_77: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(73 downto 72),
      DIB(1 downto 0) => DI(75 downto 74),
      DIC(1 downto 0) => DI(77 downto 76),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(73 downto 72),
      DOB(1 downto 0) => p_0_out(75 downto 74),
      DOC(1 downto 0) => p_0_out(77 downto 76),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_72_77_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_78_83: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(79 downto 78),
      DIB(1 downto 0) => DI(81 downto 80),
      DIC(1 downto 0) => DI(83 downto 82),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(79 downto 78),
      DOB(1 downto 0) => p_0_out(81 downto 80),
      DOC(1 downto 0) => p_0_out(83 downto 82),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_78_83_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_84_89: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(85 downto 84),
      DIB(1 downto 0) => DI(87 downto 86),
      DIC(1 downto 0) => DI(89 downto 88),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(85 downto 84),
      DOB(1 downto 0) => p_0_out(87 downto 86),
      DOC(1 downto 0) => p_0_out(89 downto 88),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_84_89_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_90_95: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(91 downto 90),
      DIB(1 downto 0) => DI(93 downto 92),
      DIC(1 downto 0) => DI(95 downto 94),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(91 downto 90),
      DOB(1 downto 0) => p_0_out(93 downto 92),
      DOC(1 downto 0) => p_0_out(95 downto 94),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_90_95_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_96_98: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(97 downto 96),
      DIB(1) => '0',
      DIB(0) => DI(98),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(97 downto 96),
      DOB(1) => NLW_RAM_reg_0_31_96_98_DOB_UNCONNECTED(1),
      DOB(0) => p_0_out(98),
      DOC(1 downto 0) => NLW_RAM_reg_0_31_96_98_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_96_98_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(0),
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(10),
      Q => dout_i(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(11),
      Q => dout_i(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(12),
      Q => dout_i(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(13),
      Q => dout_i(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(14),
      Q => dout_i(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(15),
      Q => dout_i(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(16),
      Q => dout_i(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(17),
      Q => dout_i(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(18),
      Q => dout_i(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(19),
      Q => dout_i(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(1),
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(20),
      Q => dout_i(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(21),
      Q => dout_i(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(22),
      Q => dout_i(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(23),
      Q => dout_i(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(24),
      Q => dout_i(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(25),
      Q => dout_i(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(26),
      Q => dout_i(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(27),
      Q => dout_i(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(28),
      Q => dout_i(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(29),
      Q => dout_i(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(2),
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(30),
      Q => dout_i(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(31),
      Q => dout_i(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(32),
      Q => dout_i(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(33),
      Q => dout_i(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(34),
      Q => dout_i(34),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(35),
      Q => dout_i(35),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(36),
      Q => dout_i(36),
      R => '0'
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(37),
      Q => dout_i(37),
      R => '0'
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(38),
      Q => dout_i(38),
      R => '0'
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(39),
      Q => dout_i(39),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(3),
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(40),
      Q => dout_i(40),
      R => '0'
    );
\gpr1.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(41),
      Q => dout_i(41),
      R => '0'
    );
\gpr1.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(42),
      Q => dout_i(42),
      R => '0'
    );
\gpr1.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(43),
      Q => dout_i(43),
      R => '0'
    );
\gpr1.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(44),
      Q => dout_i(44),
      R => '0'
    );
\gpr1.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(45),
      Q => dout_i(45),
      R => '0'
    );
\gpr1.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(46),
      Q => dout_i(46),
      R => '0'
    );
\gpr1.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(47),
      Q => dout_i(47),
      R => '0'
    );
\gpr1.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(48),
      Q => dout_i(48),
      R => '0'
    );
\gpr1.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(49),
      Q => dout_i(49),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(4),
      Q => dout_i(4),
      R => '0'
    );
\gpr1.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(50),
      Q => dout_i(50),
      R => '0'
    );
\gpr1.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(51),
      Q => dout_i(51),
      R => '0'
    );
\gpr1.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(52),
      Q => dout_i(52),
      R => '0'
    );
\gpr1.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(53),
      Q => dout_i(53),
      R => '0'
    );
\gpr1.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(54),
      Q => dout_i(54),
      R => '0'
    );
\gpr1.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(55),
      Q => dout_i(55),
      R => '0'
    );
\gpr1.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(56),
      Q => dout_i(56),
      R => '0'
    );
\gpr1.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(57),
      Q => dout_i(57),
      R => '0'
    );
\gpr1.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(58),
      Q => dout_i(58),
      R => '0'
    );
\gpr1.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(59),
      Q => dout_i(59),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(5),
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(60),
      Q => dout_i(60),
      R => '0'
    );
\gpr1.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(61),
      Q => dout_i(61),
      R => '0'
    );
\gpr1.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(62),
      Q => dout_i(62),
      R => '0'
    );
\gpr1.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(63),
      Q => dout_i(63),
      R => '0'
    );
\gpr1.dout_i_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(64),
      Q => dout_i(64),
      R => '0'
    );
\gpr1.dout_i_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(65),
      Q => dout_i(65),
      R => '0'
    );
\gpr1.dout_i_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(66),
      Q => dout_i(66),
      R => '0'
    );
\gpr1.dout_i_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(67),
      Q => dout_i(67),
      R => '0'
    );
\gpr1.dout_i_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(68),
      Q => dout_i(68),
      R => '0'
    );
\gpr1.dout_i_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(69),
      Q => dout_i(69),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(6),
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(70),
      Q => dout_i(70),
      R => '0'
    );
\gpr1.dout_i_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(71),
      Q => dout_i(71),
      R => '0'
    );
\gpr1.dout_i_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(72),
      Q => dout_i(72),
      R => '0'
    );
\gpr1.dout_i_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(73),
      Q => dout_i(73),
      R => '0'
    );
\gpr1.dout_i_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(74),
      Q => dout_i(74),
      R => '0'
    );
\gpr1.dout_i_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(75),
      Q => dout_i(75),
      R => '0'
    );
\gpr1.dout_i_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(76),
      Q => dout_i(76),
      R => '0'
    );
\gpr1.dout_i_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(77),
      Q => dout_i(77),
      R => '0'
    );
\gpr1.dout_i_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(78),
      Q => dout_i(78),
      R => '0'
    );
\gpr1.dout_i_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(79),
      Q => dout_i(79),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(7),
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(80),
      Q => dout_i(80),
      R => '0'
    );
\gpr1.dout_i_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(81),
      Q => dout_i(81),
      R => '0'
    );
\gpr1.dout_i_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(82),
      Q => dout_i(82),
      R => '0'
    );
\gpr1.dout_i_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(83),
      Q => dout_i(83),
      R => '0'
    );
\gpr1.dout_i_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(84),
      Q => dout_i(84),
      R => '0'
    );
\gpr1.dout_i_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(85),
      Q => dout_i(85),
      R => '0'
    );
\gpr1.dout_i_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(86),
      Q => dout_i(86),
      R => '0'
    );
\gpr1.dout_i_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(87),
      Q => dout_i(87),
      R => '0'
    );
\gpr1.dout_i_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(88),
      Q => dout_i(88),
      R => '0'
    );
\gpr1.dout_i_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(89),
      Q => dout_i(89),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(8),
      Q => dout_i(8),
      R => '0'
    );
\gpr1.dout_i_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(90),
      Q => dout_i(90),
      R => '0'
    );
\gpr1.dout_i_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(91),
      Q => dout_i(91),
      R => '0'
    );
\gpr1.dout_i_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(92),
      Q => dout_i(92),
      R => '0'
    );
\gpr1.dout_i_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(93),
      Q => dout_i(93),
      R => '0'
    );
\gpr1.dout_i_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(94),
      Q => dout_i(94),
      R => '0'
    );
\gpr1.dout_i_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(95),
      Q => dout_i(95),
      R => '0'
    );
\gpr1.dout_i_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(96),
      Q => dout_i(96),
      R => '0'
    );
\gpr1.dout_i_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(97),
      Q => dout_i(97),
      R => '0'
    );
\gpr1.dout_i_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(98),
      Q => dout_i(98),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(9),
      Q => dout_i(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_dmem__parameterized1\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_aclk : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I240 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_dmem__parameterized1\ : entity is "dmem";
end \design_1_auto_us_cc_df_0_dmem__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_dmem__parameterized1\ is
  signal RAM_reg_0_31_0_2_n_3 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_2_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_0_2_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_2_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_31_0_2 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_31_0_2 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_2 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_31_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_2 : label is 2;
begin
RAM_reg_0_31_0_2: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => I240(4 downto 0),
      DIA(1 downto 0) => m_axi_bresp(1 downto 0),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1) => NLW_RAM_reg_0_31_0_2_DOB_UNCONNECTED(1),
      DOB(0) => RAM_reg_0_31_0_2_n_3,
      DOC(1 downto 0) => NLW_RAM_reg_0_31_0_2_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_2_DOD_UNCONNECTED(1 downto 0),
      WCLK => m_aclk,
      WE => p_20_out
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_0_out(0),
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_0_out(1),
      Q => dout_i(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_dmem__parameterized2\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 92 downto 0 );
    s_aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 92 downto 0 );
    \gpr1.dout_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_dmem__parameterized2\ : entity is "dmem";
end \design_1_auto_us_cc_df_0_dmem__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_dmem__parameterized2\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 92 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_72_77_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_78_83_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_84_89_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_90_92_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_90_92_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_90_92_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_31_0_5 : label is 2976;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_31_0_5 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_12_17 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_12_17 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_12_17 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_12_17 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_12_17 : label is 31;
  attribute ram_offset of RAM_reg_0_31_12_17 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_12_17 : label is 12;
  attribute ram_slice_end of RAM_reg_0_31_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_18_23 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_18_23 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_18_23 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_18_23 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_18_23 : label is 31;
  attribute ram_offset of RAM_reg_0_31_18_23 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_18_23 : label is 18;
  attribute ram_slice_end of RAM_reg_0_31_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_24_29 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_24_29 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_24_29 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_24_29 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_24_29 : label is 31;
  attribute ram_offset of RAM_reg_0_31_24_29 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_24_29 : label is 24;
  attribute ram_slice_end of RAM_reg_0_31_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_30_35 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_30_35 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_30_35 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_30_35 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_30_35 : label is 31;
  attribute ram_offset of RAM_reg_0_31_30_35 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_30_35 : label is 30;
  attribute ram_slice_end of RAM_reg_0_31_30_35 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_36_41 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_36_41 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_36_41 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_36_41 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_36_41 : label is 31;
  attribute ram_offset of RAM_reg_0_31_36_41 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_36_41 : label is 36;
  attribute ram_slice_end of RAM_reg_0_31_36_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_42_47 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_42_47 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_42_47 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_42_47 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_42_47 : label is 31;
  attribute ram_offset of RAM_reg_0_31_42_47 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_42_47 : label is 42;
  attribute ram_slice_end of RAM_reg_0_31_42_47 : label is 47;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_48_53 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_48_53 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_48_53 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_48_53 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_48_53 : label is 31;
  attribute ram_offset of RAM_reg_0_31_48_53 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_48_53 : label is 48;
  attribute ram_slice_end of RAM_reg_0_31_48_53 : label is 53;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_54_59 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_54_59 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_54_59 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_54_59 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_54_59 : label is 31;
  attribute ram_offset of RAM_reg_0_31_54_59 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_54_59 : label is 54;
  attribute ram_slice_end of RAM_reg_0_31_54_59 : label is 59;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_60_65 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_60_65 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_60_65 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_60_65 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_60_65 : label is 31;
  attribute ram_offset of RAM_reg_0_31_60_65 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_60_65 : label is 60;
  attribute ram_slice_end of RAM_reg_0_31_60_65 : label is 65;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_66_71 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_66_71 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_66_71 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_66_71 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_66_71 : label is 31;
  attribute ram_offset of RAM_reg_0_31_66_71 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_66_71 : label is 66;
  attribute ram_slice_end of RAM_reg_0_31_66_71 : label is 71;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_6_11 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_6_11 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_6_11 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_6_11 : label is 31;
  attribute ram_offset of RAM_reg_0_31_6_11 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_6_11 : label is 6;
  attribute ram_slice_end of RAM_reg_0_31_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_72_77 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_72_77 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_72_77 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_72_77 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_72_77 : label is 31;
  attribute ram_offset of RAM_reg_0_31_72_77 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_72_77 : label is 72;
  attribute ram_slice_end of RAM_reg_0_31_72_77 : label is 77;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_78_83 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_78_83 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_78_83 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_78_83 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_78_83 : label is 31;
  attribute ram_offset of RAM_reg_0_31_78_83 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_78_83 : label is 78;
  attribute ram_slice_end of RAM_reg_0_31_78_83 : label is 83;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_84_89 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_84_89 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_84_89 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_84_89 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_84_89 : label is 31;
  attribute ram_offset of RAM_reg_0_31_84_89 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_84_89 : label is 84;
  attribute ram_slice_end of RAM_reg_0_31_84_89 : label is 89;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_90_92 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_90_92 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_90_92 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_90_92 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_90_92 : label is 31;
  attribute ram_offset of RAM_reg_0_31_90_92 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_90_92 : label is 90;
  attribute ram_slice_end of RAM_reg_0_31_90_92 : label is 92;
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(1 downto 0),
      DIB(1 downto 0) => DI(3 downto 2),
      DIC(1 downto 0) => DI(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(13 downto 12),
      DIB(1 downto 0) => DI(15 downto 14),
      DIC(1 downto 0) => DI(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(13 downto 12),
      DOB(1 downto 0) => p_0_out(15 downto 14),
      DOC(1 downto 0) => p_0_out(17 downto 16),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(19 downto 18),
      DIB(1 downto 0) => DI(21 downto 20),
      DIC(1 downto 0) => DI(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(19 downto 18),
      DOB(1 downto 0) => p_0_out(21 downto 20),
      DOC(1 downto 0) => p_0_out(23 downto 22),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(25 downto 24),
      DIB(1 downto 0) => DI(27 downto 26),
      DIC(1 downto 0) => DI(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(25 downto 24),
      DOB(1 downto 0) => p_0_out(27 downto 26),
      DOC(1 downto 0) => p_0_out(29 downto 28),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(31 downto 30),
      DIB(1 downto 0) => DI(33 downto 32),
      DIC(1 downto 0) => DI(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(31 downto 30),
      DOB(1 downto 0) => p_0_out(33 downto 32),
      DOC(1 downto 0) => p_0_out(35 downto 34),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(37 downto 36),
      DIB(1 downto 0) => DI(39 downto 38),
      DIC(1 downto 0) => DI(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(37 downto 36),
      DOB(1 downto 0) => p_0_out(39 downto 38),
      DOC(1 downto 0) => p_0_out(41 downto 40),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(43 downto 42),
      DIB(1 downto 0) => DI(45 downto 44),
      DIC(1 downto 0) => DI(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(43 downto 42),
      DOB(1 downto 0) => p_0_out(45 downto 44),
      DOC(1 downto 0) => p_0_out(47 downto 46),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(49 downto 48),
      DIB(1 downto 0) => DI(51 downto 50),
      DIC(1 downto 0) => DI(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(49 downto 48),
      DOB(1 downto 0) => p_0_out(51 downto 50),
      DOC(1 downto 0) => p_0_out(53 downto 52),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(55 downto 54),
      DIB(1 downto 0) => DI(57 downto 56),
      DIC(1 downto 0) => DI(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(55 downto 54),
      DOB(1 downto 0) => p_0_out(57 downto 56),
      DOC(1 downto 0) => p_0_out(59 downto 58),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(61 downto 60),
      DIB(1 downto 0) => DI(63 downto 62),
      DIC(1 downto 0) => DI(65 downto 64),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(61 downto 60),
      DOB(1 downto 0) => p_0_out(63 downto 62),
      DOC(1 downto 0) => p_0_out(65 downto 64),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(67 downto 66),
      DIB(1 downto 0) => DI(69 downto 68),
      DIC(1 downto 0) => DI(71 downto 70),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(67 downto 66),
      DOB(1 downto 0) => p_0_out(69 downto 68),
      DOC(1 downto 0) => p_0_out(71 downto 70),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(7 downto 6),
      DIB(1 downto 0) => DI(9 downto 8),
      DIC(1 downto 0) => DI(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => p_0_out(9 downto 8),
      DOC(1 downto 0) => p_0_out(11 downto 10),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_72_77: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(73 downto 72),
      DIB(1 downto 0) => DI(75 downto 74),
      DIC(1 downto 0) => DI(77 downto 76),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(73 downto 72),
      DOB(1 downto 0) => p_0_out(75 downto 74),
      DOC(1 downto 0) => p_0_out(77 downto 76),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_72_77_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_78_83: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(79 downto 78),
      DIB(1 downto 0) => DI(81 downto 80),
      DIC(1 downto 0) => DI(83 downto 82),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(79 downto 78),
      DOB(1 downto 0) => p_0_out(81 downto 80),
      DOC(1 downto 0) => p_0_out(83 downto 82),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_78_83_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_84_89: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(85 downto 84),
      DIB(1 downto 0) => DI(87 downto 86),
      DIC(1 downto 0) => DI(89 downto 88),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(85 downto 84),
      DOB(1 downto 0) => p_0_out(87 downto 86),
      DOC(1 downto 0) => p_0_out(89 downto 88),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_84_89_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
RAM_reg_0_31_90_92: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_2\(4 downto 0),
      DIA(1 downto 0) => DI(91 downto 90),
      DIB(1) => '0',
      DIB(0) => DI(92),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(91 downto 90),
      DOB(1) => NLW_RAM_reg_0_31_90_92_DOB_UNCONNECTED(1),
      DOB(0) => p_0_out(92),
      DOC(1 downto 0) => NLW_RAM_reg_0_31_90_92_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_90_92_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[1]_0\(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(0),
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(10),
      Q => dout_i(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(11),
      Q => dout_i(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(12),
      Q => dout_i(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(13),
      Q => dout_i(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(14),
      Q => dout_i(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(15),
      Q => dout_i(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(16),
      Q => dout_i(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(17),
      Q => dout_i(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(18),
      Q => dout_i(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(19),
      Q => dout_i(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(1),
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(20),
      Q => dout_i(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(21),
      Q => dout_i(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(22),
      Q => dout_i(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(23),
      Q => dout_i(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(24),
      Q => dout_i(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(25),
      Q => dout_i(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(26),
      Q => dout_i(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(27),
      Q => dout_i(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(28),
      Q => dout_i(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(29),
      Q => dout_i(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(2),
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(30),
      Q => dout_i(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(31),
      Q => dout_i(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(32),
      Q => dout_i(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(33),
      Q => dout_i(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(34),
      Q => dout_i(34),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(35),
      Q => dout_i(35),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(36),
      Q => dout_i(36),
      R => '0'
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(37),
      Q => dout_i(37),
      R => '0'
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(38),
      Q => dout_i(38),
      R => '0'
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(39),
      Q => dout_i(39),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(3),
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(40),
      Q => dout_i(40),
      R => '0'
    );
\gpr1.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(41),
      Q => dout_i(41),
      R => '0'
    );
\gpr1.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(42),
      Q => dout_i(42),
      R => '0'
    );
\gpr1.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(43),
      Q => dout_i(43),
      R => '0'
    );
\gpr1.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(44),
      Q => dout_i(44),
      R => '0'
    );
\gpr1.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(45),
      Q => dout_i(45),
      R => '0'
    );
\gpr1.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(46),
      Q => dout_i(46),
      R => '0'
    );
\gpr1.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(47),
      Q => dout_i(47),
      R => '0'
    );
\gpr1.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(48),
      Q => dout_i(48),
      R => '0'
    );
\gpr1.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(49),
      Q => dout_i(49),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(4),
      Q => dout_i(4),
      R => '0'
    );
\gpr1.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(50),
      Q => dout_i(50),
      R => '0'
    );
\gpr1.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(51),
      Q => dout_i(51),
      R => '0'
    );
\gpr1.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(52),
      Q => dout_i(52),
      R => '0'
    );
\gpr1.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(53),
      Q => dout_i(53),
      R => '0'
    );
\gpr1.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(54),
      Q => dout_i(54),
      R => '0'
    );
\gpr1.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(55),
      Q => dout_i(55),
      R => '0'
    );
\gpr1.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(56),
      Q => dout_i(56),
      R => '0'
    );
\gpr1.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(57),
      Q => dout_i(57),
      R => '0'
    );
\gpr1.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(58),
      Q => dout_i(58),
      R => '0'
    );
\gpr1.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(59),
      Q => dout_i(59),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(5),
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(60),
      Q => dout_i(60),
      R => '0'
    );
\gpr1.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(61),
      Q => dout_i(61),
      R => '0'
    );
\gpr1.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(62),
      Q => dout_i(62),
      R => '0'
    );
\gpr1.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(63),
      Q => dout_i(63),
      R => '0'
    );
\gpr1.dout_i_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(64),
      Q => dout_i(64),
      R => '0'
    );
\gpr1.dout_i_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(65),
      Q => dout_i(65),
      R => '0'
    );
\gpr1.dout_i_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(66),
      Q => dout_i(66),
      R => '0'
    );
\gpr1.dout_i_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(67),
      Q => dout_i(67),
      R => '0'
    );
\gpr1.dout_i_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(68),
      Q => dout_i(68),
      R => '0'
    );
\gpr1.dout_i_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(69),
      Q => dout_i(69),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(6),
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(70),
      Q => dout_i(70),
      R => '0'
    );
\gpr1.dout_i_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(71),
      Q => dout_i(71),
      R => '0'
    );
\gpr1.dout_i_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(72),
      Q => dout_i(72),
      R => '0'
    );
\gpr1.dout_i_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(73),
      Q => dout_i(73),
      R => '0'
    );
\gpr1.dout_i_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(74),
      Q => dout_i(74),
      R => '0'
    );
\gpr1.dout_i_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(75),
      Q => dout_i(75),
      R => '0'
    );
\gpr1.dout_i_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(76),
      Q => dout_i(76),
      R => '0'
    );
\gpr1.dout_i_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(77),
      Q => dout_i(77),
      R => '0'
    );
\gpr1.dout_i_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(78),
      Q => dout_i(78),
      R => '0'
    );
\gpr1.dout_i_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(79),
      Q => dout_i(79),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(7),
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(80),
      Q => dout_i(80),
      R => '0'
    );
\gpr1.dout_i_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(81),
      Q => dout_i(81),
      R => '0'
    );
\gpr1.dout_i_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(82),
      Q => dout_i(82),
      R => '0'
    );
\gpr1.dout_i_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(83),
      Q => dout_i(83),
      R => '0'
    );
\gpr1.dout_i_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(84),
      Q => dout_i(84),
      R => '0'
    );
\gpr1.dout_i_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(85),
      Q => dout_i(85),
      R => '0'
    );
\gpr1.dout_i_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(86),
      Q => dout_i(86),
      R => '0'
    );
\gpr1.dout_i_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(87),
      Q => dout_i(87),
      R => '0'
    );
\gpr1.dout_i_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(88),
      Q => dout_i(88),
      R => '0'
    );
\gpr1.dout_i_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(89),
      Q => dout_i(89),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(8),
      Q => dout_i(8),
      R => '0'
    );
\gpr1.dout_i_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(90),
      Q => dout_i(90),
      R => '0'
    );
\gpr1.dout_i_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(91),
      Q => dout_i(91),
      R => '0'
    );
\gpr1.dout_i_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(92),
      Q => dout_i(92),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(9),
      Q => dout_i(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_dmem__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_dmem__parameterized3\ : entity is "dmem";
end \design_1_auto_us_cc_df_0_dmem__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_dmem__parameterized3\ is
  signal RAM_reg_0_31_30_33_n_2 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_30_33_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_30_33_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_31_0_5 : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_31_0_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_12_17 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_12_17 : label is 1088;
  attribute RTL_RAM_NAME of RAM_reg_0_31_12_17 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_12_17 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_12_17 : label is 31;
  attribute ram_offset of RAM_reg_0_31_12_17 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_12_17 : label is 12;
  attribute ram_slice_end of RAM_reg_0_31_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_18_23 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_18_23 : label is 1088;
  attribute RTL_RAM_NAME of RAM_reg_0_31_18_23 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_18_23 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_18_23 : label is 31;
  attribute ram_offset of RAM_reg_0_31_18_23 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_18_23 : label is 18;
  attribute ram_slice_end of RAM_reg_0_31_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_24_29 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_24_29 : label is 1088;
  attribute RTL_RAM_NAME of RAM_reg_0_31_24_29 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_24_29 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_24_29 : label is 31;
  attribute ram_offset of RAM_reg_0_31_24_29 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_24_29 : label is 24;
  attribute ram_slice_end of RAM_reg_0_31_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_30_33 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_30_33 : label is 1088;
  attribute RTL_RAM_NAME of RAM_reg_0_31_30_33 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_30_33 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_30_33 : label is 31;
  attribute ram_offset of RAM_reg_0_31_30_33 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_30_33 : label is 30;
  attribute ram_slice_end of RAM_reg_0_31_30_33 : label is 33;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_6_11 : label is 1088;
  attribute RTL_RAM_NAME of RAM_reg_0_31_6_11 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_6_11 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_6_11 : label is 31;
  attribute ram_offset of RAM_reg_0_31_6_11 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_6_11 : label is 6;
  attribute ram_slice_end of RAM_reg_0_31_6_11 : label is 11;
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(13 downto 12),
      DIB(1 downto 0) => din(15 downto 14),
      DIC(1 downto 0) => din(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(13 downto 12),
      DOB(1 downto 0) => p_0_out(15 downto 14),
      DOC(1 downto 0) => p_0_out(17 downto 16),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(19 downto 18),
      DIB(1 downto 0) => din(21 downto 20),
      DIC(1 downto 0) => din(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(19 downto 18),
      DOB(1 downto 0) => p_0_out(21 downto 20),
      DOC(1 downto 0) => p_0_out(23 downto 22),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(25 downto 24),
      DIB(1 downto 0) => din(27 downto 26),
      DIC(1 downto 0) => din(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(25 downto 24),
      DOB(1 downto 0) => p_0_out(27 downto 26),
      DOC(1 downto 0) => p_0_out(29 downto 28),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_30_33: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(31 downto 30),
      DIB(1 downto 0) => din(33 downto 32),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(31 downto 30),
      DOB(1) => RAM_reg_0_31_30_33_n_2,
      DOB(0) => p_0_out(32),
      DOC(1 downto 0) => NLW_RAM_reg_0_31_30_33_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_30_33_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => din(9 downto 8),
      DIC(1 downto 0) => din(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => p_0_out(9 downto 8),
      DOC(1 downto 0) => p_0_out(11 downto 10),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(0),
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(10),
      Q => D(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(11),
      Q => D(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(12),
      Q => D(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(13),
      Q => D(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(14),
      Q => D(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(15),
      Q => D(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(16),
      Q => D(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(17),
      Q => D(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(18),
      Q => D(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(19),
      Q => D(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(1),
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(20),
      Q => D(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(21),
      Q => D(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(22),
      Q => D(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(23),
      Q => D(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(24),
      Q => D(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(25),
      Q => D(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(26),
      Q => D(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(27),
      Q => D(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(28),
      Q => D(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(29),
      Q => D(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(2),
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(30),
      Q => D(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(31),
      Q => D(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(32),
      Q => D(32),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(3),
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(4),
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(5),
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(6),
      Q => D(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(7),
      Q => D(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(8),
      Q => D(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(9),
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_dmem__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_dmem__parameterized4\ : entity is "dmem";
end \design_1_auto_us_cc_df_0_dmem__parameterized4\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_dmem__parameterized4\ is
  signal RAM_reg_0_31_0_5_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_12_17_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_5 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_18_22_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_18_22_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_31_0_5 : label is 736;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_31_0_5 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_12_17 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_12_17 : label is 736;
  attribute RTL_RAM_NAME of RAM_reg_0_31_12_17 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_12_17 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_12_17 : label is 31;
  attribute ram_offset of RAM_reg_0_31_12_17 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_12_17 : label is 12;
  attribute ram_slice_end of RAM_reg_0_31_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_18_22 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_18_22 : label is 736;
  attribute RTL_RAM_NAME of RAM_reg_0_31_18_22 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_18_22 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_18_22 : label is 31;
  attribute ram_offset of RAM_reg_0_31_18_22 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_18_22 : label is 18;
  attribute ram_slice_end of RAM_reg_0_31_18_22 : label is 22;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_6_11 : label is 736;
  attribute RTL_RAM_NAME of RAM_reg_0_31_6_11 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_6_11 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_6_11 : label is 31;
  attribute ram_offset of RAM_reg_0_31_6_11 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_6_11 : label is 6;
  attribute ram_slice_end of RAM_reg_0_31_6_11 : label is 11;
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1) => RAM_reg_0_31_0_5_n_4,
      DOC(0) => p_0_out(4),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(13 downto 12),
      DIB(1 downto 0) => din(15 downto 14),
      DIC(1 downto 0) => din(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => p_0_out(13),
      DOA(0) => RAM_reg_0_31_12_17_n_1,
      DOB(1 downto 0) => p_0_out(15 downto 14),
      DOC(1 downto 0) => p_0_out(17 downto 16),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_18_22: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(19 downto 18),
      DIB(1 downto 0) => din(21 downto 20),
      DIC(1) => '0',
      DIC(0) => din(22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(19 downto 18),
      DOB(1 downto 0) => p_0_out(21 downto 20),
      DOC(1) => NLW_RAM_reg_0_31_18_22_DOC_UNCONNECTED(1),
      DOC(0) => p_0_out(22),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_18_22_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => din(9 downto 8),
      DIC(1 downto 0) => din(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1) => RAM_reg_0_31_6_11_n_2,
      DOB(0) => p_0_out(8),
      DOC(1) => RAM_reg_0_31_6_11_n_4,
      DOC(0) => RAM_reg_0_31_6_11_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(0),
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(13),
      Q => D(8),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(14),
      Q => D(9),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(15),
      Q => D(10),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(16),
      Q => D(11),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(17),
      Q => D(12),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(18),
      Q => D(13),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(19),
      Q => D(14),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(1),
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(20),
      Q => D(15),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(21),
      Q => D(16),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(22),
      Q => D(17),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(2),
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(3),
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(4),
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(6),
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(7),
      Q => D(6),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(8),
      Q => D(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_dmem__parameterized5\ is
  port (
    \gpr1.dout_i_reg_pipe_31_reg_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg_pipe_23_reg_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg_pipe_35_reg_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg_pipe_27_reg_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg_pipe_35_reg_1\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpr1.dout_i_reg_pipe_28_reg_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg_pipe_28_reg_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg_pipe_28_reg_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg_pipe_29_reg_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg_pipe_30_reg_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg_pipe_31_reg_1\ : in STD_LOGIC;
    \gpr1.dout_i_reg_pipe_32_reg_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg_pipe_33_reg_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg_pipe_34_reg_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg_pipe_35_reg_2\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_dmem__parameterized5\ : entity is "dmem";
end \design_1_auto_us_cc_df_0_dmem__parameterized5\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_dmem__parameterized5\ is
  signal RAM_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal \gpr1.dout_i_reg_pipe_20_reg_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg_pipe_21_reg_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg_pipe_22_reg_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg_pipe_23_reg_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg_pipe_24_reg_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg_pipe_25_reg_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg_pipe_26_reg_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg_pipe_27_reg_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg_pipe_28_reg_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg_pipe_29_reg_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg_pipe_30_reg_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg_pipe_31_reg_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg_pipe_32_reg_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg_pipe_33_reg_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg_pipe_34_reg_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg_pipe_35_reg_n_0\ : STD_LOGIC;
  signal NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_63_0_2 : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_63_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_128_191_0_2 : label is 2048;
  attribute RTL_RAM_NAME of RAM_reg_128_191_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_0_2 : label is 191;
  attribute ram_offset of RAM_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_192_255_0_2 : label is 2048;
  attribute RTL_RAM_NAME of RAM_reg_192_255_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_0_2 : label is 255;
  attribute ram_offset of RAM_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_256_319_0_2 : label is 2048;
  attribute RTL_RAM_NAME of RAM_reg_256_319_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_256_319_0_2 : label is 256;
  attribute ram_addr_end of RAM_reg_256_319_0_2 : label is 319;
  attribute ram_offset of RAM_reg_256_319_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_256_319_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_320_383_0_2 : label is 2048;
  attribute RTL_RAM_NAME of RAM_reg_320_383_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_320_383_0_2 : label is 320;
  attribute ram_addr_end of RAM_reg_320_383_0_2 : label is 383;
  attribute ram_offset of RAM_reg_320_383_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_320_383_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_384_447_0_2 : label is 2048;
  attribute RTL_RAM_NAME of RAM_reg_384_447_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_384_447_0_2 : label is 384;
  attribute ram_addr_end of RAM_reg_384_447_0_2 : label is 447;
  attribute ram_offset of RAM_reg_384_447_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_384_447_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_448_511_0_2 : label is 2048;
  attribute RTL_RAM_NAME of RAM_reg_448_511_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_448_511_0_2 : label is 448;
  attribute ram_addr_end of RAM_reg_448_511_0_2 : label is 511;
  attribute ram_offset of RAM_reg_448_511_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_448_511_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_64_127_0_2 : label is 2048;
  attribute RTL_RAM_NAME of RAM_reg_64_127_0_2 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_0_2 : label is 127;
  attribute ram_offset of RAM_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of RAM_reg_64_127_0_2 : label is 2;
begin
RAM_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRD(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_2\(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DOA => RAM_reg_0_63_0_2_n_0,
      DOB => RAM_reg_0_63_0_2_n_1,
      DOC => RAM_reg_0_63_0_2_n_2,
      DOD => NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i_reg_pipe_28_reg_0\
    );
RAM_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRD(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_2\(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DOA => RAM_reg_128_191_0_2_n_0,
      DOB => RAM_reg_128_191_0_2_n_1,
      DOC => RAM_reg_128_191_0_2_n_2,
      DOD => NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i_reg_pipe_30_reg_0\
    );
RAM_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRD(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_2\(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DOA => RAM_reg_192_255_0_2_n_0,
      DOB => RAM_reg_192_255_0_2_n_1,
      DOC => RAM_reg_192_255_0_2_n_2,
      DOD => NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i_reg_pipe_31_reg_1\
    );
RAM_reg_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRD(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_2\(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DOA => RAM_reg_256_319_0_2_n_0,
      DOB => RAM_reg_256_319_0_2_n_1,
      DOC => RAM_reg_256_319_0_2_n_2,
      DOD => NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i_reg_pipe_32_reg_0\
    );
RAM_reg_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRD(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_2\(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DOA => RAM_reg_320_383_0_2_n_0,
      DOB => RAM_reg_320_383_0_2_n_1,
      DOC => RAM_reg_320_383_0_2_n_2,
      DOD => NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i_reg_pipe_33_reg_0\
    );
RAM_reg_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRD(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_2\(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DOA => RAM_reg_384_447_0_2_n_0,
      DOB => RAM_reg_384_447_0_2_n_1,
      DOC => RAM_reg_384_447_0_2_n_2,
      DOD => NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i_reg_pipe_34_reg_0\
    );
RAM_reg_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRD(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_2\(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DOA => RAM_reg_448_511_0_2_n_0,
      DOB => RAM_reg_448_511_0_2_n_1,
      DOC => RAM_reg_448_511_0_2_n_2,
      DOD => NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i_reg_pipe_35_reg_2\
    );
RAM_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      ADDRD(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_2\(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DOA => RAM_reg_64_127_0_2_n_0,
      DOB => RAM_reg_64_127_0_2_n_1,
      DOC => RAM_reg_64_127_0_2_n_2,
      DOD => NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => \gpr1.dout_i_reg_pipe_29_reg_0\
    );
\goreg_dm.dout_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg_pipe_35_reg_n_0\,
      I1 => \gpr1.dout_i_reg_pipe_34_reg_n_0\,
      I2 => \goreg_dm.dout_i_reg[0]\,
      I3 => \gpr1.dout_i_reg_pipe_33_reg_n_0\,
      I4 => \goreg_dm.dout_i_reg[0]_0\,
      I5 => \gpr1.dout_i_reg_pipe_32_reg_n_0\,
      O => \gpr1.dout_i_reg_pipe_35_reg_0\
    );
\goreg_dm.dout_i[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg_pipe_31_reg_n_0\,
      I1 => \gpr1.dout_i_reg_pipe_30_reg_n_0\,
      I2 => \goreg_dm.dout_i_reg[0]\,
      I3 => \gpr1.dout_i_reg_pipe_29_reg_n_0\,
      I4 => \goreg_dm.dout_i_reg[0]_0\,
      I5 => \gpr1.dout_i_reg_pipe_28_reg_n_0\,
      O => \gpr1.dout_i_reg_pipe_31_reg_0\
    );
\goreg_dm.dout_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg_pipe_27_reg_n_0\,
      I1 => \gpr1.dout_i_reg_pipe_26_reg_n_0\,
      I2 => \goreg_dm.dout_i_reg[0]\,
      I3 => \gpr1.dout_i_reg_pipe_25_reg_n_0\,
      I4 => \goreg_dm.dout_i_reg[0]_0\,
      I5 => \gpr1.dout_i_reg_pipe_24_reg_n_0\,
      O => \gpr1.dout_i_reg_pipe_27_reg_0\
    );
\goreg_dm.dout_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg_pipe_23_reg_n_0\,
      I1 => \gpr1.dout_i_reg_pipe_22_reg_n_0\,
      I2 => \goreg_dm.dout_i_reg[0]\,
      I3 => \gpr1.dout_i_reg_pipe_21_reg_n_0\,
      I4 => \goreg_dm.dout_i_reg[0]_0\,
      I5 => \gpr1.dout_i_reg_pipe_20_reg_n_0\,
      O => \gpr1.dout_i_reg_pipe_23_reg_0\
    );
\gpr1.dout_i_reg_pipe_20_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gpr1.dout_i_reg_pipe_35_reg_1\,
      D => RAM_reg_0_63_0_2_n_1,
      Q => \gpr1.dout_i_reg_pipe_20_reg_n_0\,
      R => '0'
    );
\gpr1.dout_i_reg_pipe_21_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gpr1.dout_i_reg_pipe_35_reg_1\,
      D => RAM_reg_64_127_0_2_n_1,
      Q => \gpr1.dout_i_reg_pipe_21_reg_n_0\,
      R => '0'
    );
\gpr1.dout_i_reg_pipe_22_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gpr1.dout_i_reg_pipe_35_reg_1\,
      D => RAM_reg_128_191_0_2_n_1,
      Q => \gpr1.dout_i_reg_pipe_22_reg_n_0\,
      R => '0'
    );
\gpr1.dout_i_reg_pipe_23_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gpr1.dout_i_reg_pipe_35_reg_1\,
      D => RAM_reg_192_255_0_2_n_1,
      Q => \gpr1.dout_i_reg_pipe_23_reg_n_0\,
      R => '0'
    );
\gpr1.dout_i_reg_pipe_24_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gpr1.dout_i_reg_pipe_35_reg_1\,
      D => RAM_reg_256_319_0_2_n_1,
      Q => \gpr1.dout_i_reg_pipe_24_reg_n_0\,
      R => '0'
    );
\gpr1.dout_i_reg_pipe_25_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gpr1.dout_i_reg_pipe_35_reg_1\,
      D => RAM_reg_320_383_0_2_n_1,
      Q => \gpr1.dout_i_reg_pipe_25_reg_n_0\,
      R => '0'
    );
\gpr1.dout_i_reg_pipe_26_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gpr1.dout_i_reg_pipe_35_reg_1\,
      D => RAM_reg_384_447_0_2_n_1,
      Q => \gpr1.dout_i_reg_pipe_26_reg_n_0\,
      R => '0'
    );
\gpr1.dout_i_reg_pipe_27_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gpr1.dout_i_reg_pipe_35_reg_1\,
      D => RAM_reg_448_511_0_2_n_1,
      Q => \gpr1.dout_i_reg_pipe_27_reg_n_0\,
      R => '0'
    );
\gpr1.dout_i_reg_pipe_28_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gpr1.dout_i_reg_pipe_35_reg_1\,
      D => RAM_reg_0_63_0_2_n_0,
      Q => \gpr1.dout_i_reg_pipe_28_reg_n_0\,
      R => '0'
    );
\gpr1.dout_i_reg_pipe_29_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gpr1.dout_i_reg_pipe_35_reg_1\,
      D => RAM_reg_64_127_0_2_n_0,
      Q => \gpr1.dout_i_reg_pipe_29_reg_n_0\,
      R => '0'
    );
\gpr1.dout_i_reg_pipe_30_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gpr1.dout_i_reg_pipe_35_reg_1\,
      D => RAM_reg_128_191_0_2_n_0,
      Q => \gpr1.dout_i_reg_pipe_30_reg_n_0\,
      R => '0'
    );
\gpr1.dout_i_reg_pipe_31_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gpr1.dout_i_reg_pipe_35_reg_1\,
      D => RAM_reg_192_255_0_2_n_0,
      Q => \gpr1.dout_i_reg_pipe_31_reg_n_0\,
      R => '0'
    );
\gpr1.dout_i_reg_pipe_32_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gpr1.dout_i_reg_pipe_35_reg_1\,
      D => RAM_reg_256_319_0_2_n_0,
      Q => \gpr1.dout_i_reg_pipe_32_reg_n_0\,
      R => '0'
    );
\gpr1.dout_i_reg_pipe_33_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gpr1.dout_i_reg_pipe_35_reg_1\,
      D => RAM_reg_320_383_0_2_n_0,
      Q => \gpr1.dout_i_reg_pipe_33_reg_n_0\,
      R => '0'
    );
\gpr1.dout_i_reg_pipe_34_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gpr1.dout_i_reg_pipe_35_reg_1\,
      D => RAM_reg_384_447_0_2_n_0,
      Q => \gpr1.dout_i_reg_pipe_34_reg_n_0\,
      R => '0'
    );
\gpr1.dout_i_reg_pipe_35_reg\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gpr1.dout_i_reg_pipe_35_reg_1\,
      D => RAM_reg_448_511_0_2_n_0,
      Q => \gpr1.dout_i_reg_pipe_35_reg_n_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
end design_1_auto_us_cc_df_0_rd_bin_cntr;

architecture STRUCTURE of design_1_auto_us_cc_df_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair81";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gc0.count_d1_reg[4]_0\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(3),
      Q => \^gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(4),
      Q => \^gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__0\(4),
      Q => \^q\(4)
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(3),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[4]_0\(4),
      I3 => WR_PNTR_RD(1),
      O => \gc0.count_d1_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_rd_bin_cntr_20 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_cc_df_0_rd_bin_cntr_20 : entity is "rd_bin_cntr";
end design_1_auto_us_cc_df_0_rd_bin_cntr_20;

architecture STRUCTURE of design_1_auto_us_cc_df_0_rd_bin_cntr_20 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair12";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gc0.count_d1_reg[4]_0\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(3),
      Q => \^gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(4),
      Q => \^gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__0\(4),
      Q => \^q\(4)
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(3),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[4]_0\(4),
      I3 => WR_PNTR_RD(1),
      O => \gc0.count_d1_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_rd_bin_cntr_26 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_cc_df_0_rd_bin_cntr_26 : entity is "rd_bin_cntr";
end design_1_auto_us_cc_df_0_rd_bin_cntr_26;

architecture STRUCTURE of design_1_auto_us_cc_df_0_rd_bin_cntr_26 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair4";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gc0.count_d1_reg[4]_0\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(3),
      Q => \^gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(4),
      Q => \^gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__0\(4),
      Q => \^q\(4)
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(3),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[4]_0\(4),
      I3 => WR_PNTR_RD(1),
      O => \gc0.count_d1_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_rd_bin_cntr_4 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_clk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_cc_df_0_rd_bin_cntr_4 : entity is "rd_bin_cntr";
end design_1_auto_us_cc_df_0_rd_bin_cntr_4;

architecture STRUCTURE of design_1_auto_us_cc_df_0_rd_bin_cntr_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_i_i_4_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of ram_empty_i_i_4 : label is "soft_lutpair74";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gc0.count_d1_reg[4]_0\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => plusOp(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => plusOp(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => plusOp(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => plusOp(4),
      Q => \^q\(2)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => ram_empty_i_reg,
      I1 => ram_empty_i_i_3_n_0,
      I2 => E(0),
      I3 => ram_empty_i_i_4_n_0,
      I4 => ram_empty_i_reg_0,
      O => \dest_out_bin_ff_reg[3]\
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[4]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_3_n_0
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_rd_bin_cntr__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \design_1_auto_us_cc_df_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_rd_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair20";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \gc0.count_d1_reg[4]_0\(0),
      R => srst
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \gc0.count_d1_reg[4]_0\(1),
      R => srst
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \gc0.count_d1_reg[4]_0\(2),
      R => srst
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \gc0.count_d1_reg[4]_0\(3),
      R => srst
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(4),
      Q => \gc0.count_d1_reg[4]_0\(4),
      R => srst
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      S => srst
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => srst
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => srst
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => srst
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => \^q\(4),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_rd_bin_cntr__parameterized0_15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_rd_bin_cntr__parameterized0_15\ : entity is "rd_bin_cntr";
end \design_1_auto_us_cc_df_0_rd_bin_cntr__parameterized0_15\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_rd_bin_cntr__parameterized0_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair16";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \gc0.count_d1_reg[4]_0\(0),
      R => srst
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \gc0.count_d1_reg[4]_0\(1),
      R => srst
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \gc0.count_d1_reg[4]_0\(2),
      R => srst
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \gc0.count_d1_reg[4]_0\(3),
      R => srst
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(4),
      Q => \gc0.count_d1_reg[4]_0\(4),
      R => srst
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      S => srst
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => srst
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => srst
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => srst
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => \^q\(4),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_rd_bin_cntr__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    \gc0.count_d1_reg[8]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_rd_bin_cntr__parameterized1\ : entity is "rd_bin_cntr";
end \design_1_auto_us_cc_df_0_rd_bin_cntr__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_rd_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair33";
begin
  Q(0) <= \^q\(0);
  \gc0.count_d1_reg[8]_0\(8 downto 0) <= \^gc0.count_d1_reg[8]_0\(8 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => plusOp(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => rd_pntr_plus1(7),
      I3 => \^q\(0),
      O => plusOp(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => rd_pntr_plus1(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[8]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[8]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => rd_pntr_plus1(2),
      Q => \^gc0.count_d1_reg[8]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => rd_pntr_plus1(3),
      Q => \^gc0.count_d1_reg[8]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => rd_pntr_plus1(4),
      Q => \^gc0.count_d1_reg[8]_0\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => rd_pntr_plus1(5),
      Q => \^gc0.count_d1_reg[8]_0\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => rd_pntr_plus1(6),
      Q => \^gc0.count_d1_reg[8]_0\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => rd_pntr_plus1(7),
      Q => \^gc0.count_d1_reg[8]_0\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[8]_0\(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \gc0.count_d1_reg[8]_1\,
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => plusOp(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => plusOp(2),
      Q => rd_pntr_plus1(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => plusOp(3),
      Q => rd_pntr_plus1(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => plusOp(4),
      Q => rd_pntr_plus1(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => plusOp(5),
      Q => rd_pntr_plus1(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => plusOp(6),
      Q => rd_pntr_plus1(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => plusOp(7),
      Q => rd_pntr_plus1(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[8]_1\,
      D => plusOp(8),
      Q => \^q\(0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[8]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => v1_reg_0(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^gc0.count_d1_reg[8]_0\(3),
      I3 => WR_PNTR_RD(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => WR_PNTR_RD(2),
      I2 => rd_pntr_plus1(3),
      I3 => WR_PNTR_RD(3),
      O => v1_reg_0(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(4),
      I1 => WR_PNTR_RD(4),
      I2 => \^gc0.count_d1_reg[8]_0\(5),
      I3 => WR_PNTR_RD(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => WR_PNTR_RD(4),
      I2 => rd_pntr_plus1(5),
      I3 => WR_PNTR_RD(5),
      O => v1_reg_0(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(6),
      I1 => WR_PNTR_RD(6),
      I2 => \^gc0.count_d1_reg[8]_0\(7),
      I3 => WR_PNTR_RD(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => WR_PNTR_RD(6),
      I2 => rd_pntr_plus1(7),
      I3 => WR_PNTR_RD(7),
      O => v1_reg_0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_rd_fwft is
  port (
    m_axi_awvalid : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_auto_us_cc_df_0_rd_fwft;

architecture STRUCTURE of design_1_auto_us_cc_df_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF80EB00"
    )
        port map (
      I0 => \out\,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => aempty_fwft_fb_i,
      I4 => m_axi_awready,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb_i,
      I1 => curr_fwft_state(1),
      I2 => m_axi_awready,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => curr_fwft_state(1),
      I2 => m_axi_awready,
      I3 => curr_fwft_state(0),
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_awready,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => E(0)
    );
\goreg_dm.dout_i[98]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => \gpregsm1.user_valid_reg_0\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => m_axi_awready,
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_awready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_awready,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
m_axi_awvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_awvalid
    );
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF0000000000DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_awready,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      I4 => WR_PNTR_RD(0),
      I5 => Q(0),
      O => \gpregsm1.curr_fwft_state_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_rd_fwft_18 is
  port (
    m_axi_arvalid : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_cc_df_0_rd_fwft_18 : entity is "rd_fwft";
end design_1_auto_us_cc_df_0_rd_fwft_18;

architecture STRUCTURE of design_1_auto_us_cc_df_0_rd_fwft_18 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF80EB00"
    )
        port map (
      I0 => \out\,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => aempty_fwft_fb_i,
      I4 => m_axi_arready,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb_i,
      I1 => curr_fwft_state(1),
      I2 => m_axi_arready,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => curr_fwft_state(1),
      I2 => m_axi_arready,
      I3 => curr_fwft_state(0),
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_arready,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => E(0)
    );
\goreg_dm.dout_i[92]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => \gpregsm1.user_valid_reg_0\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => m_axi_arready,
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_arready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_arready,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
m_axi_arvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_arvalid
    );
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF0000000000DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_arready,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      I4 => WR_PNTR_RD(0),
      I5 => Q(0),
      O => \gpregsm1.curr_fwft_state_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_rd_fwft_2 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_cc_df_0_rd_fwft_2 : entity is "rd_fwft";
end design_1_auto_us_cc_df_0_rd_fwft_2;

architecture STRUCTURE of design_1_auto_us_cc_df_0_rd_fwft_2 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_rd_fwft_24 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_1\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_cc_df_0_rd_fwft_24 : entity is "rd_fwft";
end design_1_auto_us_cc_df_0_rd_fwft_24;

architecture STRUCTURE of design_1_auto_us_cc_df_0_rd_fwft_24 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF80EB00"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]_1\,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => aempty_fwft_fb_i,
      I4 => s_axi_bready,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb_i,
      I1 => curr_fwft_state(1),
      I2 => s_axi_bready,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => curr_fwft_state(1),
      I2 => s_axi_bready,
      I3 => curr_fwft_state(0),
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => s_axi_bready,
      I2 => curr_fwft_state(0),
      I3 => \gpregsm1.curr_fwft_state_reg[1]_1\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => s_axi_bready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => s_axi_bready,
      I2 => curr_fwft_state(0),
      I3 => \gpregsm1.curr_fwft_state_reg[1]_1\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF0000000000DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => s_axi_bready,
      I2 => curr_fwft_state(0),
      I3 => \gpregsm1.curr_fwft_state_reg[1]_1\,
      I4 => WR_PNTR_RD(0),
      I5 => Q(0),
      O => \gpregsm1.curr_fwft_state_reg[1]_0\
    );
s_axi_bvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_rd_fwft_6 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gpr1.dout_i_reg_pipe_35_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_cc_df_0_rd_fwft_6 : entity is "rd_fwft";
end design_1_auto_us_cc_df_0_rd_fwft_6;

architecture STRUCTURE of design_1_auto_us_cc_df_0_rd_fwft_6 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gpr1.dout_i_reg_pipe_35_reg\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gpr1.dout_i_reg_pipe_35_reg\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => E(0)
    );
\goreg_dm.dout_i[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gpregsm1.user_valid_reg_0\,
      O => \gpregsm1.curr_fwft_state_reg[0]_0\
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \gpr1.dout_i_reg_pipe_35_reg\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
select_piped_1_reg_pipe_9_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \gpr1.dout_i_reg_pipe_35_reg\,
      O => \gpregsm1.curr_fwft_state_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_rd_fwft__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dm_rd_en : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_rd_fwft__parameterized0\ : entity is "rd_fwft";
end \design_1_auto_us_cc_df_0_rd_fwft__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_rd_fwft__parameterized0\ is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__1\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_fb_i,
      S => srst
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_i,
      S => srst
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => srst
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => srst
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_dm.dout_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => srst,
      O => E(0)
    );
\gpr1.dout_i[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => srst,
      O => dm_rd_en
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_rd_fwft__parameterized0_13\ is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dm_rd_en : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_rd_fwft__parameterized0_13\ : entity is "rd_fwft";
end \design_1_auto_us_cc_df_0_rd_fwft__parameterized0_13\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_rd_fwft__parameterized0_13\ is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__1\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_fb_i,
      S => srst
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_i,
      S => srst
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => srst
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => srst
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_dm.dout_i[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => srst,
      O => E(0)
    );
\gpr1.dout_i[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => srst,
      O => dm_rd_en
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_rd_status_flags_as is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC
  );
end design_1_auto_us_cc_df_0_rd_status_flags_as;

architecture STRUCTURE of design_1_auto_us_cc_df_0_rd_status_flags_as is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => ram_empty_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => ram_empty_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_rd_status_flags_as_19 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_cc_df_0_rd_status_flags_as_19 : entity is "rd_status_flags_as";
end design_1_auto_us_cc_df_0_rd_status_flags_as_19;

architecture STRUCTURE of design_1_auto_us_cc_df_0_rd_status_flags_as_19 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => ram_empty_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => ram_empty_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_rd_status_flags_as_25 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_cc_df_0_rd_status_flags_as_25 : entity is "rd_status_flags_as";
end design_1_auto_us_cc_df_0_rd_status_flags_as_25;

architecture STRUCTURE of design_1_auto_us_cc_df_0_rd_status_flags_as_25 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => ram_empty_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => ram_empty_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_rd_status_flags_as_3 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_cc_df_0_rd_status_flags_as_3 : entity is "rd_status_flags_as";
end design_1_auto_us_cc_df_0_rd_status_flags_as_3;

architecture STRUCTURE of design_1_auto_us_cc_df_0_rd_status_flags_as_3 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    srst : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
end design_1_auto_us_cc_df_0_rd_status_flags_ss;

architecture STRUCTURE of design_1_auto_us_cc_df_0_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      Q => ram_empty_fb_i,
      S => srst
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      Q => ram_empty_i,
      S => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_rd_status_flags_ss_14 is
  port (
    \out\ : out STD_LOGIC;
    srst : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_cc_df_0_rd_status_flags_ss_14 : entity is "rd_status_flags_ss";
end design_1_auto_us_cc_df_0_rd_status_flags_ss_14;

architecture STRUCTURE of design_1_auto_us_cc_df_0_rd_status_flags_ss_14 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      Q => ram_empty_fb_i,
      S => srst
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      Q => ram_empty_i,
      S => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_wr_bin_cntr is
  port (
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_auto_us_cc_df_0_wr_bin_cntr;

architecture STRUCTURE of design_1_auto_us_cc_df_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gic0.gc0.count_d1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair83";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) <= \^gic0.gc0.count_d1_reg[1]_0\(1 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(2),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => plusOp(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => plusOp(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(0),
      Q => \gic0.gc0.count_d2_reg[4]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(1),
      Q => \gic0.gc0.count_d2_reg[4]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \gic0.gc0.count_d2_reg[4]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \gic0.gc0.count_d2_reg[4]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \gic0.gc0.count_d2_reg[4]_0\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => wr_pntr_plus2(4)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF808080"
    )
        port map (
      I0 => ram_full_i_i_2_n_0,
      I1 => ram_full_i_reg,
      I2 => E(0),
      I3 => ram_full_i_reg_0,
      I4 => ram_full_i_i_5_n_0,
      I5 => ram_full_i_reg_1,
      O => \grstd1.grst_full.grst_f.rst_d3_reg\
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => wr_pntr_plus2(4),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => p_14_out(4),
      O => ram_full_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_wr_bin_cntr_1 is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_cc_df_0_wr_bin_cntr_1 : entity is "wr_bin_cntr";
end design_1_auto_us_cc_df_0_wr_bin_cntr_1;

architecture STRUCTURE of design_1_auto_us_cc_df_0_wr_bin_cntr_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gic0.gc0.count_d1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair75";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) <= \^gic0.gc0.count_d1_reg[1]_0\(1 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(0),
      Q => \gic0.gc0.count_d2_reg[4]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(1),
      Q => \gic0.gc0.count_d2_reg[4]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \gic0.gc0.count_d2_reg[4]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \gic0.gc0.count_d2_reg[4]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \gic0.gc0.count_d2_reg[4]_0\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => wr_pntr_plus2(4)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => ram_full_i_i_2_n_0,
      I1 => ram_full_i_reg,
      I2 => wr_en,
      I3 => \out\,
      I4 => ram_full_i_reg_0,
      I5 => ram_full_i_i_5_n_0,
      O => ram_full_fb_i_reg
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => p_14_out(4),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => wr_pntr_plus2(4),
      O => ram_full_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_wr_bin_cntr_17 is
  port (
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_cc_df_0_wr_bin_cntr_17 : entity is "wr_bin_cntr";
end design_1_auto_us_cc_df_0_wr_bin_cntr_17;

architecture STRUCTURE of design_1_auto_us_cc_df_0_wr_bin_cntr_17 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gic0.gc0.count_d1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair14";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) <= \^gic0.gc0.count_d1_reg[1]_0\(1 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(2),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => plusOp(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => plusOp(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(0),
      Q => \gic0.gc0.count_d2_reg[4]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(1),
      Q => \gic0.gc0.count_d2_reg[4]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \gic0.gc0.count_d2_reg[4]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \gic0.gc0.count_d2_reg[4]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \gic0.gc0.count_d2_reg[4]_0\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => wr_pntr_plus2(4)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF808080"
    )
        port map (
      I0 => ram_full_i_i_2_n_0,
      I1 => ram_full_i_reg,
      I2 => E(0),
      I3 => ram_full_i_reg_0,
      I4 => ram_full_i_i_5_n_0,
      I5 => ram_full_i_reg_1,
      O => \grstd1.grst_full.grst_f.rst_d3_reg\
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => wr_pntr_plus2(4),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => p_14_out(4),
      O => ram_full_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_wr_bin_cntr_23 is
  port (
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_cc_df_0_wr_bin_cntr_23 : entity is "wr_bin_cntr";
end design_1_auto_us_cc_df_0_wr_bin_cntr_23;

architecture STRUCTURE of design_1_auto_us_cc_df_0_wr_bin_cntr_23 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gic0.gc0.count_d1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair6";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) <= \^gic0.gc0.count_d1_reg[1]_0\(1 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(2),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => plusOp(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => plusOp(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(0),
      Q => \gic0.gc0.count_d2_reg[4]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(1),
      Q => \gic0.gc0.count_d2_reg[4]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \gic0.gc0.count_d2_reg[4]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \gic0.gc0.count_d2_reg[4]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \gic0.gc0.count_d2_reg[4]_0\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => plusOp(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => wr_pntr_plus2(4)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF808080"
    )
        port map (
      I0 => ram_full_i_i_2_n_0,
      I1 => ram_full_i_reg,
      I2 => E(0),
      I3 => ram_full_i_reg_0,
      I4 => ram_full_i_i_5_n_0,
      I5 => ram_full_i_reg_1,
      O => \grstd1.grst_full.grst_f.rst_d3_reg\
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => wr_pntr_plus2(4),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => p_14_out(4),
      O => ram_full_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_wr_bin_cntr__parameterized0\ is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_full_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \design_1_auto_us_cc_df_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_wr_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair22";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      I2 => p_12_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(1),
      I1 => p_12_out(0),
      I2 => p_12_out(2),
      I3 => p_12_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_12_out(2),
      I1 => p_12_out(0),
      I2 => p_12_out(1),
      I3 => p_12_out(3),
      I4 => p_12_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(0),
      Q => \^q\(0),
      R => srst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(1),
      Q => \^q\(1),
      R => srst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(2),
      Q => \^q\(2),
      R => srst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(3),
      Q => \^q\(3),
      R => srst
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(4),
      Q => \^q\(4),
      R => srst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out(0),
      S => srst
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1),
      R => srst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2),
      R => srst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3),
      R => srst
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => p_12_out(4),
      R => srst
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => ram_empty_i_reg(0),
      I1 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => \out\,
      I4 => wr_en,
      I5 => ram_empty_i_reg_0,
      O => ram_full_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_2_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_2_0(0),
      I4 => ram_empty_fb_i_i_3_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_2_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_2_0(2),
      I4 => ram_empty_fb_i_i_2_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => wr_en,
      I1 => \gwss.wsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => ram_empty_i_reg(0),
      I4 => \out\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => p_12_out(1),
      I1 => ram_full_fb_i_i_3_0(1),
      I2 => p_12_out(0),
      I3 => ram_full_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_4_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_full_fb_i_i_3_0(1),
      I2 => \^q\(0),
      I3 => ram_full_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_5_n_0,
      O => \gwss.wsts/comp0\
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_12_out(3),
      I1 => ram_full_fb_i_i_3_0(3),
      I2 => p_12_out(2),
      I3 => ram_full_fb_i_i_3_0(2),
      I4 => ram_full_fb_i_i_3_0(4),
      I5 => p_12_out(4),
      O => ram_full_fb_i_i_4_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_full_fb_i_i_3_0(3),
      I2 => \^q\(2),
      I3 => ram_full_fb_i_i_3_0(2),
      I4 => ram_full_fb_i_i_3_0(4),
      I5 => \^q\(4),
      O => ram_full_fb_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_wr_bin_cntr__parameterized0_12\ is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_full_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_wr_bin_cntr__parameterized0_12\ : entity is "wr_bin_cntr";
end \design_1_auto_us_cc_df_0_wr_bin_cntr__parameterized0_12\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_wr_bin_cntr__parameterized0_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair18";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      I2 => p_12_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(1),
      I1 => p_12_out(0),
      I2 => p_12_out(2),
      I3 => p_12_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_12_out(2),
      I1 => p_12_out(0),
      I2 => p_12_out(1),
      I3 => p_12_out(3),
      I4 => p_12_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(0),
      Q => \^q\(0),
      R => srst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(1),
      Q => \^q\(1),
      R => srst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(2),
      Q => \^q\(2),
      R => srst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(3),
      Q => \^q\(3),
      R => srst
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(4),
      Q => \^q\(4),
      R => srst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out(0),
      S => srst
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1),
      R => srst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2),
      R => srst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3),
      R => srst
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => p_12_out(4),
      R => srst
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => ram_empty_i_reg(0),
      I1 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => \out\,
      I4 => wr_en,
      I5 => ram_empty_i_reg_0,
      O => ram_full_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_2_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_2_0(0),
      I4 => ram_empty_fb_i_i_3_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_2_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_2_0(2),
      I4 => ram_empty_fb_i_i_2_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => wr_en,
      I1 => \gwss.wsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => ram_empty_i_reg(0),
      I4 => \out\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => p_12_out(1),
      I1 => ram_full_fb_i_i_3_0(1),
      I2 => p_12_out(0),
      I3 => ram_full_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_4_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_full_fb_i_i_3_0(1),
      I2 => \^q\(0),
      I3 => ram_full_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_5_n_0,
      O => \gwss.wsts/comp0\
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_12_out(3),
      I1 => ram_full_fb_i_i_3_0(3),
      I2 => p_12_out(2),
      I3 => ram_full_fb_i_i_3_0(2),
      I4 => ram_full_fb_i_i_3_0(4),
      I5 => p_12_out(4),
      O => ram_full_fb_i_i_4_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_full_fb_i_i_3_0(3),
      I2 => \^q\(2),
      I3 => ram_full_fb_i_i_3_0(2),
      I4 => ram_full_fb_i_i_3_0(4),
      I5 => \^q\(4),
      O => ram_full_fb_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_wr_bin_cntr__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[7]_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_0\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_1\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_1\ : out STD_LOGIC;
    ram_full_fb_i_reg_1 : out STD_LOGIC;
    ram_full_fb_i_reg_2 : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_wr_bin_cntr__parameterized1\ : entity is "wr_bin_cntr";
end \design_1_auto_us_cc_df_0_wr_bin_cntr__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_wr_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gic0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gic0.gc0.count_d2_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_1\ : label is "soft_lutpair36";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gic0.gc0.count_d1_reg[7]_0\(7 downto 0) <= \^gic0.gc0.count_d1_reg[7]_0\(7 downto 0);
  \gic0.gc0.count_d2_reg[8]_0\(8 downto 0) <= \^gic0.gc0.count_d2_reg[8]_0\(8 downto 0);
RAM_reg_0_63_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => wr_en,
      I1 => \out\,
      I2 => \^gic0.gc0.count_d2_reg[8]_0\(8),
      I3 => \^gic0.gc0.count_d2_reg[8]_0\(6),
      I4 => \^gic0.gc0.count_d2_reg[8]_0\(7),
      O => ram_full_fb_i_reg
    );
RAM_reg_128_191_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^gic0.gc0.count_d2_reg[8]_0\(6),
      I1 => \^gic0.gc0.count_d2_reg[8]_0\(8),
      I2 => \^gic0.gc0.count_d2_reg[8]_0\(7),
      I3 => wr_en,
      I4 => \out\,
      O => \gic0.gc0.count_d2_reg[6]_0\
    );
RAM_reg_192_255_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => wr_en,
      I1 => \out\,
      I2 => \^gic0.gc0.count_d2_reg[8]_0\(8),
      I3 => \^gic0.gc0.count_d2_reg[8]_0\(6),
      I4 => \^gic0.gc0.count_d2_reg[8]_0\(7),
      O => ram_full_fb_i_reg_0
    );
RAM_reg_256_319_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^gic0.gc0.count_d2_reg[8]_0\(6),
      I1 => \^gic0.gc0.count_d2_reg[8]_0\(7),
      I2 => \^gic0.gc0.count_d2_reg[8]_0\(8),
      I3 => wr_en,
      I4 => \out\,
      O => \gic0.gc0.count_d2_reg[6]_1\
    );
RAM_reg_320_383_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => wr_en,
      I1 => \out\,
      I2 => \^gic0.gc0.count_d2_reg[8]_0\(7),
      I3 => \^gic0.gc0.count_d2_reg[8]_0\(6),
      I4 => \^gic0.gc0.count_d2_reg[8]_0\(8),
      O => ram_full_fb_i_reg_1
    );
RAM_reg_384_447_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => wr_en,
      I1 => \out\,
      I2 => \^gic0.gc0.count_d2_reg[8]_0\(6),
      I3 => \^gic0.gc0.count_d2_reg[8]_0\(7),
      I4 => \^gic0.gc0.count_d2_reg[8]_0\(8),
      O => ram_full_fb_i_reg_2
    );
RAM_reg_448_511_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^gic0.gc0.count_d2_reg[8]_0\(8),
      I1 => wr_en,
      I2 => \out\,
      I3 => \^gic0.gc0.count_d2_reg[8]_0\(6),
      I4 => \^gic0.gc0.count_d2_reg[8]_0\(7),
      O => \gic0.gc0.count_d2_reg[8]_1\
    );
RAM_reg_64_127_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^gic0.gc0.count_d2_reg[8]_0\(7),
      I1 => \^gic0.gc0.count_d2_reg[8]_0\(8),
      I2 => \^gic0.gc0.count_d2_reg[8]_0\(6),
      I3 => wr_en,
      I4 => \out\,
      O => \gic0.gc0.count_d2_reg[7]_0\
    );
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__0\(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      O => \plusOp__0\(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__0\(7)
    );
\gic0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gic0.gc0.count[8]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => wr_pntr_plus2(8),
      O => \plusOp__0\(8)
    );
\gic0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gic0.gc0.count[8]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(6),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(7),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(7)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(8),
      Q => p_14_out(8)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(0),
      Q => \^gic0.gc0.count_d2_reg[8]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(1),
      Q => \^gic0.gc0.count_d2_reg[8]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(2),
      Q => \^gic0.gc0.count_d2_reg[8]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(3),
      Q => \^gic0.gc0.count_d2_reg[8]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(4),
      Q => \^gic0.gc0.count_d2_reg[8]_0\(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(5),
      Q => \^gic0.gc0.count_d2_reg[8]_0\(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(6),
      Q => \^gic0.gc0.count_d2_reg[8]_0\(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(7),
      Q => \^gic0.gc0.count_d2_reg[8]_0\(7)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(8),
      Q => \^gic0.gc0.count_d2_reg[8]_0\(8)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(6),
      Q => \^q\(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(7),
      Q => \^q\(7)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(8),
      Q => wr_pntr_plus2(8)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_14_out(8),
      I1 => RD_PNTR_WR(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus2(8),
      I1 => RD_PNTR_WR(0),
      O => v1_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_wr_status_flags_as is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
end design_1_auto_us_cc_df_0_wr_status_flags_as;

architecture STRUCTURE of design_1_auto_us_cc_df_0_wr_status_flags_as is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
\gic0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_i_reg_0,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_i_reg_0,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized0\ is
  port (
    s_axi_awready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized0\ : entity is "wr_status_flags_as";
end \design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized0\ is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\gic0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axi_awready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized0_16\ is
  port (
    s_axi_arready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized0_16\ : entity is "wr_status_flags_as";
end \design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized0_16\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized0_16\ is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\gic0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axi_arready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized0_22\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized0_22\ : entity is "wr_status_flags_as";
end \design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized0_22\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized0_22\ is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\gic0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => ram_full_fb_i,
      O => E(0)
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => m_axi_bready
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end design_1_auto_us_cc_df_0_wr_status_flags_ss;

architecture STRUCTURE of design_1_auto_us_cc_df_0_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => srst
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_wr_status_flags_ss_11 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_cc_df_0_wr_status_flags_ss_11 : entity is "wr_status_flags_ss";
end design_1_auto_us_cc_df_0_wr_status_flags_ss_11;

architecture STRUCTURE of design_1_auto_us_cc_df_0_wr_status_flags_ss_11 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => srst
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_a_upsizer is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block_reg_0 : out STD_LOGIC;
    cmd_push_block_reg_1 : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[70]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_RTL_ADDR.addr_q_reg[4]\ : in STD_LOGIC;
    cmd_push_block0 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : in STD_LOGIC;
    sr_awvalid : in STD_LOGIC;
    \USE_WRITE.wr_cmd_ready\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    \USE_WRITE.m_axi_awready_i\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \m_payload_i_reg[77]_i_6\ : in STD_LOGIC;
    \m_payload_i_reg[77]_i_6_0\ : in STD_LOGIC;
    \m_payload_i_reg[77]_i_6_1\ : in STD_LOGIC;
    \m_payload_i_reg[77]_i_6_2\ : in STD_LOGIC;
    \m_payload_i_reg[77]_i_6_3\ : in STD_LOGIC;
    \m_payload_i_reg[77]_i_6_4\ : in STD_LOGIC;
    \m_payload_i_reg[77]_i_6_5\ : in STD_LOGIC;
    \m_payload_i_reg[77]_i_2\ : in STD_LOGIC;
    \m_payload_i_reg[77]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_payload_i_reg[77]_i_2_1\ : in STD_LOGIC
  );
end design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_a_upsizer;

architecture STRUCTURE of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_a_upsizer is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NO_CMD_QUEUE.cmd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cmd_packed_wrap_i1_carry_n_1 : STD_LOGIC;
  signal cmd_packed_wrap_i1_carry_n_2 : STD_LOGIC;
  signal cmd_packed_wrap_i1_carry_n_3 : STD_LOGIC;
  signal cmd_push_block : STD_LOGIC;
  signal \gen_id_queue.id_queue_n_0\ : STD_LOGIC;
  signal \gen_id_queue.id_queue_n_1\ : STD_LOGIC;
  signal \gen_id_queue.id_queue_n_2\ : STD_LOGIC;
  signal \gen_id_queue.id_queue_n_3\ : STD_LOGIC;
  signal \gen_id_queue.id_queue_n_5\ : STD_LOGIC;
  signal NLW_cmd_packed_wrap_i1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  CO(0) <= \^co\(0);
\NO_CMD_QUEUE.cmd_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      O => \NO_CMD_QUEUE.cmd_cnt[0]_i_1_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_ready\,
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      I5 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      O => \NO_CMD_QUEUE.cmd_cnt[4]_i_3_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]\,
      CE => \gen_id_queue.id_queue_n_5\,
      D => \NO_CMD_QUEUE.cmd_cnt[0]_i_1_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      R => SR(0)
    );
\NO_CMD_QUEUE.cmd_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]\,
      CE => \gen_id_queue.id_queue_n_5\,
      D => \gen_id_queue.id_queue_n_3\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      R => SR(0)
    );
\NO_CMD_QUEUE.cmd_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]\,
      CE => \gen_id_queue.id_queue_n_5\,
      D => \gen_id_queue.id_queue_n_2\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      R => SR(0)
    );
\NO_CMD_QUEUE.cmd_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]\,
      CE => \gen_id_queue.id_queue_n_5\,
      D => \gen_id_queue.id_queue_n_1\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      R => SR(0)
    );
\NO_CMD_QUEUE.cmd_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]\,
      CE => \gen_id_queue.id_queue_n_5\,
      D => \gen_id_queue.id_queue_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      R => SR(0)
    );
cmd_packed_wrap_i1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => cmd_packed_wrap_i1_carry_n_1,
      CO(1) => cmd_packed_wrap_i1_carry_n_2,
      CO(0) => cmd_packed_wrap_i1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_cmd_packed_wrap_i1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \USE_RTL_ADDR.addr_q_reg[4]\,
      CE => '1',
      D => cmd_push_block0,
      Q => cmd_push_block,
      R => SR(0)
    );
\gen_id_queue.id_queue\: entity work.design_1_auto_us_cc_df_0_generic_baseblocks_v2_1_0_command_fifo
     port map (
      D(3) => \gen_id_queue.id_queue_n_0\,
      D(2) => \gen_id_queue.id_queue_n_1\,
      D(1) => \gen_id_queue.id_queue_n_2\,
      D(0) => \gen_id_queue.id_queue_n_3\,
      E(0) => \gen_id_queue.id_queue_n_5\,
      \NO_CMD_QUEUE.cmd_cnt_reg[0]\ => \NO_CMD_QUEUE.cmd_cnt[4]_i_3_n_0\,
      Q(4 downto 0) => \NO_CMD_QUEUE.cmd_cnt_reg\(4 downto 0),
      SR(0) => SR(0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[3]_0\(3 downto 0) => Q(13 downto 10),
      \USE_RTL_ADDR.addr_q_reg[4]_0\ => \USE_RTL_ADDR.addr_q_reg[4]\,
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      \USE_WRITE.wr_cmd_ready\ => \USE_WRITE.wr_cmd_ready\,
      cmd_push_block => cmd_push_block,
      cmd_push_block_reg => cmd_push_block_reg_0,
      cmd_push_block_reg_0 => cmd_push_block_reg_1,
      s_axi_bid(3 downto 0) => s_axi_bid(3 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_ready_i_reg => s_ready_i_reg,
      sr_awvalid => sr_awvalid
    );
\m_payload_i[77]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"333CC8CC"
    )
        port map (
      I0 => \^co\(0),
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(8),
      I4 => \m_payload_i_reg[77]_i_2\,
      O => \m_payload_i_reg[70]\(0)
    );
\m_payload_i[77]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000555AA8AA"
    )
        port map (
      I0 => Q(3),
      I1 => \^co\(0),
      I2 => Q(7),
      I3 => Q(8),
      I4 => \m_payload_i_reg[77]_i_6_5\,
      I5 => Q(6),
      O => \m_payload_i_reg[3]\(3)
    );
\m_payload_i[77]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777778888808888"
    )
        port map (
      I0 => Q(2),
      I1 => \m_payload_i_reg[77]_i_6_3\,
      I2 => \^co\(0),
      I3 => Q(7),
      I4 => Q(8),
      I5 => \m_payload_i_reg[77]_i_6_4\,
      O => \m_payload_i_reg[3]\(2)
    );
\m_payload_i[77]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555A0000A8AA0000"
    )
        port map (
      I0 => Q(1),
      I1 => \^co\(0),
      I2 => Q(7),
      I3 => Q(8),
      I4 => \m_payload_i_reg[77]_i_6_1\,
      I5 => \m_payload_i_reg[77]_i_6_2\,
      O => \m_payload_i_reg[3]\(1)
    );
\m_payload_i[77]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A50000008800"
    )
        port map (
      I0 => Q(0),
      I1 => \m_payload_i_reg[77]_i_6\,
      I2 => \m_payload_i_reg[77]_i_6_0\,
      I3 => \m_payload_i_reg[77]_i_6_1\,
      I4 => Q(5),
      I5 => Q(9),
      O => \m_payload_i_reg[3]\(0)
    );
\m_payload_i[77]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => \m_payload_i_reg[77]_i_2_0\(0),
      I1 => Q(7),
      I2 => Q(8),
      I3 => \m_payload_i_reg[77]_i_2_1\,
      O => \m_payload_i_reg[70]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axi_register_slice is
  port (
    m_valid_i_reg : out STD_LOGIC;
    \USE_WRITE.m_axi_awready_i\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_si_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \si_word_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WREADY_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WREADY_ns : out STD_LOGIC;
    \si_wrap_cnt_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_burst_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_payload_i_reg[69]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block0 : out STD_LOGIC;
    \FSM_sequential_si_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_si_state_reg[0]_1\ : out STD_LOGIC;
    \buf_cnt_reg[1]\ : out STD_LOGIC;
    \buf_cnt_reg[1]_0\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \si_word_reg[1]\ : out STD_LOGIC;
    \m_payload_i_reg[4]\ : out STD_LOGIC;
    \m_payload_i_reg[99]\ : out STD_LOGIC_VECTOR ( 96 downto 0 );
    s_axi_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_payload_i_reg[68]\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    m_valid_i_reg_0 : in STD_LOGIC;
    \FSM_sequential_si_state_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \si_ptr_reg[5]\ : in STD_LOGIC;
    word : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_ptr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_ptr_reg[0]_0\ : in STD_LOGIC;
    p_173_in : in STD_LOGIC;
    \si_be_reg[15]\ : in STD_LOGIC;
    \si_be_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_be_reg[0]_0\ : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    \FSM_sequential_si_state_reg[0]_3\ : in STD_LOGIC;
    si_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_payload_i_reg[93]\ : in STD_LOGIC_VECTOR ( 77 downto 0 );
    \si_word_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    f_si_wrap_cnt_return : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_wrap_cnt_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    si_ptr0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    f_si_be_init31_in : in STD_LOGIC;
    \si_be_reg[15]_0\ : in STD_LOGIC;
    f_si_be_rot : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : in STD_LOGIC;
    buf_cnt : in STD_LOGIC_VECTOR ( 2 downto 0 );
    empty : in STD_LOGIC;
    \m_payload_i_reg[99]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \m_payload_i_reg[69]_0\ : in STD_LOGIC
  );
end design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axi_register_slice;

architecture STRUCTURE of design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axi_register_slice is
begin
\aw.aw_pipe\: entity work.design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axic_register_slice
     port map (
      D(5 downto 0) => D(5 downto 0),
      \FSM_sequential_si_state_reg[0]\ => \FSM_sequential_si_state_reg[0]\(0),
      \FSM_sequential_si_state_reg[0]_0\ => \FSM_sequential_si_state_reg[0]_0\,
      \FSM_sequential_si_state_reg[0]_1\ => \FSM_sequential_si_state_reg[0]_1\,
      \FSM_sequential_si_state_reg[0]_2\ => \FSM_sequential_si_state_reg[0]_2\,
      \FSM_sequential_si_state_reg[0]_3\ => \FSM_sequential_si_state_reg[0]_3\,
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      S_AXI_WREADY_i_reg => E(0),
      S_AXI_WREADY_i_reg_0(0) => S_AXI_WREADY_i_reg(0),
      S_AXI_WREADY_ns => S_AXI_WREADY_ns,
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      buf_cnt(2 downto 0) => buf_cnt(2 downto 0),
      \buf_cnt_reg[1]\ => \buf_cnt_reg[1]\,
      \buf_cnt_reg[1]_0\ => \buf_cnt_reg[1]_0\,
      cmd_push_block0 => cmd_push_block0,
      empty => empty,
      empty_fwft_i_reg => empty_fwft_i_reg,
      f_si_be_init31_in => f_si_be_init31_in,
      f_si_be_rot(0) => f_si_be_rot(0),
      f_si_wrap_cnt_return(1 downto 0) => f_si_wrap_cnt_return(1 downto 0),
      \m_payload_i_reg[4]_0\ => \m_payload_i_reg[4]\,
      \m_payload_i_reg[68]_0\ => \m_payload_i_reg[68]\,
      \m_payload_i_reg[69]_0\(0) => \m_payload_i_reg[69]\(0),
      \m_payload_i_reg[69]_1\ => \m_payload_i_reg[69]_0\,
      \m_payload_i_reg[93]_0\(77 downto 0) => \m_payload_i_reg[93]\(77 downto 0),
      \m_payload_i_reg[99]_0\(96 downto 0) => \m_payload_i_reg[99]\(96 downto 0),
      \m_payload_i_reg[99]_1\(24 downto 0) => \m_payload_i_reg[99]_0\(24 downto 0),
      m_valid_i_reg_0 => m_valid_i_reg,
      m_valid_i_reg_1 => m_valid_i_reg_0,
      p_173_in => p_173_in,
      s_axi_awready => s_axi_awready,
      s_axi_awsize(1 downto 0) => s_axi_awsize(1 downto 0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wvalid => s_axi_wvalid,
      s_ready_i_reg_0 => s_ready_i_reg,
      \si_be_reg[0]\(1 downto 0) => \si_be_reg[0]\(1 downto 0),
      \si_be_reg[0]_0\ => \si_be_reg[0]_0\,
      \si_be_reg[15]\ => \si_be_reg[15]\,
      \si_be_reg[15]_0\ => \si_be_reg[15]_0\,
      \si_burst_reg[0]\(0) => \si_burst_reg[0]\(0),
      si_ptr0(1 downto 0) => si_ptr0(1 downto 0),
      \si_ptr_reg[0]\(0) => \si_ptr_reg[0]\(0),
      \si_ptr_reg[0]_0\ => \si_ptr_reg[0]_0\,
      \si_ptr_reg[5]\ => \si_ptr_reg[5]\,
      si_state(0) => si_state(0),
      \si_word_reg[0]\(0) => \si_word_reg[0]\(0),
      \si_word_reg[1]\ => \si_word_reg[1]\,
      \si_word_reg[1]_0\(1 downto 0) => \si_word_reg[1]_0\(1 downto 0),
      \si_wrap_cnt_reg[1]\(1 downto 0) => \si_wrap_cnt_reg[1]\(1 downto 0),
      \si_wrap_cnt_reg[2]\(2 downto 0) => \si_wrap_cnt_reg[2]\(2 downto 0),
      word(1 downto 0) => word(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axi_register_slice__parameterized0\ is
  port (
    \aresetn_d_reg[1]\ : out STD_LOGIC;
    sr_awvalid : out STD_LOGIC;
    sr_arvalid : out STD_LOGIC;
    \aresetn_d_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 87 downto 0 );
    \m_payload_i_reg[67]\ : out STD_LOGIC;
    s_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_payload_i_reg[96]\ : out STD_LOGIC_VECTOR ( 96 downto 0 );
    \m_payload_i_reg[80]\ : out STD_LOGIC;
    \m_payload_i_reg[70]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_payload_i_reg[77]\ : out STD_LOGIC;
    \m_payload_i_reg[69]\ : out STD_LOGIC;
    \m_payload_i_reg[69]_0\ : out STD_LOGIC;
    \m_payload_i_reg[69]_1\ : out STD_LOGIC;
    \m_payload_i_reg[69]_2\ : out STD_LOGIC;
    \m_payload_i_reg[69]_3\ : out STD_LOGIC;
    \m_payload_i_reg[69]_4\ : out STD_LOGIC;
    \m_payload_i_reg[79]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_payload_i_reg[69]_5\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    f_si_wrap_be : out STD_LOGIC;
    \m_payload_i_reg[68]\ : out STD_LOGIC;
    \m_payload_i_reg[67]_0\ : out STD_LOGIC;
    \m_payload_i_reg[78]\ : out STD_LOGIC;
    \m_payload_i_reg[78]_0\ : out STD_LOGIC;
    \m_payload_i_reg[67]_1\ : out STD_LOGIC;
    f_si_wrap_cnt_return : out STD_LOGIC_VECTOR ( 1 downto 0 );
    f_si_be_init31_in : out STD_LOGIC;
    \m_payload_i_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_payload_i_reg[79]_0\ : out STD_LOGIC;
    \m_payload_i_reg[67]_2\ : out STD_LOGIC;
    \m_payload_i_reg[68]_0\ : out STD_LOGIC;
    si_ptr0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_payload_i_reg[76]\ : out STD_LOGIC;
    \m_payload_i_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_payload_i_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    \m_payload_i_reg[76]_0\ : out STD_LOGIC;
    \m_payload_i_reg[71]\ : out STD_LOGIC;
    \m_payload_i_reg[69]_6\ : out STD_LOGIC;
    \m_payload_i_reg[68]_1\ : out STD_LOGIC;
    \m_payload_i_reg[70]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[67]_3\ : out STD_LOGIC;
    \m_payload_i_reg[78]_1\ : out STD_LOGIC;
    \m_payload_i_reg[67]_4\ : out STD_LOGIC;
    s_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_payload_i_reg[71]_0\ : out STD_LOGIC;
    \m_payload_i_reg[69]_7\ : out STD_LOGIC;
    \m_payload_i_reg[76]_1\ : out STD_LOGIC;
    \m_payload_i_reg[77]_0\ : out STD_LOGIC;
    \m_payload_i_reg[78]_2\ : out STD_LOGIC;
    \m_payload_i_reg[70]_1\ : out STD_LOGIC;
    \m_payload_i_reg[83]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[82]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[67]_5\ : out STD_LOGIC;
    \m_payload_i_reg[67]_6\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_payload_i_reg[96]_0\ : in STD_LOGIC;
    aw_push : in STD_LOGIC;
    s_awvalid_reg : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    load_si_ptr : in STD_LOGIC;
    \si_wrap_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_wrap_cnt_reg[3]\ : in STD_LOGIC;
    \si_be_reg[14]\ : in STD_LOGIC;
    \si_be_reg[13]\ : in STD_LOGIC;
    \si_be_reg[12]\ : in STD_LOGIC;
    \si_be_reg[11]\ : in STD_LOGIC;
    \si_be_reg[10]\ : in STD_LOGIC;
    \si_be_reg[9]\ : in STD_LOGIC;
    \si_be_reg[8]\ : in STD_LOGIC;
    \si_be_reg[7]\ : in STD_LOGIC;
    \si_be_reg[6]\ : in STD_LOGIC;
    \si_be_reg[5]\ : in STD_LOGIC;
    \si_be_reg[4]\ : in STD_LOGIC;
    \si_be_reg[3]\ : in STD_LOGIC;
    \si_be_reg[2]\ : in STD_LOGIC;
    \si_be_reg[1]\ : in STD_LOGIC;
    \si_be_reg[0]\ : in STD_LOGIC;
    \m_payload_i_reg[77]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[77]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dw_fifogen_ar_i_39 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dw_fifogen_ar_i_14 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC;
    m_valid_i_reg_0 : in STD_LOGIC;
    \USE_READ.m_axi_arready_i\ : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 96 downto 0 );
    s_cmd_push : in STD_LOGIC;
    \m_payload_i_reg[96]_1\ : in STD_LOGIC_VECTOR ( 96 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axi_register_slice__parameterized0\ : entity is "axi_register_slice_v2_1_19_axi_register_slice";
end \design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axi_register_slice__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axi_register_slice__parameterized0\ is
  signal \^aresetn_d_reg[1]\ : STD_LOGIC;
  signal \aw.aw_pipe_n_0\ : STD_LOGIC;
begin
  \aresetn_d_reg[1]\ <= \^aresetn_d_reg[1]\;
\ar.ar_pipe\: entity work.\design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized4\
     port map (
      Q(96 downto 0) => \m_payload_i_reg[96]\(96 downto 0),
      SR(0) => SR(0),
      \USE_READ.m_axi_arready_i\ => \USE_READ.m_axi_arready_i\,
      \aresetn_d_reg[1]_0\ => \^aresetn_d_reg[1]\,
      \aresetn_d_reg[1]_1\ => \aw.aw_pipe_n_0\,
      dw_fifogen_ar_i_14_0(1 downto 0) => dw_fifogen_ar_i_14(1 downto 0),
      dw_fifogen_ar_i_39_0(3 downto 0) => dw_fifogen_ar_i_39(3 downto 0),
      \gpr1.dout_i_reg[31]\(0) => \gpr1.dout_i_reg[31]\(0),
      \m_payload_i_reg[5]_0\(0) => \m_payload_i_reg[5]_1\(0),
      \m_payload_i_reg[67]_0\ => \m_payload_i_reg[67]_5\,
      \m_payload_i_reg[67]_1\ => \m_payload_i_reg[67]_6\,
      \m_payload_i_reg[69]_0\ => \m_payload_i_reg[69]_7\,
      \m_payload_i_reg[70]_0\ => \m_payload_i_reg[70]_1\,
      \m_payload_i_reg[71]_0\ => \m_payload_i_reg[71]_0\,
      \m_payload_i_reg[76]_0\ => \m_payload_i_reg[76]_1\,
      \m_payload_i_reg[77]_0\ => \m_payload_i_reg[77]\,
      \m_payload_i_reg[77]_1\ => \m_payload_i_reg[77]_0\,
      \m_payload_i_reg[78]_0\ => \m_payload_i_reg[78]_2\,
      \m_payload_i_reg[82]_0\(3 downto 0) => \m_payload_i_reg[82]\(3 downto 0),
      \m_payload_i_reg[83]_0\(3 downto 0) => \m_payload_i_reg[83]\(3 downto 0),
      \m_payload_i_reg[96]_0\(96 downto 0) => \m_payload_i_reg[96]_1\(96 downto 0),
      m_valid_i_reg_0 => m_valid_i_reg,
      m_valid_i_reg_1 => m_valid_i_reg_0,
      s_axi_araddr(5 downto 0) => s_axi_araddr(5 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_cmd_push => s_cmd_push,
      s_ready_i_reg_0 => \m_payload_i_reg[96]_0\,
      sr_arvalid => sr_arvalid
    );
\aw.aw_pipe\: entity work.\design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized4_0\
     port map (
      CO(0) => CO(0),
      D(96 downto 0) => D(96 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      Q(87 downto 0) => Q(87 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      \aresetn_d_reg[0]_0\ => \aw.aw_pipe_n_0\,
      \aresetn_d_reg[0]_1\ => \aresetn_d_reg[0]\,
      aw_push => aw_push,
      f_si_be_init31_in => f_si_be_init31_in,
      f_si_wrap_be => f_si_wrap_be,
      f_si_wrap_cnt_return(1 downto 0) => f_si_wrap_cnt_return(1 downto 0),
      load_si_ptr => load_si_ptr,
      \m_payload_i_reg[5]_0\(1 downto 0) => \m_payload_i_reg[5]\(1 downto 0),
      \m_payload_i_reg[5]_1\(0) => \m_payload_i_reg[5]_0\(0),
      \m_payload_i_reg[67]_0\ => \m_payload_i_reg[67]\,
      \m_payload_i_reg[67]_1\ => \m_payload_i_reg[67]_0\,
      \m_payload_i_reg[67]_2\ => \m_payload_i_reg[67]_1\,
      \m_payload_i_reg[67]_3\ => \m_payload_i_reg[67]_2\,
      \m_payload_i_reg[67]_4\ => \m_payload_i_reg[67]_3\,
      \m_payload_i_reg[67]_5\ => \m_payload_i_reg[67]_4\,
      \m_payload_i_reg[68]_0\ => \m_payload_i_reg[68]\,
      \m_payload_i_reg[68]_1\ => \m_payload_i_reg[68]_0\,
      \m_payload_i_reg[68]_2\ => \m_payload_i_reg[68]_1\,
      \m_payload_i_reg[69]_0\ => \m_payload_i_reg[69]\,
      \m_payload_i_reg[69]_1\ => \m_payload_i_reg[69]_0\,
      \m_payload_i_reg[69]_2\ => \m_payload_i_reg[69]_1\,
      \m_payload_i_reg[69]_3\ => \m_payload_i_reg[69]_2\,
      \m_payload_i_reg[69]_4\ => \m_payload_i_reg[69]_3\,
      \m_payload_i_reg[69]_5\ => \m_payload_i_reg[69]_4\,
      \m_payload_i_reg[69]_6\(14 downto 0) => \m_payload_i_reg[69]_5\(14 downto 0),
      \m_payload_i_reg[69]_7\ => \m_payload_i_reg[69]_6\,
      \m_payload_i_reg[70]_0\(24 downto 0) => \m_payload_i_reg[70]\(24 downto 0),
      \m_payload_i_reg[70]_1\ => \m_payload_i_reg[70]_0\,
      \m_payload_i_reg[71]_0\ => \m_payload_i_reg[71]\,
      \m_payload_i_reg[76]_0\ => \m_payload_i_reg[76]\,
      \m_payload_i_reg[76]_1\ => \m_payload_i_reg[76]_0\,
      \m_payload_i_reg[77]_0\(1 downto 0) => \m_payload_i_reg[77]_1\(1 downto 0),
      \m_payload_i_reg[77]_i_2_0\(3 downto 0) => \m_payload_i_reg[77]_i_2\(3 downto 0),
      \m_payload_i_reg[78]_0\ => \m_payload_i_reg[78]\,
      \m_payload_i_reg[78]_1\ => \m_payload_i_reg[78]_0\,
      \m_payload_i_reg[78]_2\ => \m_payload_i_reg[78]_1\,
      \m_payload_i_reg[79]_0\(1 downto 0) => \m_payload_i_reg[79]\(1 downto 0),
      \m_payload_i_reg[79]_1\ => \m_payload_i_reg[79]_0\,
      \m_payload_i_reg[80]_0\ => \m_payload_i_reg[80]\,
      \m_payload_i_reg[96]_0\ => \m_payload_i_reg[96]_0\,
      s_awvalid_reg => s_awvalid_reg,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_ready_i_reg_0 => \^aresetn_d_reg[1]\,
      s_ready_i_reg_1 => s_ready_i_reg,
      s_ready_i_reg_2 => s_ready_i_reg_0,
      \si_be_reg[0]\ => \si_be_reg[0]\,
      \si_be_reg[10]\ => \si_be_reg[10]\,
      \si_be_reg[11]\ => \si_be_reg[11]\,
      \si_be_reg[12]\ => \si_be_reg[12]\,
      \si_be_reg[13]\ => \si_be_reg[13]\,
      \si_be_reg[14]\ => \si_be_reg[14]\,
      \si_be_reg[1]\ => \si_be_reg[1]\,
      \si_be_reg[2]\ => \si_be_reg[2]\,
      \si_be_reg[3]\ => \si_be_reg[3]\,
      \si_be_reg[4]\ => \si_be_reg[4]\,
      \si_be_reg[5]\ => \si_be_reg[5]\,
      \si_be_reg[6]\ => \si_be_reg[6]\,
      \si_be_reg[7]\ => \si_be_reg[7]\,
      \si_be_reg[8]\ => \si_be_reg[8]\,
      \si_be_reg[9]\ => \si_be_reg[9]\,
      si_ptr0(1 downto 0) => si_ptr0(1 downto 0),
      \si_wrap_cnt_reg[0]\(0) => \si_wrap_cnt_reg[0]\(0),
      \si_wrap_cnt_reg[3]\ => \si_wrap_cnt_reg[3]\,
      sr_awvalid => sr_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_blk_mem_gen_prim_width is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_auto_us_cc_df_0_blk_mem_gen_prim_width;

architecture STRUCTURE of design_1_auto_us_cc_df_0_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\design_1_auto_us_cc_df_0_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_clk_x_pntrs is
  port (
    \dest_out_bin_ff_reg[0]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[0]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[0]_1\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC;
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \src_gray_ff_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC
  );
end design_1_auto_us_cc_df_0_clk_x_pntrs;

architecture STRUCTURE of design_1_auto_us_cc_df_0_clk_x_pntrs is
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_i_i_5_n_0 : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  WR_PNTR_RD(1 downto 0) <= \^wr_pntr_rd\(1 downto 0);
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF900090009000"
    )
        port map (
      I0 => p_24_out(0),
      I1 => ram_empty_fb_i_reg(0),
      I2 => ram_empty_fb_i_reg_0,
      I3 => ram_empty_i_i_3_n_0,
      I4 => ram_empty_fb_i_reg_1,
      I5 => ram_empty_i_i_5_n_0,
      O => \dest_out_bin_ff_reg[0]_1\
    );
ram_empty_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => ram_empty_fb_i_reg(3),
      I2 => p_24_out(2),
      I3 => ram_empty_fb_i_reg(2),
      I4 => ram_empty_fb_i_reg(1),
      I5 => p_24_out(1),
      O => ram_empty_i_i_3_n_0
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(2),
      I1 => \src_gray_ff_reg[4]\(2),
      I2 => p_24_out(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \src_gray_ff_reg[4]\(0),
      I5 => p_24_out(0),
      O => ram_empty_i_i_5_n_0
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg(1),
      O => \dest_out_bin_ff_reg[0]_0\
    );
ram_full_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => Q(0),
      I2 => p_25_out(1),
      I3 => Q(1),
      O => \dest_out_bin_ff_reg[0]\
    );
rd_pntr_cdc_inst: entity work.design_1_auto_us_cc_df_0_xpm_cdc_gray
     port map (
      dest_clk => s_aclk,
      dest_out_bin(4 downto 2) => RD_PNTR_WR(2 downto 0),
      dest_out_bin(1 downto 0) => p_25_out(1 downto 0),
      src_clk => m_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_gray__14\
     port map (
      dest_clk => m_aclk,
      dest_out_bin(4 downto 3) => \^wr_pntr_rd\(1 downto 0),
      dest_out_bin(2 downto 0) => p_24_out(2 downto 0),
      src_clk => s_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]_0\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_clk_x_pntrs__parameterized0\ is
  port (
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    \src_gray_ff_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_clk_x_pntrs__parameterized0\ : entity is "clk_x_pntrs";
end \design_1_auto_us_cc_df_0_clk_x_pntrs__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_clk_x_pntrs__parameterized0\ is
  signal p_24_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_25_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 9;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 9;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => p_25_out(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => \gmux.gm[3].gms.ms_0\(0),
      I2 => p_25_out(1),
      I3 => \gmux.gm[3].gms.ms_0\(1),
      O => v1_reg_2(0)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => p_25_out(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(2),
      I1 => \gmux.gm[3].gms.ms_0\(2),
      I2 => p_25_out(3),
      I3 => \gmux.gm[3].gms.ms_0\(3),
      O => v1_reg_2(1)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => p_25_out(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(4),
      I1 => \gmux.gm[3].gms.ms_0\(4),
      I2 => p_25_out(5),
      I3 => \gmux.gm[3].gms.ms_0\(5),
      O => v1_reg_2(2)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => p_25_out(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(6),
      I1 => \gmux.gm[3].gms.ms_0\(6),
      I2 => p_25_out(7),
      I3 => \gmux.gm[3].gms.ms_0\(7),
      O => v1_reg_2(3)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_24_out(8),
      I1 => Q(8),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_24_out(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg_0(0)
    );
rd_pntr_cdc_inst: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8) => RD_PNTR_WR(0),
      dest_out_bin(7 downto 0) => p_25_out(7 downto 0),
      src_clk => rd_clk,
      src_in_bin(8 downto 0) => Q(8 downto 0)
    );
wr_pntr_cdc_inst: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_gray__parameterized2__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8) => p_24_out(8),
      dest_out_bin(7 downto 0) => WR_PNTR_RD(7 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => \src_gray_ff_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_clk_x_pntrs__xdcDup__1\ is
  port (
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dest_out_bin_ff_reg[3]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[0]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_clk : in STD_LOGIC;
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_clk_x_pntrs__xdcDup__1\ : entity is "clk_x_pntrs";
end \design_1_auto_us_cc_df_0_clk_x_pntrs__xdcDup__1\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_clk_x_pntrs__xdcDup__1\ is
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => Q(3),
      I2 => p_24_out(2),
      I3 => Q(2),
      I4 => Q(4),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]\
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => ram_empty_i_reg(1),
      I2 => p_24_out(2),
      I3 => ram_empty_i_reg(0),
      I4 => ram_empty_i_reg(2),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]_0\
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg(1),
      O => \dest_out_bin_ff_reg[0]\
    );
ram_full_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg_0(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg_0(1),
      O => \dest_out_bin_ff_reg[0]_0\
    );
rd_pntr_cdc_inst: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_gray__9\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 2) => RD_PNTR_WR(2 downto 0),
      dest_out_bin(1 downto 0) => p_25_out(1 downto 0),
      src_clk => rd_clk,
      src_in_bin(4 downto 0) => Q(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_gray__8\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 2) => p_24_out(4 downto 2),
      dest_out_bin(1 downto 0) => WR_PNTR_RD(1 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_clk_x_pntrs__xdcDup__2\ is
  port (
    \dest_out_bin_ff_reg[0]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[0]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[0]_1\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC;
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \src_gray_ff_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_clk_x_pntrs__xdcDup__2\ : entity is "clk_x_pntrs";
end \design_1_auto_us_cc_df_0_clk_x_pntrs__xdcDup__2\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_clk_x_pntrs__xdcDup__2\ is
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_i_i_5_n_0 : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  WR_PNTR_RD(1 downto 0) <= \^wr_pntr_rd\(1 downto 0);
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF900090009000"
    )
        port map (
      I0 => p_24_out(0),
      I1 => ram_empty_fb_i_reg(0),
      I2 => ram_empty_fb_i_reg_0,
      I3 => ram_empty_i_i_3_n_0,
      I4 => ram_empty_fb_i_reg_1,
      I5 => ram_empty_i_i_5_n_0,
      O => \dest_out_bin_ff_reg[0]_1\
    );
ram_empty_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => ram_empty_fb_i_reg(3),
      I2 => p_24_out(2),
      I3 => ram_empty_fb_i_reg(2),
      I4 => ram_empty_fb_i_reg(1),
      I5 => p_24_out(1),
      O => ram_empty_i_i_3_n_0
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(2),
      I1 => \src_gray_ff_reg[4]\(2),
      I2 => p_24_out(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \src_gray_ff_reg[4]\(0),
      I5 => p_24_out(0),
      O => ram_empty_i_i_5_n_0
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg(1),
      O => \dest_out_bin_ff_reg[0]_0\
    );
ram_full_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => Q(0),
      I2 => p_25_out(1),
      I3 => Q(1),
      O => \dest_out_bin_ff_reg[0]\
    );
rd_pntr_cdc_inst: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_gray__11\
     port map (
      dest_clk => s_aclk,
      dest_out_bin(4 downto 2) => RD_PNTR_WR(2 downto 0),
      dest_out_bin(1 downto 0) => p_25_out(1 downto 0),
      src_clk => m_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_gray__10\
     port map (
      dest_clk => m_aclk,
      dest_out_bin(4 downto 3) => \^wr_pntr_rd\(1 downto 0),
      dest_out_bin(2 downto 0) => p_24_out(2 downto 0),
      src_clk => s_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]_0\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_clk_x_pntrs__xdcDup__3\ is
  port (
    \dest_out_bin_ff_reg[0]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[0]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[0]_1\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC;
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC;
    \src_gray_ff_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_clk_x_pntrs__xdcDup__3\ : entity is "clk_x_pntrs";
end \design_1_auto_us_cc_df_0_clk_x_pntrs__xdcDup__3\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_clk_x_pntrs__xdcDup__3\ is
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_i_i_5_n_0 : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  WR_PNTR_RD(1 downto 0) <= \^wr_pntr_rd\(1 downto 0);
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF900090009000"
    )
        port map (
      I0 => p_24_out(0),
      I1 => ram_empty_fb_i_reg(0),
      I2 => ram_empty_fb_i_reg_0,
      I3 => ram_empty_i_i_3_n_0,
      I4 => ram_empty_fb_i_reg_1,
      I5 => ram_empty_i_i_5_n_0,
      O => \dest_out_bin_ff_reg[0]_1\
    );
ram_empty_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => ram_empty_fb_i_reg(3),
      I2 => p_24_out(2),
      I3 => ram_empty_fb_i_reg(2),
      I4 => ram_empty_fb_i_reg(1),
      I5 => p_24_out(1),
      O => ram_empty_i_i_3_n_0
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(2),
      I1 => \src_gray_ff_reg[4]\(2),
      I2 => p_24_out(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \src_gray_ff_reg[4]\(0),
      I5 => p_24_out(0),
      O => ram_empty_i_i_5_n_0
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg(1),
      O => \dest_out_bin_ff_reg[0]_0\
    );
ram_full_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => Q(0),
      I2 => p_25_out(1),
      I3 => Q(1),
      O => \dest_out_bin_ff_reg[0]\
    );
rd_pntr_cdc_inst: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_gray__13\
     port map (
      dest_clk => m_aclk,
      dest_out_bin(4 downto 2) => RD_PNTR_WR(2 downto 0),
      dest_out_bin(1 downto 0) => p_25_out(1 downto 0),
      src_clk => s_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_gray__12\
     port map (
      dest_clk => s_aclk,
      dest_out_bin(4 downto 3) => \^wr_pntr_rd\(1 downto 0),
      dest_out_bin(2 downto 0) => p_24_out(2 downto 0),
      src_clk => m_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]_0\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_memory__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 98 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 98 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_memory__parameterized0\ : entity is "memory";
end \design_1_auto_us_cc_df_0_memory__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_memory__parameterized0\ is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_41\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_42\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_43\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_44\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_45\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_46\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_47\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_48\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_49\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_50\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_51\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_52\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_53\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_54\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_55\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_56\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_57\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_58\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_59\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_60\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_61\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_62\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_63\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_64\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_65\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_66\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_67\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_68\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_69\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_70\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_71\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_72\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_73\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_74\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_75\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_76\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_77\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_78\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_79\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_80\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_81\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_82\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_83\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_84\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_85\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_86\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_87\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_88\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_89\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_90\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_91\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_92\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_93\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_94\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_95\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_96\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_97\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_98\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.\design_1_auto_us_cc_df_0_dmem__parameterized0\
     port map (
      DI(98 downto 0) => DI(98 downto 0),
      dout_i(98) => \gdm.dm_gen.dm_n_0\,
      dout_i(97) => \gdm.dm_gen.dm_n_1\,
      dout_i(96) => \gdm.dm_gen.dm_n_2\,
      dout_i(95) => \gdm.dm_gen.dm_n_3\,
      dout_i(94) => \gdm.dm_gen.dm_n_4\,
      dout_i(93) => \gdm.dm_gen.dm_n_5\,
      dout_i(92) => \gdm.dm_gen.dm_n_6\,
      dout_i(91) => \gdm.dm_gen.dm_n_7\,
      dout_i(90) => \gdm.dm_gen.dm_n_8\,
      dout_i(89) => \gdm.dm_gen.dm_n_9\,
      dout_i(88) => \gdm.dm_gen.dm_n_10\,
      dout_i(87) => \gdm.dm_gen.dm_n_11\,
      dout_i(86) => \gdm.dm_gen.dm_n_12\,
      dout_i(85) => \gdm.dm_gen.dm_n_13\,
      dout_i(84) => \gdm.dm_gen.dm_n_14\,
      dout_i(83) => \gdm.dm_gen.dm_n_15\,
      dout_i(82) => \gdm.dm_gen.dm_n_16\,
      dout_i(81) => \gdm.dm_gen.dm_n_17\,
      dout_i(80) => \gdm.dm_gen.dm_n_18\,
      dout_i(79) => \gdm.dm_gen.dm_n_19\,
      dout_i(78) => \gdm.dm_gen.dm_n_20\,
      dout_i(77) => \gdm.dm_gen.dm_n_21\,
      dout_i(76) => \gdm.dm_gen.dm_n_22\,
      dout_i(75) => \gdm.dm_gen.dm_n_23\,
      dout_i(74) => \gdm.dm_gen.dm_n_24\,
      dout_i(73) => \gdm.dm_gen.dm_n_25\,
      dout_i(72) => \gdm.dm_gen.dm_n_26\,
      dout_i(71) => \gdm.dm_gen.dm_n_27\,
      dout_i(70) => \gdm.dm_gen.dm_n_28\,
      dout_i(69) => \gdm.dm_gen.dm_n_29\,
      dout_i(68) => \gdm.dm_gen.dm_n_30\,
      dout_i(67) => \gdm.dm_gen.dm_n_31\,
      dout_i(66) => \gdm.dm_gen.dm_n_32\,
      dout_i(65) => \gdm.dm_gen.dm_n_33\,
      dout_i(64) => \gdm.dm_gen.dm_n_34\,
      dout_i(63) => \gdm.dm_gen.dm_n_35\,
      dout_i(62) => \gdm.dm_gen.dm_n_36\,
      dout_i(61) => \gdm.dm_gen.dm_n_37\,
      dout_i(60) => \gdm.dm_gen.dm_n_38\,
      dout_i(59) => \gdm.dm_gen.dm_n_39\,
      dout_i(58) => \gdm.dm_gen.dm_n_40\,
      dout_i(57) => \gdm.dm_gen.dm_n_41\,
      dout_i(56) => \gdm.dm_gen.dm_n_42\,
      dout_i(55) => \gdm.dm_gen.dm_n_43\,
      dout_i(54) => \gdm.dm_gen.dm_n_44\,
      dout_i(53) => \gdm.dm_gen.dm_n_45\,
      dout_i(52) => \gdm.dm_gen.dm_n_46\,
      dout_i(51) => \gdm.dm_gen.dm_n_47\,
      dout_i(50) => \gdm.dm_gen.dm_n_48\,
      dout_i(49) => \gdm.dm_gen.dm_n_49\,
      dout_i(48) => \gdm.dm_gen.dm_n_50\,
      dout_i(47) => \gdm.dm_gen.dm_n_51\,
      dout_i(46) => \gdm.dm_gen.dm_n_52\,
      dout_i(45) => \gdm.dm_gen.dm_n_53\,
      dout_i(44) => \gdm.dm_gen.dm_n_54\,
      dout_i(43) => \gdm.dm_gen.dm_n_55\,
      dout_i(42) => \gdm.dm_gen.dm_n_56\,
      dout_i(41) => \gdm.dm_gen.dm_n_57\,
      dout_i(40) => \gdm.dm_gen.dm_n_58\,
      dout_i(39) => \gdm.dm_gen.dm_n_59\,
      dout_i(38) => \gdm.dm_gen.dm_n_60\,
      dout_i(37) => \gdm.dm_gen.dm_n_61\,
      dout_i(36) => \gdm.dm_gen.dm_n_62\,
      dout_i(35) => \gdm.dm_gen.dm_n_63\,
      dout_i(34) => \gdm.dm_gen.dm_n_64\,
      dout_i(33) => \gdm.dm_gen.dm_n_65\,
      dout_i(32) => \gdm.dm_gen.dm_n_66\,
      dout_i(31) => \gdm.dm_gen.dm_n_67\,
      dout_i(30) => \gdm.dm_gen.dm_n_68\,
      dout_i(29) => \gdm.dm_gen.dm_n_69\,
      dout_i(28) => \gdm.dm_gen.dm_n_70\,
      dout_i(27) => \gdm.dm_gen.dm_n_71\,
      dout_i(26) => \gdm.dm_gen.dm_n_72\,
      dout_i(25) => \gdm.dm_gen.dm_n_73\,
      dout_i(24) => \gdm.dm_gen.dm_n_74\,
      dout_i(23) => \gdm.dm_gen.dm_n_75\,
      dout_i(22) => \gdm.dm_gen.dm_n_76\,
      dout_i(21) => \gdm.dm_gen.dm_n_77\,
      dout_i(20) => \gdm.dm_gen.dm_n_78\,
      dout_i(19) => \gdm.dm_gen.dm_n_79\,
      dout_i(18) => \gdm.dm_gen.dm_n_80\,
      dout_i(17) => \gdm.dm_gen.dm_n_81\,
      dout_i(16) => \gdm.dm_gen.dm_n_82\,
      dout_i(15) => \gdm.dm_gen.dm_n_83\,
      dout_i(14) => \gdm.dm_gen.dm_n_84\,
      dout_i(13) => \gdm.dm_gen.dm_n_85\,
      dout_i(12) => \gdm.dm_gen.dm_n_86\,
      dout_i(11) => \gdm.dm_gen.dm_n_87\,
      dout_i(10) => \gdm.dm_gen.dm_n_88\,
      dout_i(9) => \gdm.dm_gen.dm_n_89\,
      dout_i(8) => \gdm.dm_gen.dm_n_90\,
      dout_i(7) => \gdm.dm_gen.dm_n_91\,
      dout_i(6) => \gdm.dm_gen.dm_n_92\,
      dout_i(5) => \gdm.dm_gen.dm_n_93\,
      dout_i(4) => \gdm.dm_gen.dm_n_94\,
      dout_i(3) => \gdm.dm_gen.dm_n_95\,
      dout_i(2) => \gdm.dm_gen.dm_n_96\,
      dout_i(1) => \gdm.dm_gen.dm_n_97\,
      dout_i(0) => \gdm.dm_gen.dm_n_98\,
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      \gpr1.dout_i_reg[1]_0\(0) => \gpr1.dout_i_reg[1]\(0),
      \gpr1.dout_i_reg[1]_1\(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      \gpr1.dout_i_reg[1]_2\(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_98\,
      Q => Q(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_88\,
      Q => Q(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_87\,
      Q => Q(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_86\,
      Q => Q(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_85\,
      Q => Q(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_84\,
      Q => Q(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_83\,
      Q => Q(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_82\,
      Q => Q(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_81\,
      Q => Q(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_80\,
      Q => Q(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_79\,
      Q => Q(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_97\,
      Q => Q(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_78\,
      Q => Q(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_77\,
      Q => Q(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_76\,
      Q => Q(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_75\,
      Q => Q(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_74\,
      Q => Q(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_73\,
      Q => Q(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_72\,
      Q => Q(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_71\,
      Q => Q(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_70\,
      Q => Q(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_69\,
      Q => Q(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_96\,
      Q => Q(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_68\,
      Q => Q(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_67\,
      Q => Q(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_66\,
      Q => Q(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_65\,
      Q => Q(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_64\,
      Q => Q(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_63\,
      Q => Q(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_62\,
      Q => Q(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_61\,
      Q => Q(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_60\,
      Q => Q(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_59\,
      Q => Q(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_95\,
      Q => Q(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_58\,
      Q => Q(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_57\,
      Q => Q(41),
      R => '0'
    );
\goreg_dm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_56\,
      Q => Q(42),
      R => '0'
    );
\goreg_dm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_55\,
      Q => Q(43),
      R => '0'
    );
\goreg_dm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_54\,
      Q => Q(44),
      R => '0'
    );
\goreg_dm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_53\,
      Q => Q(45),
      R => '0'
    );
\goreg_dm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_52\,
      Q => Q(46),
      R => '0'
    );
\goreg_dm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_51\,
      Q => Q(47),
      R => '0'
    );
\goreg_dm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_50\,
      Q => Q(48),
      R => '0'
    );
\goreg_dm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_49\,
      Q => Q(49),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_94\,
      Q => Q(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_48\,
      Q => Q(50),
      R => '0'
    );
\goreg_dm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_47\,
      Q => Q(51),
      R => '0'
    );
\goreg_dm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_46\,
      Q => Q(52),
      R => '0'
    );
\goreg_dm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_45\,
      Q => Q(53),
      R => '0'
    );
\goreg_dm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_44\,
      Q => Q(54),
      R => '0'
    );
\goreg_dm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_43\,
      Q => Q(55),
      R => '0'
    );
\goreg_dm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_42\,
      Q => Q(56),
      R => '0'
    );
\goreg_dm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_41\,
      Q => Q(57),
      R => '0'
    );
\goreg_dm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_40\,
      Q => Q(58),
      R => '0'
    );
\goreg_dm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_39\,
      Q => Q(59),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_93\,
      Q => Q(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_38\,
      Q => Q(60),
      R => '0'
    );
\goreg_dm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_37\,
      Q => Q(61),
      R => '0'
    );
\goreg_dm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => Q(62),
      R => '0'
    );
\goreg_dm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => Q(63),
      R => '0'
    );
\goreg_dm.dout_i_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => Q(64),
      R => '0'
    );
\goreg_dm.dout_i_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => Q(65),
      R => '0'
    );
\goreg_dm.dout_i_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => Q(66),
      R => '0'
    );
\goreg_dm.dout_i_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => Q(67),
      R => '0'
    );
\goreg_dm.dout_i_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => Q(68),
      R => '0'
    );
\goreg_dm.dout_i_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => Q(69),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_92\,
      Q => Q(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => Q(70),
      R => '0'
    );
\goreg_dm.dout_i_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => Q(71),
      R => '0'
    );
\goreg_dm.dout_i_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => Q(72),
      R => '0'
    );
\goreg_dm.dout_i_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => Q(73),
      R => '0'
    );
\goreg_dm.dout_i_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => Q(74),
      R => '0'
    );
\goreg_dm.dout_i_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => Q(75),
      R => '0'
    );
\goreg_dm.dout_i_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => Q(76),
      R => '0'
    );
\goreg_dm.dout_i_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => Q(77),
      R => '0'
    );
\goreg_dm.dout_i_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => Q(78),
      R => '0'
    );
\goreg_dm.dout_i_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => Q(79),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_91\,
      Q => Q(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => Q(80),
      R => '0'
    );
\goreg_dm.dout_i_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => Q(81),
      R => '0'
    );
\goreg_dm.dout_i_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => Q(82),
      R => '0'
    );
\goreg_dm.dout_i_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => Q(83),
      R => '0'
    );
\goreg_dm.dout_i_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => Q(84),
      R => '0'
    );
\goreg_dm.dout_i_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => Q(85),
      R => '0'
    );
\goreg_dm.dout_i_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => Q(86),
      R => '0'
    );
\goreg_dm.dout_i_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => Q(87),
      R => '0'
    );
\goreg_dm.dout_i_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => Q(88),
      R => '0'
    );
\goreg_dm.dout_i_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => Q(89),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_90\,
      Q => Q(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => Q(90),
      R => '0'
    );
\goreg_dm.dout_i_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => Q(91),
      R => '0'
    );
\goreg_dm.dout_i_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => Q(92),
      R => '0'
    );
\goreg_dm.dout_i_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => Q(93),
      R => '0'
    );
\goreg_dm.dout_i_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => Q(94),
      R => '0'
    );
\goreg_dm.dout_i_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => Q(95),
      R => '0'
    );
\goreg_dm.dout_i_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => Q(96),
      R => '0'
    );
\goreg_dm.dout_i_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => Q(97),
      R => '0'
    );
\goreg_dm.dout_i_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => Q(98),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_89\,
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_memory__parameterized1\ is
  port (
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_dm.dout_i_reg[1]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I240 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_memory__parameterized1\ : entity is "memory";
end \design_1_auto_us_cc_df_0_memory__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_memory__parameterized1\ is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \goreg_dm.dout_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \goreg_dm.dout_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  s_axi_bresp(1 downto 0) <= \^s_axi_bresp\(1 downto 0);
\gdm.dm_gen.dm\: entity work.\design_1_auto_us_cc_df_0_dmem__parameterized1\
     port map (
      E(0) => E(0),
      I240(4 downto 0) => I240(4 downto 0),
      dout_i(1) => \gdm.dm_gen.dm_n_0\,
      dout_i(0) => \gdm.dm_gen.dm_n_1\,
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0),
      m_aclk => m_aclk,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      p_20_out => p_20_out,
      s_aclk => s_aclk
    );
\goreg_dm.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFEF20200020"
    )
        port map (
      I0 => \gdm.dm_gen.dm_n_1\,
      I1 => \goreg_dm.dout_i_reg[1]_0\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => s_axi_bready,
      I5 => \^s_axi_bresp\(0),
      O => \goreg_dm.dout_i[0]_i_1_n_0\
    );
\goreg_dm.dout_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFEF20200020"
    )
        port map (
      I0 => \gdm.dm_gen.dm_n_0\,
      I1 => \goreg_dm.dout_i_reg[1]_0\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => s_axi_bready,
      I5 => \^s_axi_bresp\(1),
      O => \goreg_dm.dout_i[1]_i_1_n_0\
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \goreg_dm.dout_i[0]_i_1_n_0\,
      Q => \^s_axi_bresp\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \goreg_dm.dout_i[1]_i_1_n_0\,
      Q => \^s_axi_bresp\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_memory__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 92 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 92 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_memory__parameterized2\ : entity is "memory";
end \design_1_auto_us_cc_df_0_memory__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_memory__parameterized2\ is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_41\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_42\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_43\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_44\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_45\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_46\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_47\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_48\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_49\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_50\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_51\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_52\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_53\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_54\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_55\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_56\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_57\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_58\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_59\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_60\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_61\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_62\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_63\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_64\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_65\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_66\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_67\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_68\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_69\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_70\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_71\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_72\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_73\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_74\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_75\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_76\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_77\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_78\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_79\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_80\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_81\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_82\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_83\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_84\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_85\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_86\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_87\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_88\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_89\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_90\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_91\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_92\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.\design_1_auto_us_cc_df_0_dmem__parameterized2\
     port map (
      DI(92 downto 0) => DI(92 downto 0),
      dout_i(92) => \gdm.dm_gen.dm_n_0\,
      dout_i(91) => \gdm.dm_gen.dm_n_1\,
      dout_i(90) => \gdm.dm_gen.dm_n_2\,
      dout_i(89) => \gdm.dm_gen.dm_n_3\,
      dout_i(88) => \gdm.dm_gen.dm_n_4\,
      dout_i(87) => \gdm.dm_gen.dm_n_5\,
      dout_i(86) => \gdm.dm_gen.dm_n_6\,
      dout_i(85) => \gdm.dm_gen.dm_n_7\,
      dout_i(84) => \gdm.dm_gen.dm_n_8\,
      dout_i(83) => \gdm.dm_gen.dm_n_9\,
      dout_i(82) => \gdm.dm_gen.dm_n_10\,
      dout_i(81) => \gdm.dm_gen.dm_n_11\,
      dout_i(80) => \gdm.dm_gen.dm_n_12\,
      dout_i(79) => \gdm.dm_gen.dm_n_13\,
      dout_i(78) => \gdm.dm_gen.dm_n_14\,
      dout_i(77) => \gdm.dm_gen.dm_n_15\,
      dout_i(76) => \gdm.dm_gen.dm_n_16\,
      dout_i(75) => \gdm.dm_gen.dm_n_17\,
      dout_i(74) => \gdm.dm_gen.dm_n_18\,
      dout_i(73) => \gdm.dm_gen.dm_n_19\,
      dout_i(72) => \gdm.dm_gen.dm_n_20\,
      dout_i(71) => \gdm.dm_gen.dm_n_21\,
      dout_i(70) => \gdm.dm_gen.dm_n_22\,
      dout_i(69) => \gdm.dm_gen.dm_n_23\,
      dout_i(68) => \gdm.dm_gen.dm_n_24\,
      dout_i(67) => \gdm.dm_gen.dm_n_25\,
      dout_i(66) => \gdm.dm_gen.dm_n_26\,
      dout_i(65) => \gdm.dm_gen.dm_n_27\,
      dout_i(64) => \gdm.dm_gen.dm_n_28\,
      dout_i(63) => \gdm.dm_gen.dm_n_29\,
      dout_i(62) => \gdm.dm_gen.dm_n_30\,
      dout_i(61) => \gdm.dm_gen.dm_n_31\,
      dout_i(60) => \gdm.dm_gen.dm_n_32\,
      dout_i(59) => \gdm.dm_gen.dm_n_33\,
      dout_i(58) => \gdm.dm_gen.dm_n_34\,
      dout_i(57) => \gdm.dm_gen.dm_n_35\,
      dout_i(56) => \gdm.dm_gen.dm_n_36\,
      dout_i(55) => \gdm.dm_gen.dm_n_37\,
      dout_i(54) => \gdm.dm_gen.dm_n_38\,
      dout_i(53) => \gdm.dm_gen.dm_n_39\,
      dout_i(52) => \gdm.dm_gen.dm_n_40\,
      dout_i(51) => \gdm.dm_gen.dm_n_41\,
      dout_i(50) => \gdm.dm_gen.dm_n_42\,
      dout_i(49) => \gdm.dm_gen.dm_n_43\,
      dout_i(48) => \gdm.dm_gen.dm_n_44\,
      dout_i(47) => \gdm.dm_gen.dm_n_45\,
      dout_i(46) => \gdm.dm_gen.dm_n_46\,
      dout_i(45) => \gdm.dm_gen.dm_n_47\,
      dout_i(44) => \gdm.dm_gen.dm_n_48\,
      dout_i(43) => \gdm.dm_gen.dm_n_49\,
      dout_i(42) => \gdm.dm_gen.dm_n_50\,
      dout_i(41) => \gdm.dm_gen.dm_n_51\,
      dout_i(40) => \gdm.dm_gen.dm_n_52\,
      dout_i(39) => \gdm.dm_gen.dm_n_53\,
      dout_i(38) => \gdm.dm_gen.dm_n_54\,
      dout_i(37) => \gdm.dm_gen.dm_n_55\,
      dout_i(36) => \gdm.dm_gen.dm_n_56\,
      dout_i(35) => \gdm.dm_gen.dm_n_57\,
      dout_i(34) => \gdm.dm_gen.dm_n_58\,
      dout_i(33) => \gdm.dm_gen.dm_n_59\,
      dout_i(32) => \gdm.dm_gen.dm_n_60\,
      dout_i(31) => \gdm.dm_gen.dm_n_61\,
      dout_i(30) => \gdm.dm_gen.dm_n_62\,
      dout_i(29) => \gdm.dm_gen.dm_n_63\,
      dout_i(28) => \gdm.dm_gen.dm_n_64\,
      dout_i(27) => \gdm.dm_gen.dm_n_65\,
      dout_i(26) => \gdm.dm_gen.dm_n_66\,
      dout_i(25) => \gdm.dm_gen.dm_n_67\,
      dout_i(24) => \gdm.dm_gen.dm_n_68\,
      dout_i(23) => \gdm.dm_gen.dm_n_69\,
      dout_i(22) => \gdm.dm_gen.dm_n_70\,
      dout_i(21) => \gdm.dm_gen.dm_n_71\,
      dout_i(20) => \gdm.dm_gen.dm_n_72\,
      dout_i(19) => \gdm.dm_gen.dm_n_73\,
      dout_i(18) => \gdm.dm_gen.dm_n_74\,
      dout_i(17) => \gdm.dm_gen.dm_n_75\,
      dout_i(16) => \gdm.dm_gen.dm_n_76\,
      dout_i(15) => \gdm.dm_gen.dm_n_77\,
      dout_i(14) => \gdm.dm_gen.dm_n_78\,
      dout_i(13) => \gdm.dm_gen.dm_n_79\,
      dout_i(12) => \gdm.dm_gen.dm_n_80\,
      dout_i(11) => \gdm.dm_gen.dm_n_81\,
      dout_i(10) => \gdm.dm_gen.dm_n_82\,
      dout_i(9) => \gdm.dm_gen.dm_n_83\,
      dout_i(8) => \gdm.dm_gen.dm_n_84\,
      dout_i(7) => \gdm.dm_gen.dm_n_85\,
      dout_i(6) => \gdm.dm_gen.dm_n_86\,
      dout_i(5) => \gdm.dm_gen.dm_n_87\,
      dout_i(4) => \gdm.dm_gen.dm_n_88\,
      dout_i(3) => \gdm.dm_gen.dm_n_89\,
      dout_i(2) => \gdm.dm_gen.dm_n_90\,
      dout_i(1) => \gdm.dm_gen.dm_n_91\,
      dout_i(0) => \gdm.dm_gen.dm_n_92\,
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      \gpr1.dout_i_reg[1]_0\(0) => \gpr1.dout_i_reg[1]\(0),
      \gpr1.dout_i_reg[1]_1\(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      \gpr1.dout_i_reg[1]_2\(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_92\,
      Q => Q(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_82\,
      Q => Q(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_81\,
      Q => Q(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_80\,
      Q => Q(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_79\,
      Q => Q(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_78\,
      Q => Q(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_77\,
      Q => Q(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_76\,
      Q => Q(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_75\,
      Q => Q(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_74\,
      Q => Q(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_73\,
      Q => Q(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_91\,
      Q => Q(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_72\,
      Q => Q(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_71\,
      Q => Q(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_70\,
      Q => Q(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_69\,
      Q => Q(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_68\,
      Q => Q(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_67\,
      Q => Q(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_66\,
      Q => Q(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_65\,
      Q => Q(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_64\,
      Q => Q(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_63\,
      Q => Q(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_90\,
      Q => Q(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_62\,
      Q => Q(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_61\,
      Q => Q(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_60\,
      Q => Q(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_59\,
      Q => Q(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_58\,
      Q => Q(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_57\,
      Q => Q(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_56\,
      Q => Q(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_55\,
      Q => Q(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_54\,
      Q => Q(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_53\,
      Q => Q(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_89\,
      Q => Q(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_52\,
      Q => Q(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_51\,
      Q => Q(41),
      R => '0'
    );
\goreg_dm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_50\,
      Q => Q(42),
      R => '0'
    );
\goreg_dm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_49\,
      Q => Q(43),
      R => '0'
    );
\goreg_dm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_48\,
      Q => Q(44),
      R => '0'
    );
\goreg_dm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_47\,
      Q => Q(45),
      R => '0'
    );
\goreg_dm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_46\,
      Q => Q(46),
      R => '0'
    );
\goreg_dm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_45\,
      Q => Q(47),
      R => '0'
    );
\goreg_dm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_44\,
      Q => Q(48),
      R => '0'
    );
\goreg_dm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_43\,
      Q => Q(49),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_88\,
      Q => Q(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_42\,
      Q => Q(50),
      R => '0'
    );
\goreg_dm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_41\,
      Q => Q(51),
      R => '0'
    );
\goreg_dm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_40\,
      Q => Q(52),
      R => '0'
    );
\goreg_dm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_39\,
      Q => Q(53),
      R => '0'
    );
\goreg_dm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_38\,
      Q => Q(54),
      R => '0'
    );
\goreg_dm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_37\,
      Q => Q(55),
      R => '0'
    );
\goreg_dm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => Q(56),
      R => '0'
    );
\goreg_dm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => Q(57),
      R => '0'
    );
\goreg_dm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => Q(58),
      R => '0'
    );
\goreg_dm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => Q(59),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_87\,
      Q => Q(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => Q(60),
      R => '0'
    );
\goreg_dm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => Q(61),
      R => '0'
    );
\goreg_dm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => Q(62),
      R => '0'
    );
\goreg_dm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => Q(63),
      R => '0'
    );
\goreg_dm.dout_i_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => Q(64),
      R => '0'
    );
\goreg_dm.dout_i_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => Q(65),
      R => '0'
    );
\goreg_dm.dout_i_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => Q(66),
      R => '0'
    );
\goreg_dm.dout_i_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => Q(67),
      R => '0'
    );
\goreg_dm.dout_i_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => Q(68),
      R => '0'
    );
\goreg_dm.dout_i_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => Q(69),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_86\,
      Q => Q(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => Q(70),
      R => '0'
    );
\goreg_dm.dout_i_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => Q(71),
      R => '0'
    );
\goreg_dm.dout_i_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => Q(72),
      R => '0'
    );
\goreg_dm.dout_i_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => Q(73),
      R => '0'
    );
\goreg_dm.dout_i_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => Q(74),
      R => '0'
    );
\goreg_dm.dout_i_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => Q(75),
      R => '0'
    );
\goreg_dm.dout_i_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => Q(76),
      R => '0'
    );
\goreg_dm.dout_i_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => Q(77),
      R => '0'
    );
\goreg_dm.dout_i_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => Q(78),
      R => '0'
    );
\goreg_dm.dout_i_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => Q(79),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_85\,
      Q => Q(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => Q(80),
      R => '0'
    );
\goreg_dm.dout_i_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => Q(81),
      R => '0'
    );
\goreg_dm.dout_i_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => Q(82),
      R => '0'
    );
\goreg_dm.dout_i_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => Q(83),
      R => '0'
    );
\goreg_dm.dout_i_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => Q(84),
      R => '0'
    );
\goreg_dm.dout_i_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => Q(85),
      R => '0'
    );
\goreg_dm.dout_i_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => Q(86),
      R => '0'
    );
\goreg_dm.dout_i_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => Q(87),
      R => '0'
    );
\goreg_dm.dout_i_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => Q(88),
      R => '0'
    );
\goreg_dm.dout_i_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => Q(89),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_84\,
      Q => Q(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => Q(90),
      R => '0'
    );
\goreg_dm.dout_i_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => Q(91),
      R => '0'
    );
\goreg_dm.dout_i_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => Q(92),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_83\,
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_memory__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dm_rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[32]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_memory__parameterized3\ : entity is "memory";
end \design_1_auto_us_cc_df_0_memory__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_memory__parameterized3\ is
  signal dout_i : STD_LOGIC_VECTOR ( 32 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.\design_1_auto_us_cc_df_0_dmem__parameterized3\
     port map (
      D(32 downto 0) => dout_i(32 downto 0),
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      din(33 downto 0) => din(33 downto 0),
      dm_rd_en => dm_rd_en,
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(0),
      Q => dout(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(10),
      Q => dout(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(11),
      Q => dout(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(12),
      Q => dout(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(13),
      Q => dout(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(14),
      Q => dout(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(15),
      Q => dout(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(16),
      Q => dout(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(17),
      Q => dout(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(18),
      Q => dout(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(19),
      Q => dout(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(1),
      Q => dout(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(20),
      Q => dout(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(21),
      Q => dout(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(22),
      Q => dout(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(23),
      Q => dout(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(24),
      Q => dout(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(25),
      Q => dout(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(26),
      Q => dout(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(27),
      Q => dout(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(28),
      Q => dout(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(29),
      Q => dout(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(2),
      Q => dout(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(30),
      Q => dout(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(31),
      Q => dout(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(32),
      Q => dout(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(3),
      Q => dout(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(4),
      Q => dout(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(5),
      Q => dout(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(6),
      Q => dout(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(7),
      Q => dout(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(8),
      Q => dout(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[32]_0\(0),
      D => dout_i(9),
      Q => dout(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_memory__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dm_rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_memory__parameterized4\ : entity is "memory";
end \design_1_auto_us_cc_df_0_memory__parameterized4\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_memory__parameterized4\ is
  signal dout_i : STD_LOGIC_VECTOR ( 22 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.\design_1_auto_us_cc_df_0_dmem__parameterized4\
     port map (
      D(17 downto 8) => dout_i(22 downto 13),
      D(7 downto 5) => dout_i(8 downto 6),
      D(4 downto 0) => dout_i(4 downto 0),
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      din(22 downto 0) => din(22 downto 0),
      dm_rd_en => dm_rd_en,
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(0),
      Q => dout(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(13),
      Q => dout(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(14),
      Q => dout(9),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(15),
      Q => dout(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(16),
      Q => dout(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(17),
      Q => dout(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(18),
      Q => dout(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(19),
      Q => dout(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(1),
      Q => dout(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(20),
      Q => dout(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(21),
      Q => dout(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(22),
      Q => dout(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(2),
      Q => dout(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(3),
      Q => dout(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(4),
      Q => dout(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(6),
      Q => dout(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(7),
      Q => dout(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[22]_0\(0),
      D => dout_i(8),
      Q => dout(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_memory__parameterized5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpr1.dout_i_reg_pipe_35_reg\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpr1.dout_i_reg_pipe_28_reg\ : in STD_LOGIC;
    \gpr1.dout_i_reg_pipe_28_reg_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg_pipe_28_reg_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg_pipe_29_reg\ : in STD_LOGIC;
    \gpr1.dout_i_reg_pipe_30_reg\ : in STD_LOGIC;
    \gpr1.dout_i_reg_pipe_31_reg\ : in STD_LOGIC;
    \gpr1.dout_i_reg_pipe_32_reg\ : in STD_LOGIC;
    \gpr1.dout_i_reg_pipe_33_reg\ : in STD_LOGIC;
    \gpr1.dout_i_reg_pipe_34_reg\ : in STD_LOGIC;
    \gpr1.dout_i_reg_pipe_35_reg_0\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_0\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_1\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_2\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_memory__parameterized5\ : entity is "memory";
end \design_1_auto_us_cc_df_0_memory__parameterized5\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_memory__parameterized5\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \goreg_dm.dout_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \goreg_dm.dout_i[1]_i_1_n_0\ : STD_LOGIC;
begin
  dout(1 downto 0) <= \^dout\(1 downto 0);
\gdm.dm_gen.dm\: entity work.\design_1_auto_us_cc_df_0_dmem__parameterized5\
     port map (
      din(1 downto 0) => din(1 downto 0),
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]_0\,
      \goreg_dm.dout_i_reg[0]_0\ => \goreg_dm.dout_i_reg[0]_1\,
      \gpr1.dout_i_reg_pipe_23_reg_0\ => \gdm.dm_gen.dm_n_1\,
      \gpr1.dout_i_reg_pipe_27_reg_0\ => \gdm.dm_gen.dm_n_3\,
      \gpr1.dout_i_reg_pipe_28_reg_0\ => \gpr1.dout_i_reg_pipe_28_reg\,
      \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_0\(5 downto 0),
      \gpr1.dout_i_reg_pipe_28_reg_2\(5 downto 0) => \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0),
      \gpr1.dout_i_reg_pipe_29_reg_0\ => \gpr1.dout_i_reg_pipe_29_reg\,
      \gpr1.dout_i_reg_pipe_30_reg_0\ => \gpr1.dout_i_reg_pipe_30_reg\,
      \gpr1.dout_i_reg_pipe_31_reg_0\ => \gdm.dm_gen.dm_n_0\,
      \gpr1.dout_i_reg_pipe_31_reg_1\ => \gpr1.dout_i_reg_pipe_31_reg\,
      \gpr1.dout_i_reg_pipe_32_reg_0\ => \gpr1.dout_i_reg_pipe_32_reg\,
      \gpr1.dout_i_reg_pipe_33_reg_0\ => \gpr1.dout_i_reg_pipe_33_reg\,
      \gpr1.dout_i_reg_pipe_34_reg_0\ => \gpr1.dout_i_reg_pipe_34_reg\,
      \gpr1.dout_i_reg_pipe_35_reg_0\ => \gdm.dm_gen.dm_n_2\,
      \gpr1.dout_i_reg_pipe_35_reg_1\ => \gpr1.dout_i_reg_pipe_35_reg\,
      \gpr1.dout_i_reg_pipe_35_reg_2\ => \gpr1.dout_i_reg_pipe_35_reg_0\,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\goreg_dm.dout_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gdm.dm_gen.dm_n_2\,
      I1 => \goreg_dm.dout_i_reg[0]_2\,
      I2 => \gdm.dm_gen.dm_n_0\,
      I3 => \goreg_dm.dout_i_reg[1]_0\,
      I4 => \^dout\(0),
      O => \goreg_dm.dout_i[0]_i_1_n_0\
    );
\goreg_dm.dout_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gdm.dm_gen.dm_n_3\,
      I1 => \goreg_dm.dout_i_reg[0]_2\,
      I2 => \gdm.dm_gen.dm_n_1\,
      I3 => \goreg_dm.dout_i_reg[1]_0\,
      I4 => \^dout\(1),
      O => \goreg_dm.dout_i[1]_i_1_n_0\
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \goreg_dm.dout_i[0]_i_1_n_0\,
      Q => \^dout\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \goreg_dm.dout_i[1]_i_1_n_0\,
      Q => \^dout\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_rd_logic is
  port (
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end design_1_auto_us_cc_df_0_rd_logic;

architecture STRUCTURE of design_1_auto_us_cc_df_0_rd_logic is
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_3 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.design_1_auto_us_cc_df_0_rd_fwft_2
     port map (
      E(0) => p_8_out,
      empty => empty,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      \out\ => p_2_out,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gras.rsts\: entity work.design_1_auto_us_cc_df_0_rd_status_flags_as_3
     port map (
      \out\ => p_2_out,
      ram_empty_i_reg_0 => rpntr_n_3,
      ram_empty_i_reg_1 => \gc0.count_d1_reg[4]_0\,
      rd_clk => rd_clk
    );
rpntr: entity work.design_1_auto_us_cc_df_0_rd_bin_cntr_4
     port map (
      E(0) => p_8_out,
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \dest_out_bin_ff_reg[3]\ => rpntr_n_3,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_rd_logic__parameterized0\ is
  port (
    m_axi_awvalid : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \design_1_auto_us_cc_df_0_rd_logic__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_rd_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  E(0) <= \^e\(0);
\gr1.gr1_int.rfwft\: entity work.design_1_auto_us_cc_df_0_rd_fwft
     port map (
      E(0) => \^e\(0),
      Q(0) => rd_pntr_plus1(4),
      WR_PNTR_RD(0) => WR_PNTR_RD(1),
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\(0) => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\(0),
      \out\ => p_2_out
    );
\gras.rsts\: entity work.design_1_auto_us_cc_df_0_rd_status_flags_as
     port map (
      m_aclk => m_aclk,
      \out\ => p_2_out,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      ram_empty_i_reg_0 => \gc0.count_d1_reg[4]_0\
    );
rpntr: entity work.design_1_auto_us_cc_df_0_rd_bin_cntr
     port map (
      E(0) => \^e\(0),
      Q(4) => rd_pntr_plus1(4),
      Q(3 downto 0) => Q(3 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \gc0.count_d1_reg[3]_0\ => \gc0.count_d1_reg[3]\,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      m_aclk => m_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_rd_logic__parameterized1\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_rd_logic__parameterized1\ : entity is "rd_logic";
end \design_1_auto_us_cc_df_0_rd_logic__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_rd_logic__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  E(0) <= \^e\(0);
\gr1.gr1_int.rfwft\: entity work.design_1_auto_us_cc_df_0_rd_fwft_24
     port map (
      E(0) => \^e\(0),
      Q(0) => rd_pntr_plus1(4),
      WR_PNTR_RD(0) => WR_PNTR_RD(1),
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \gpregsm1.curr_fwft_state_reg[1]_1\ => p_2_out,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      \out\(1 downto 0) => \out\(1 downto 0),
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid
    );
\gras.rsts\: entity work.design_1_auto_us_cc_df_0_rd_status_flags_as_25
     port map (
      \out\ => p_2_out,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      ram_empty_i_reg_0 => \gc0.count_d1_reg[4]_0\,
      s_aclk => s_aclk
    );
rpntr: entity work.design_1_auto_us_cc_df_0_rd_bin_cntr_26
     port map (
      E(0) => \^e\(0),
      Q(4) => rd_pntr_plus1(4),
      Q(3 downto 0) => Q(3 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \gc0.count_d1_reg[3]_0\ => \gc0.count_d1_reg[3]\,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_rd_logic__parameterized2\ is
  port (
    m_axi_arvalid : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_rd_logic__parameterized2\ : entity is "rd_logic";
end \design_1_auto_us_cc_df_0_rd_logic__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_rd_logic__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  E(0) <= \^e\(0);
\gr1.gr1_int.rfwft\: entity work.design_1_auto_us_cc_df_0_rd_fwft_18
     port map (
      E(0) => \^e\(0),
      Q(0) => rd_pntr_plus1(4),
      WR_PNTR_RD(0) => WR_PNTR_RD(1),
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\(0) => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\(0),
      \out\ => p_2_out
    );
\gras.rsts\: entity work.design_1_auto_us_cc_df_0_rd_status_flags_as_19
     port map (
      m_aclk => m_aclk,
      \out\ => p_2_out,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      ram_empty_i_reg_0 => \gc0.count_d1_reg[4]_0\
    );
rpntr: entity work.design_1_auto_us_cc_df_0_rd_bin_cntr_20
     port map (
      E(0) => \^e\(0),
      Q(4) => rd_pntr_plus1(4),
      Q(3 downto 0) => Q(3 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \gc0.count_d1_reg[3]_0\ => \gc0.count_d1_reg[3]\,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      m_aclk => m_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_rd_logic__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    dm_rd_en : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_rd_logic__parameterized3\ : entity is "rd_logic";
end \design_1_auto_us_cc_df_0_rd_logic__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_rd_logic__parameterized3\ is
  signal \^out\ : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \out\ <= \^out\;
  ram_empty_fb_i_reg(0) <= \^ram_empty_fb_i_reg\(0);
\gr1.gr1_int.rfwft\: entity work.\design_1_auto_us_cc_df_0_rd_fwft__parameterized0\
     port map (
      E(0) => E(0),
      clk => clk,
      dm_rd_en => dm_rd_en,
      empty => empty,
      \out\ => \^out\,
      ram_empty_fb_i_reg(0) => \^ram_empty_fb_i_reg\(0),
      rd_en => rd_en,
      srst => srst
    );
\grss.rsts\: entity work.design_1_auto_us_cc_df_0_rd_status_flags_ss
     port map (
      clk => clk,
      \out\ => \^out\,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      srst => srst
    );
rpntr: entity work.\design_1_auto_us_cc_df_0_rd_bin_cntr__parameterized0\
     port map (
      E(0) => \^ram_empty_fb_i_reg\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_rd_logic__parameterized3_9\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    dm_rd_en : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_rd_logic__parameterized3_9\ : entity is "rd_logic";
end \design_1_auto_us_cc_df_0_rd_logic__parameterized3_9\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_rd_logic__parameterized3_9\ is
  signal \^out\ : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \out\ <= \^out\;
  ram_empty_fb_i_reg(0) <= \^ram_empty_fb_i_reg\(0);
\gr1.gr1_int.rfwft\: entity work.\design_1_auto_us_cc_df_0_rd_fwft__parameterized0_13\
     port map (
      E(0) => E(0),
      clk => clk,
      dm_rd_en => dm_rd_en,
      empty => empty,
      \out\ => \^out\,
      ram_empty_fb_i_reg(0) => \^ram_empty_fb_i_reg\(0),
      rd_en => rd_en,
      srst => srst
    );
\grss.rsts\: entity work.design_1_auto_us_cc_df_0_rd_status_flags_ss_14
     port map (
      clk => clk,
      \out\ => \^out\,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      srst => srst
    );
rpntr: entity work.\design_1_auto_us_cc_df_0_rd_bin_cntr__parameterized0_15\
     port map (
      E(0) => \^ram_empty_fb_i_reg\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_rd_status_flags_as__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_rd_status_flags_as__parameterized0\ : entity is "rd_status_flags_as";
end \design_1_auto_us_cc_df_0_rd_status_flags_as__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_rd_status_flags_as__parameterized0\ is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c0: entity work.\design_1_auto_us_cc_df_0_compare__parameterized0_7\
     port map (
      comp1 => comp1,
      \out\ => ram_empty_fb_i,
      ram_empty_fb_i_reg => c0_n_0,
      ram_empty_fb_i_reg_0(0) => ram_empty_fb_i_reg_0(0),
      ram_empty_fb_i_reg_1(1 downto 0) => ram_empty_fb_i_reg_2(1 downto 0),
      rd_en => rd_en,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.\design_1_auto_us_cc_df_0_compare__parameterized0_8\
     port map (
      comp1 => comp1,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg_1(0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => c0_n_0,
      PRE => ram_empty_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => c0_n_0,
      PRE => ram_empty_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_reset_blk_ramfifo is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
end design_1_auto_us_cc_df_0_reset_blk_ramfifo;

architecture STRUCTURE of design_1_auto_us_cc_df_0_reset_blk_ramfifo is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.design_1_auto_us_cc_df_0_xpm_cdc_async_rst
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => rd_clk,
      src_arst => rst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.design_1_auto_us_cc_df_0_xpm_cdc_single
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_single__18\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_async_rst__12\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => wr_clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_reset_blk_ramfifo__parameterized0\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    src_in : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \design_1_auto_us_cc_df_0_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_reset_blk_ramfifo__parameterized0\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal inverted_reset : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^src_in\ : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \out\ <= rst_d2;
  src_in <= \^src_in\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^src_in\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_async_rst__11\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => m_aclk,
      src_arst => inverted_reset
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => \^src_in\,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^src_in\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_single__17\
     port map (
      dest_clk => s_aclk,
      dest_out => sckt_rd_rst_wr,
      src_clk => m_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_single__16\
     port map (
      dest_clk => m_aclk,
      dest_out => dest_out,
      src_clk => s_aclk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_async_rst__10\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => s_aclk,
      src_arst => inverted_reset
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => inverted_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    src_in : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \design_1_auto_us_cc_df_0_reset_blk_ramfifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal inverted_reset : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^src_in\ : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \out\ <= rst_d2;
  src_in <= \^src_in\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^src_in\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_async_rst__7\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => m_aclk,
      src_arst => inverted_reset
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => \^src_in\,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^src_in\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_single__13\
     port map (
      dest_clk => s_aclk,
      dest_out => sckt_rd_rst_wr,
      src_clk => m_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_single__12\
     port map (
      dest_clk => m_aclk,
      dest_out => dest_out,
      src_clk => s_aclk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_async_rst__6\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => s_aclk,
      src_arst => inverted_reset
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => inverted_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_reset_blk_ramfifo__parameterized0__xdcDup__2\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_reset_blk_ramfifo__parameterized0__xdcDup__2\ : entity is "reset_blk_ramfifo";
end \design_1_auto_us_cc_df_0_reset_blk_ramfifo__parameterized0__xdcDup__2\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_reset_blk_ramfifo__parameterized0__xdcDup__2\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal inverted_reset : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \out\ <= rst_d2;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_async_rst__9\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => s_aclk,
      src_arst => inverted_reset
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg_n_0\,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_single__15\
     port map (
      dest_clk => m_aclk,
      dest_out => sckt_rd_rst_wr,
      src_clk => s_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_single__14\
     port map (
      dest_clk => s_aclk,
      dest_out => dest_out,
      src_clk => m_aclk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_async_rst__8\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => m_aclk,
      src_arst => inverted_reset
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => inverted_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_reset_blk_ramfifo__xdcDup__1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_reset_blk_ramfifo__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \design_1_auto_us_cc_df_0_reset_blk_ramfifo__xdcDup__1\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_reset_blk_ramfifo__xdcDup__1\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_async_rst__5\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => rd_clk,
      src_arst => rst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_single__11\
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_single__10\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_async_rst__4\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => wr_clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_wr_logic is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end design_1_auto_us_cc_df_0_wr_logic;

architecture STRUCTURE of design_1_auto_us_cc_df_0_wr_logic is
  signal \gwas.wsts_n_0\ : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
\gwas.wsts\: entity work.design_1_auto_us_cc_df_0_wr_status_flags_as
     port map (
      AR(0) => AR(0),
      E(0) => p_20_out,
      \out\ => \gwas.wsts_n_0\,
      ram_full_i_reg_0 => wpntr_n_0,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.design_1_auto_us_cc_df_0_wr_bin_cntr_1
     port map (
      AR(0) => AR(0),
      E(0) => p_20_out,
      Q(1 downto 0) => Q(1 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) => \gic0.gc0.count_d1_reg[1]\(1 downto 0),
      \gic0.gc0.count_d2_reg[4]_0\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      \out\ => \gwas.wsts_n_0\,
      ram_full_fb_i_reg => wpntr_n_0,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_wr_logic__parameterized0\ is
  port (
    s_axi_awready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \design_1_auto_us_cc_df_0_wr_logic__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_wr_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.\design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized0\
     port map (
      E(0) => \^e\(0),
      \out\ => \out\,
      ram_full_i_reg_0 => wpntr_n_0,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
wpntr: entity work.design_1_auto_us_cc_df_0_wr_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) => \gic0.gc0.count_d1_reg[1]\(1 downto 0),
      \gic0.gc0.count_d2_reg[4]_0\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => wpntr_n_0,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      ram_full_i_reg_1 => ram_full_i_reg_1,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_wr_logic__parameterized0_21\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bready : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_wr_logic__parameterized0_21\ : entity is "wr_logic";
end \design_1_auto_us_cc_df_0_wr_logic__parameterized0_21\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_wr_logic__parameterized0_21\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.\design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized0_22\
     port map (
      E(0) => \^e\(0),
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      \out\ => \out\,
      ram_full_i_reg_0 => wpntr_n_0
    );
wpntr: entity work.design_1_auto_us_cc_df_0_wr_bin_cntr_23
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) => \gic0.gc0.count_d1_reg[1]\(1 downto 0),
      \gic0.gc0.count_d2_reg[4]_0\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => wpntr_n_0,
      m_aclk => m_aclk,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      ram_full_i_reg_1 => ram_full_i_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_wr_logic__parameterized1\ is
  port (
    s_axi_arready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_wr_logic__parameterized1\ : entity is "wr_logic";
end \design_1_auto_us_cc_df_0_wr_logic__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_wr_logic__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.\design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized0_16\
     port map (
      E(0) => \^e\(0),
      \out\ => \out\,
      ram_full_i_reg_0 => wpntr_n_0,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
wpntr: entity work.design_1_auto_us_cc_df_0_wr_bin_cntr_17
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) => \gic0.gc0.count_d1_reg[1]\(1 downto 0),
      \gic0.gc0.count_d2_reg[4]_0\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => wpntr_n_0,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      ram_full_i_reg_1 => ram_full_i_reg_1,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_wr_logic__parameterized2\ is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_full_fb_i_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_wr_logic__parameterized2\ : entity is "wr_logic";
end \design_1_auto_us_cc_df_0_wr_logic__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_wr_logic__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.design_1_auto_us_cc_df_0_wr_status_flags_ss
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      srst => srst,
      wr_en => wr_en
    );
wpntr: entity work.\design_1_auto_us_cc_df_0_wr_bin_cntr__parameterized0\
     port map (
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_i_2_0(4 downto 0) => ram_empty_fb_i_i_2(4 downto 0),
      ram_empty_i_reg(0) => ram_empty_i_reg(0),
      ram_empty_i_reg_0 => \out\,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_i_3_0(4 downto 0) => ram_full_fb_i_i_3(4 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_wr_logic__parameterized2_10\ is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_full_fb_i_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_wr_logic__parameterized2_10\ : entity is "wr_logic";
end \design_1_auto_us_cc_df_0_wr_logic__parameterized2_10\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_wr_logic__parameterized2_10\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.design_1_auto_us_cc_df_0_wr_status_flags_ss_11
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      srst => srst,
      wr_en => wr_en
    );
wpntr: entity work.\design_1_auto_us_cc_df_0_wr_bin_cntr__parameterized0_12\
     port map (
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_i_2_0(4 downto 0) => ram_empty_fb_i_i_2(4 downto 0),
      ram_empty_i_reg(0) => ram_empty_i_reg(0),
      ram_empty_i_reg_0 => \out\,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_i_3_0(4 downto 0) => ram_full_fb_i_i_3(4 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized1\ is
  port (
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized1\ : entity is "wr_status_flags_as";
end \design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized1\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
c1: entity work.\design_1_auto_us_cc_df_0_compare__parameterized0\
     port map (
      comp2 => comp2,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      \out\ => ram_full_fb_i,
      ram_full_fb_i_reg => c1_n_0,
      v1_reg(0) => v1_reg(0),
      wr_en => wr_en
    );
c2: entity work.\design_1_auto_us_cc_df_0_compare__parameterized0_5\
     port map (
      comp2 => comp2,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      v1_reg_0(0) => v1_reg_0(0)
    );
\gic0.gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => c1_n_0,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => c1_n_0,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 575 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 143 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end design_1_auto_us_cc_df_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of design_1_auto_us_cc_df_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.design_1_auto_us_cc_df_0_blk_mem_gen_prim_width
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
\ramloop[1].ram.r\: entity work.\design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(71 downto 0) => dina(143 downto 72),
      doutb(71 downto 0) => doutb(143 downto 72),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(15 downto 8)
    );
\ramloop[2].ram.r\: entity work.\design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(215 downto 144),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(23 downto 16)
    );
\ramloop[3].ram.r\: entity work.\design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(71 downto 0) => dina(143 downto 72),
      doutb(71 downto 0) => doutb(287 downto 216),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(31 downto 24)
    );
\ramloop[4].ram.r\: entity work.\design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(359 downto 288),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(39 downto 32)
    );
\ramloop[5].ram.r\: entity work.\design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(71 downto 0) => dina(143 downto 72),
      doutb(71 downto 0) => doutb(431 downto 360),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(47 downto 40)
    );
\ramloop[6].ram.r\: entity work.\design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(503 downto 432),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(55 downto 48)
    );
\ramloop[7].ram.r\: entity work.\design_1_auto_us_cc_df_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(71 downto 0) => dina(143 downto 72),
      doutb(71 downto 0) => doutb(575 downto 504),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(63 downto 56)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_fifo_generator_ramfifo is
  port (
    empty : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end design_1_auto_us_cc_df_0_fifo_generator_ramfifo;

architecture STRUCTURE of design_1_auto_us_cc_df_0_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_8\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\design_1_auto_us_cc_df_0_clk_x_pntrs__xdcDup__1\
     port map (
      Q(4 downto 0) => p_0_out(4 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      \dest_out_bin_ff_reg[0]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      \dest_out_bin_ff_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[3]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      ram_empty_i_reg(2 downto 0) => rd_pntr_plus1(4 downto 2),
      ram_full_i_reg(1 downto 0) => p_14_out(1 downto 0),
      ram_full_i_reg_0(1 downto 0) => wr_pntr_plus2(1 downto 0),
      rd_clk => rd_clk,
      \src_gray_ff_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.design_1_auto_us_cc_df_0_rd_logic
     port map (
      Q(2 downto 0) => rd_pntr_plus1(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      empty => empty,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_1,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_1_auto_us_cc_df_0_wr_logic
     port map (
      AR(0) => rstblk_n_0,
      Q(1 downto 0) => wr_pntr_plus2(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      \gic0.gc0.count_d1_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
rstblk: entity work.\design_1_auto_us_cc_df_0_reset_blk_ramfifo__xdcDup__1\
     port map (
      AR(0) => rstblk_n_0,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_1,
      rd_clk => rd_clk,
      rst => rst,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    src_in : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 98 downto 0 );
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 98 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized0\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\design_1_auto_us_cc_df_0_clk_x_pntrs__xdcDup__2\
     port map (
      Q(1 downto 0) => p_14_out(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(4 downto 3),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[0]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      \dest_out_bin_ff_reg[0]_1\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      m_aclk => m_aclk,
      ram_empty_fb_i_reg(3 downto 0) => rd_pntr_plus1(3 downto 0),
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_1\,
      ram_empty_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.rd_n_8\,
      ram_full_i_reg(1 downto 0) => wr_pntr_plus2(1 downto 0),
      s_aclk => s_aclk,
      \src_gray_ff_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \src_gray_ff_reg[4]_0\(4 downto 0) => p_13_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_auto_us_cc_df_0_rd_logic__parameterized0\
     port map (
      E(0) => ram_rd_en_i,
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      WR_PNTR_RD(1 downto 0) => p_24_out(4 downto 3),
      \gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.rd_n_8\,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_1,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gntv_or_sync_fifo.gl0.rd_n_1\,
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\(0) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_auto_us_cc_df_0_wr_logic__parameterized0\
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(1 downto 0) => wr_pntr_plus2(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      \gic0.gc0.count_d1_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg_1 => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_auto_us_cc_df_0_memory__parameterized0\
     port map (
      DI(98 downto 0) => DI(98 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      Q(98 downto 0) => Q(98 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(0) => p_20_out,
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => p_0_out_0(4 downto 0),
      \gpr1.dout_i_reg[1]_1\(4 downto 0) => p_13_out(4 downto 0),
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
rstblk: entity work.\design_1_auto_us_cc_df_0_reset_blk_ramfifo__parameterized0__xdcDup__1\
     port map (
      AR(0) => rstblk_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_1,
      \out\ => rst_full_ff_i,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized1\ is
  port (
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized1\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\design_1_auto_us_cc_df_0_clk_x_pntrs__xdcDup__3\
     port map (
      Q(1 downto 0) => p_14_out(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(4 downto 3),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[0]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      \dest_out_bin_ff_reg[0]_1\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      m_aclk => m_aclk,
      ram_empty_fb_i_reg(3 downto 0) => rd_pntr_plus1(3 downto 0),
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_2\,
      ram_empty_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.rd_n_8\,
      ram_full_i_reg(1 downto 0) => wr_pntr_plus2(1 downto 0),
      s_aclk => s_aclk,
      \src_gray_ff_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \src_gray_ff_reg[4]_0\(4 downto 0) => p_13_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_auto_us_cc_df_0_rd_logic__parameterized1\
     port map (
      E(0) => ram_rd_en_i,
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      WR_PNTR_RD(1 downto 0) => p_24_out(4 downto 3),
      \gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.rd_n_8\,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_1,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gntv_or_sync_fifo.gl0.rd_n_2\,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_auto_us_cc_df_0_wr_logic__parameterized0_21\
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(1 downto 0) => wr_pntr_plus2(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      \gic0.gc0.count_d1_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg_1 => rst_full_gen_i
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_auto_us_cc_df_0_memory__parameterized1\
     port map (
      E(0) => ram_rd_en_i,
      I240(4 downto 0) => p_13_out(4 downto 0),
      \goreg_dm.dout_i_reg[1]_0\ => rstblk_n_1,
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_0_out_0(4 downto 0),
      m_aclk => m_aclk,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      p_20_out => p_20_out,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0)
    );
rstblk: entity work.\design_1_auto_us_cc_df_0_reset_blk_ramfifo__parameterized0__xdcDup__2\
     port map (
      AR(0) => rstblk_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_1,
      \out\ => rst_full_ff_i,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized2\ is
  port (
    src_in : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 92 downto 0 );
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 92 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized2\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.design_1_auto_us_cc_df_0_clk_x_pntrs
     port map (
      Q(1 downto 0) => p_14_out(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(4 downto 3),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[0]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      \dest_out_bin_ff_reg[0]_1\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      m_aclk => m_aclk,
      ram_empty_fb_i_reg(3 downto 0) => rd_pntr_plus1(3 downto 0),
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_1\,
      ram_empty_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.rd_n_8\,
      ram_full_i_reg(1 downto 0) => wr_pntr_plus2(1 downto 0),
      s_aclk => s_aclk,
      \src_gray_ff_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \src_gray_ff_reg[4]_0\(4 downto 0) => p_13_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_auto_us_cc_df_0_rd_logic__parameterized2\
     port map (
      E(0) => ram_rd_en_i,
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      WR_PNTR_RD(1 downto 0) => p_24_out(4 downto 3),
      \gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.rd_n_8\,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_1,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gntv_or_sync_fifo.gl0.rd_n_1\,
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\(0) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_auto_us_cc_df_0_wr_logic__parameterized1\
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(1 downto 0) => wr_pntr_plus2(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      \gic0.gc0.count_d1_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg_1 => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_auto_us_cc_df_0_memory__parameterized2\
     port map (
      DI(92 downto 0) => DI(92 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      Q(92 downto 0) => Q(92 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(0) => p_20_out,
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => p_0_out_0(4 downto 0),
      \gpr1.dout_i_reg[1]_1\(4 downto 0) => p_13_out(4 downto 0),
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
rstblk: entity work.\design_1_auto_us_cc_df_0_reset_blk_ramfifo__parameterized0\
     port map (
      AR(0) => rstblk_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_1,
      \out\ => rst_full_ff_i,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized3\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized3\ : entity is "fifo_generator_ramfifo";
end \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized3\ is
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_auto_us_cc_df_0_rd_logic__parameterized3_9\
     port map (
      E(0) => dout_i,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      clk => clk,
      dm_rd_en => dm_rd_en,
      empty => empty,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_7_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en,
      srst => srst
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_auto_us_cc_df_0_wr_logic__parameterized2_10\
     port map (
      E(0) => p_17_out,
      Q(4 downto 0) => p_11_out(4 downto 0),
      clk => clk,
      full => full,
      \out\ => p_2_out,
      ram_empty_fb_i_i_2(4 downto 0) => rd_pntr_plus1(4 downto 0),
      ram_empty_i_reg(0) => p_7_out,
      ram_full_fb_i_i_3(4 downto 0) => p_0_out_0(4 downto 0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_auto_us_cc_df_0_memory__parameterized3\
     port map (
      E(0) => p_17_out,
      Q(4 downto 0) => p_11_out(4 downto 0),
      clk => clk,
      din(33 downto 0) => din(33 downto 0),
      dm_rd_en => dm_rd_en,
      dout(32 downto 0) => dout(32 downto 0),
      \goreg_dm.dout_i_reg[32]_0\(0) => dout_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_0_out_0(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized4\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 22 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized4\ : entity is "fifo_generator_ramfifo";
end \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized4\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized4\ is
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_auto_us_cc_df_0_rd_logic__parameterized3\
     port map (
      E(0) => dout_i,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      clk => clk,
      dm_rd_en => dm_rd_en,
      empty => empty,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_7_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en,
      srst => srst
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_auto_us_cc_df_0_wr_logic__parameterized2\
     port map (
      E(0) => p_17_out,
      Q(4 downto 0) => p_11_out(4 downto 0),
      clk => clk,
      full => full,
      \out\ => p_2_out,
      ram_empty_fb_i_i_2(4 downto 0) => rd_pntr_plus1(4 downto 0),
      ram_empty_i_reg(0) => p_7_out,
      ram_full_fb_i_i_3(4 downto 0) => p_0_out_0(4 downto 0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_auto_us_cc_df_0_memory__parameterized4\
     port map (
      E(0) => p_17_out,
      Q(4 downto 0) => p_11_out(4 downto 0),
      clk => clk,
      din(22 downto 0) => din(22 downto 0),
      dm_rd_en => dm_rd_en,
      dout(17 downto 0) => dout(17 downto 0),
      \goreg_dm.dout_i_reg[22]_0\(0) => dout_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_0_out_0(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_rd_logic__parameterized4\ is
  port (
    empty : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_rd_logic__parameterized4\ : entity is "rd_logic";
end \design_1_auto_us_cc_df_0_rd_logic__parameterized4\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_rd_logic__parameterized4\ is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gr1.gr1_int.rfwft_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.design_1_auto_us_cc_df_0_rd_fwft_6
     port map (
      E(0) => p_8_out,
      empty => empty,
      \gpr1.dout_i_reg_pipe_35_reg\ => p_2_out,
      \gpregsm1.curr_fwft_state_reg[0]_0\ => \gpregsm1.curr_fwft_state_reg[0]\,
      \gpregsm1.curr_fwft_state_reg[0]_1\ => \gpregsm1.curr_fwft_state_reg[0]_0\,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[8]_0\,
      \out\(1) => \gr1.gr1_int.rfwft_n_0\,
      \out\(0) => p_0_in(0),
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gras.rsts\: entity work.\design_1_auto_us_cc_df_0_rd_status_flags_as__parameterized0\
     port map (
      \out\ => p_2_out,
      ram_empty_fb_i_reg_0(0) => ram_empty_fb_i_reg(0),
      ram_empty_fb_i_reg_1(0) => ram_empty_fb_i_reg_0(0),
      ram_empty_fb_i_reg_2(1) => \gr1.gr1_int.rfwft_n_0\,
      ram_empty_fb_i_reg_2(0) => p_0_in(0),
      ram_empty_i_reg_0 => \gc0.count_d1_reg[8]_0\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
rpntr: entity work.\design_1_auto_us_cc_df_0_rd_bin_cntr__parameterized1\
     port map (
      E(0) => p_8_out,
      Q(0) => Q(0),
      WR_PNTR_RD(7 downto 0) => WR_PNTR_RD(7 downto 0),
      \gc0.count_d1_reg[8]_0\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gc0.count_d1_reg[8]_1\ => \gc0.count_d1_reg[8]_0\,
      rd_clk => rd_clk,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_wr_logic__parameterized3\ is
  port (
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[7]\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]\ : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]_0\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]_0\ : out STD_LOGIC;
    ram_full_fb_i_reg_1 : out STD_LOGIC;
    ram_full_fb_i_reg_2 : out STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_wr_logic__parameterized3\ : entity is "wr_logic";
end \design_1_auto_us_cc_df_0_wr_logic__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_wr_logic__parameterized3\ is
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gwas.wsts_n_1\ : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
begin
\gwas.wsts\: entity work.\design_1_auto_us_cc_df_0_wr_status_flags_as__parameterized1\
     port map (
      AR(0) => AR(0),
      E(0) => p_20_out,
      full => full,
      \gmux.gm[4].gms.ms\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => \gwas.wsts_n_1\,
      v1_reg(0) => \c1/v1_reg\(4),
      v1_reg_0(0) => \c2/v1_reg\(4),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.\design_1_auto_us_cc_df_0_wr_bin_cntr__parameterized1\
     port map (
      AR(0) => AR(0),
      E(0) => p_20_out,
      Q(7 downto 0) => Q(7 downto 0),
      RD_PNTR_WR(0) => RD_PNTR_WR(0),
      \gic0.gc0.count_d1_reg[7]_0\(7 downto 0) => \gic0.gc0.count_d1_reg[7]\(7 downto 0),
      \gic0.gc0.count_d2_reg[6]_0\ => \gic0.gc0.count_d2_reg[6]\,
      \gic0.gc0.count_d2_reg[6]_1\ => \gic0.gc0.count_d2_reg[6]_0\,
      \gic0.gc0.count_d2_reg[7]_0\ => \gic0.gc0.count_d2_reg[7]\,
      \gic0.gc0.count_d2_reg[8]_0\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \gic0.gc0.count_d2_reg[8]_1\ => \gic0.gc0.count_d2_reg[8]_0\,
      \out\ => \gwas.wsts_n_1\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      ram_full_fb_i_reg_1 => ram_full_fb_i_reg_1,
      ram_full_fb_i_reg_2 => ram_full_fb_i_reg_2,
      v1_reg(0) => \c1/v1_reg\(4),
      v1_reg_0(0) => \c2/v1_reg\(4),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 575 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 143 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end design_1_auto_us_cc_df_0_blk_mem_gen_top;

architecture STRUCTURE of design_1_auto_us_cc_df_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.design_1_auto_us_cc_df_0_blk_mem_gen_generic_cstr
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(143 downto 0) => dina(143 downto 0),
      doutb(575 downto 0) => doutb(575 downto 0),
      ena => ena,
      enb => enb,
      wea(63 downto 0) => wea(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized5\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_dm.dout_i_reg[0]_0\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized5\ : entity is "fifo_generator_ramfifo";
end \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized5\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_30\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_33\ : STD_LOGIC;
  signal \^gpregsm1.curr_fwft_state_reg[0]\ : STD_LOGIC;
  signal \gras.rsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gras.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gwas.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwas.wsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \gpregsm1.curr_fwft_state_reg[0]\ <= \^gpregsm1.curr_fwft_state_reg[0]\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.\design_1_auto_us_cc_df_0_clk_x_pntrs__parameterized0\
     port map (
      Q(8 downto 6) => \^q\(2 downto 0),
      Q(5 downto 0) => p_0_out(5 downto 0),
      RD_PNTR_WR(0) => p_25_out(8),
      WR_PNTR_RD(7 downto 0) => p_24_out(7 downto 0),
      \gmux.gm[3].gms.ms\(7 downto 0) => p_14_out(7 downto 0),
      \gmux.gm[3].gms.ms_0\(7 downto 0) => wr_pntr_plus2(7 downto 0),
      \gmux.gm[4].gms.ms\(0) => rd_pntr_plus1(8),
      rd_clk => rd_clk,
      \src_gray_ff_reg[8]\(8 downto 0) => p_13_out(8 downto 0),
      v1_reg(0) => \gras.rsts/c0/v1_reg\(4),
      v1_reg_0(0) => \gras.rsts/c1/v1_reg\(4),
      v1_reg_1(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_2(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_auto_us_cc_df_0_rd_logic__parameterized4\
     port map (
      Q(0) => rd_pntr_plus1(8),
      WR_PNTR_RD(7 downto 0) => p_24_out(7 downto 0),
      empty => empty,
      \gc0.count_d1_reg[8]\(8 downto 6) => \^q\(2 downto 0),
      \gc0.count_d1_reg[8]\(5 downto 0) => p_0_out(5 downto 0),
      \gc0.count_d1_reg[8]_0\ => rstblk_n_1,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpregsm1.curr_fwft_state_reg[0]_0\ => \^gpregsm1.curr_fwft_state_reg[0]\,
      ram_empty_fb_i_reg(0) => \gras.rsts/c0/v1_reg\(4),
      ram_empty_fb_i_reg_0(0) => \gras.rsts/c1/v1_reg\(4),
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_auto_us_cc_df_0_wr_logic__parameterized3\
     port map (
      AR(0) => rstblk_n_0,
      Q(7 downto 0) => wr_pntr_plus2(7 downto 0),
      RD_PNTR_WR(0) => p_25_out(8),
      full => full,
      \gic0.gc0.count_d1_reg[7]\(7 downto 0) => p_14_out(7 downto 0),
      \gic0.gc0.count_d2_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \gic0.gc0.count_d2_reg[6]_0\ => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \gic0.gc0.count_d2_reg[7]\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => p_13_out(8 downto 0),
      \gic0.gc0.count_d2_reg[8]_0\ => \gntv_or_sync_fifo.gl0.wr_n_29\,
      \gmux.gm[4].gms.ms\(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_17\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_30\,
      ram_full_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_32\,
      ram_full_fb_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_33\,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_auto_us_cc_df_0_memory__parameterized5\
     port map (
      din(1 downto 0) => din(1 downto 0),
      dout(1 downto 0) => dout(1 downto 0),
      \goreg_dm.dout_i_reg[0]_0\ => \goreg_dm.dout_i_reg[0]_0\,
      \goreg_dm.dout_i_reg[0]_1\ => \goreg_dm.dout_i_reg[0]_1\,
      \goreg_dm.dout_i_reg[0]_2\ => \goreg_dm.dout_i_reg[0]\,
      \goreg_dm.dout_i_reg[1]_0\ => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpr1.dout_i_reg_pipe_28_reg\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gpr1.dout_i_reg_pipe_28_reg_0\(5 downto 0) => p_0_out(5 downto 0),
      \gpr1.dout_i_reg_pipe_28_reg_1\(5 downto 0) => p_13_out(5 downto 0),
      \gpr1.dout_i_reg_pipe_29_reg\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gpr1.dout_i_reg_pipe_30_reg\ => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \gpr1.dout_i_reg_pipe_31_reg\ => \gntv_or_sync_fifo.gl0.wr_n_30\,
      \gpr1.dout_i_reg_pipe_32_reg\ => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \gpr1.dout_i_reg_pipe_33_reg\ => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \gpr1.dout_i_reg_pipe_34_reg\ => \gntv_or_sync_fifo.gl0.wr_n_33\,
      \gpr1.dout_i_reg_pipe_35_reg\ => \^gpregsm1.curr_fwft_state_reg[0]\,
      \gpr1.dout_i_reg_pipe_35_reg_0\ => \gntv_or_sync_fifo.gl0.wr_n_29\,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.design_1_auto_us_cc_df_0_reset_blk_ramfifo
     port map (
      AR(0) => rstblk_n_0,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_1,
      rd_clk => rd_clk,
      rst => rst,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end design_1_auto_us_cc_df_0_fifo_generator_top;

architecture STRUCTURE of design_1_auto_us_cc_df_0_fifo_generator_top is
begin
\grf.rf\: entity work.design_1_auto_us_cc_df_0_fifo_generator_ramfifo
     port map (
      empty => empty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized0\ is
  port (
    src_in : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 98 downto 0 );
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 98 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized0\
     port map (
      DI(98 downto 0) => DI(98 downto 0),
      Q(98 downto 0) => Q(98 downto 0),
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized1\ is
  port (
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized1\
     port map (
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized2\ is
  port (
    src_in : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 92 downto 0 );
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 92 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized2\
     port map (
      DI(92 downto 0) => DI(92 downto 0),
      Q(92 downto 0) => Q(92 downto 0),
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized3\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized3\ : entity is "fifo_generator_top";
end \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized3\ is
begin
\grf.rf\: entity work.\design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized3\
     port map (
      clk => clk,
      din(33 downto 0) => din(33 downto 0),
      dout(32 downto 0) => dout(32 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized4\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 22 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized4\ : entity is "fifo_generator_top";
end \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized4\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized4\ is
begin
\grf.rf\: entity work.\design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized4\
     port map (
      clk => clk,
      din(22 downto 0) => din(22 downto 0),
      dout(17 downto 0) => dout(17 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 575 downto 0 );
    clkb : in STD_LOGIC;
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 143 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.design_1_auto_us_cc_df_0_blk_mem_gen_top
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(143 downto 0) => dina(143 downto 0),
      doutb(575 downto 0) => doutb(575 downto 0),
      ena => ena,
      enb => enb,
      wea(63 downto 0) => wea(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized5\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_dm.dout_i_reg[0]_0\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized5\ : entity is "fifo_generator_top";
end \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized5\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_top__parameterized5\ is
begin
\grf.rf\: entity work.\design_1_auto_us_cc_df_0_fifo_generator_ramfifo__parameterized5\
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      din(1 downto 0) => din(1 downto 0),
      dout(1 downto 0) => dout(1 downto 0),
      empty => empty,
      full => full,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \goreg_dm.dout_i_reg[0]_0\ => \goreg_dm.dout_i_reg[0]_0\,
      \goreg_dm.dout_i_reg[0]_1\ => \goreg_dm.dout_i_reg[0]_1\,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth is
  port (
    empty : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth;

architecture STRUCTURE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth is
begin
\gconvfifo.rf\: entity work.design_1_auto_us_cc_df_0_fifo_generator_top
     port map (
      empty => empty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 98 downto 0 );
    s_axi_awready : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 98 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized0\ : entity is "fifo_generator_v13_2_4_synth";
end \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized0\ is
  signal \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1_n_0\ : STD_LOGIC;
  signal wr_rst_busy_wach : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is "TRUE";
begin
\gaxi_full_lite.gwrite_ch.gwach2.axi_wach\: entity work.\design_1_auto_us_cc_df_0_fifo_generator_top__parameterized0\
     port map (
      DI(98 downto 0) => DI(98 downto 0),
      Q(98 downto 0) => Q(98 downto 0),
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      src_in => wr_rst_busy_wach
    );
\gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2__2\
     port map (
      dest_clk => m_aclk,
      dest_out => \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1_n_0\,
      src_clk => s_aclk,
      src_in => wr_rst_busy_wach
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized1\ is
  port (
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized1\ : entity is "fifo_generator_v13_2_4_synth";
end \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized1\ is
begin
\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch\: entity work.\design_1_auto_us_cc_df_0_fifo_generator_top__parameterized1\
     port map (
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 92 downto 0 );
    s_axi_arready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 92 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized2\ : entity is "fifo_generator_v13_2_4_synth";
end \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized2\ is
  signal \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3_n_0\ : STD_LOGIC;
  signal wr_rst_busy_rach : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is "TRUE";
begin
\gaxi_full_lite.gread_ch.grach2.axi_rach\: entity work.\design_1_auto_us_cc_df_0_fifo_generator_top__parameterized2\
     port map (
      DI(92 downto 0) => DI(92 downto 0),
      Q(92 downto 0) => Q(92 downto 0),
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      src_in => wr_rst_busy_rach
    );
\gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\: entity work.\design_1_auto_us_cc_df_0_xpm_cdc_single__parameterized2\
     port map (
      dest_clk => m_aclk,
      dest_out => \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3_n_0\,
      src_clk => s_aclk,
      src_in => wr_rst_busy_rach
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized3\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized3\ : entity is "fifo_generator_v13_2_4_synth";
end \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized3\ is
begin
\gconvfifo.rf\: entity work.\design_1_auto_us_cc_df_0_fifo_generator_top__parameterized3\
     port map (
      clk => clk,
      din(33 downto 0) => din(33 downto 0),
      dout(32 downto 0) => dout(32 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized4\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 22 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized4\ : entity is "fifo_generator_v13_2_4_synth";
end \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized4\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized4\ is
begin
\gconvfifo.rf\: entity work.\design_1_auto_us_cc_df_0_fifo_generator_top__parameterized4\
     port map (
      clk => clk,
      din(22 downto 0) => din(22 downto 0),
      dout(17 downto 0) => dout(17 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 63 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 575 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 575 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 63 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 575 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 575 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 575 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 575 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "ECCHSIAO32-7";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "";
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "BlankString";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "BlankString";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 512;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 512;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 576;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 576;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "GENERATE_X_ONLY";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 64;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 64;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 512;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 512;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 576;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is 576;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "kintex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 : entity is "yes";
end design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3;

architecture STRUCTURE of design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(575) <= \<const0>\;
  douta(574) <= \<const0>\;
  douta(573) <= \<const0>\;
  douta(572) <= \<const0>\;
  douta(571) <= \<const0>\;
  douta(570) <= \<const0>\;
  douta(569) <= \<const0>\;
  douta(568) <= \<const0>\;
  douta(567) <= \<const0>\;
  douta(566) <= \<const0>\;
  douta(565) <= \<const0>\;
  douta(564) <= \<const0>\;
  douta(563) <= \<const0>\;
  douta(562) <= \<const0>\;
  douta(561) <= \<const0>\;
  douta(560) <= \<const0>\;
  douta(559) <= \<const0>\;
  douta(558) <= \<const0>\;
  douta(557) <= \<const0>\;
  douta(556) <= \<const0>\;
  douta(555) <= \<const0>\;
  douta(554) <= \<const0>\;
  douta(553) <= \<const0>\;
  douta(552) <= \<const0>\;
  douta(551) <= \<const0>\;
  douta(550) <= \<const0>\;
  douta(549) <= \<const0>\;
  douta(548) <= \<const0>\;
  douta(547) <= \<const0>\;
  douta(546) <= \<const0>\;
  douta(545) <= \<const0>\;
  douta(544) <= \<const0>\;
  douta(543) <= \<const0>\;
  douta(542) <= \<const0>\;
  douta(541) <= \<const0>\;
  douta(540) <= \<const0>\;
  douta(539) <= \<const0>\;
  douta(538) <= \<const0>\;
  douta(537) <= \<const0>\;
  douta(536) <= \<const0>\;
  douta(535) <= \<const0>\;
  douta(534) <= \<const0>\;
  douta(533) <= \<const0>\;
  douta(532) <= \<const0>\;
  douta(531) <= \<const0>\;
  douta(530) <= \<const0>\;
  douta(529) <= \<const0>\;
  douta(528) <= \<const0>\;
  douta(527) <= \<const0>\;
  douta(526) <= \<const0>\;
  douta(525) <= \<const0>\;
  douta(524) <= \<const0>\;
  douta(523) <= \<const0>\;
  douta(522) <= \<const0>\;
  douta(521) <= \<const0>\;
  douta(520) <= \<const0>\;
  douta(519) <= \<const0>\;
  douta(518) <= \<const0>\;
  douta(517) <= \<const0>\;
  douta(516) <= \<const0>\;
  douta(515) <= \<const0>\;
  douta(514) <= \<const0>\;
  douta(513) <= \<const0>\;
  douta(512) <= \<const0>\;
  douta(511) <= \<const0>\;
  douta(510) <= \<const0>\;
  douta(509) <= \<const0>\;
  douta(508) <= \<const0>\;
  douta(507) <= \<const0>\;
  douta(506) <= \<const0>\;
  douta(505) <= \<const0>\;
  douta(504) <= \<const0>\;
  douta(503) <= \<const0>\;
  douta(502) <= \<const0>\;
  douta(501) <= \<const0>\;
  douta(500) <= \<const0>\;
  douta(499) <= \<const0>\;
  douta(498) <= \<const0>\;
  douta(497) <= \<const0>\;
  douta(496) <= \<const0>\;
  douta(495) <= \<const0>\;
  douta(494) <= \<const0>\;
  douta(493) <= \<const0>\;
  douta(492) <= \<const0>\;
  douta(491) <= \<const0>\;
  douta(490) <= \<const0>\;
  douta(489) <= \<const0>\;
  douta(488) <= \<const0>\;
  douta(487) <= \<const0>\;
  douta(486) <= \<const0>\;
  douta(485) <= \<const0>\;
  douta(484) <= \<const0>\;
  douta(483) <= \<const0>\;
  douta(482) <= \<const0>\;
  douta(481) <= \<const0>\;
  douta(480) <= \<const0>\;
  douta(479) <= \<const0>\;
  douta(478) <= \<const0>\;
  douta(477) <= \<const0>\;
  douta(476) <= \<const0>\;
  douta(475) <= \<const0>\;
  douta(474) <= \<const0>\;
  douta(473) <= \<const0>\;
  douta(472) <= \<const0>\;
  douta(471) <= \<const0>\;
  douta(470) <= \<const0>\;
  douta(469) <= \<const0>\;
  douta(468) <= \<const0>\;
  douta(467) <= \<const0>\;
  douta(466) <= \<const0>\;
  douta(465) <= \<const0>\;
  douta(464) <= \<const0>\;
  douta(463) <= \<const0>\;
  douta(462) <= \<const0>\;
  douta(461) <= \<const0>\;
  douta(460) <= \<const0>\;
  douta(459) <= \<const0>\;
  douta(458) <= \<const0>\;
  douta(457) <= \<const0>\;
  douta(456) <= \<const0>\;
  douta(455) <= \<const0>\;
  douta(454) <= \<const0>\;
  douta(453) <= \<const0>\;
  douta(452) <= \<const0>\;
  douta(451) <= \<const0>\;
  douta(450) <= \<const0>\;
  douta(449) <= \<const0>\;
  douta(448) <= \<const0>\;
  douta(447) <= \<const0>\;
  douta(446) <= \<const0>\;
  douta(445) <= \<const0>\;
  douta(444) <= \<const0>\;
  douta(443) <= \<const0>\;
  douta(442) <= \<const0>\;
  douta(441) <= \<const0>\;
  douta(440) <= \<const0>\;
  douta(439) <= \<const0>\;
  douta(438) <= \<const0>\;
  douta(437) <= \<const0>\;
  douta(436) <= \<const0>\;
  douta(435) <= \<const0>\;
  douta(434) <= \<const0>\;
  douta(433) <= \<const0>\;
  douta(432) <= \<const0>\;
  douta(431) <= \<const0>\;
  douta(430) <= \<const0>\;
  douta(429) <= \<const0>\;
  douta(428) <= \<const0>\;
  douta(427) <= \<const0>\;
  douta(426) <= \<const0>\;
  douta(425) <= \<const0>\;
  douta(424) <= \<const0>\;
  douta(423) <= \<const0>\;
  douta(422) <= \<const0>\;
  douta(421) <= \<const0>\;
  douta(420) <= \<const0>\;
  douta(419) <= \<const0>\;
  douta(418) <= \<const0>\;
  douta(417) <= \<const0>\;
  douta(416) <= \<const0>\;
  douta(415) <= \<const0>\;
  douta(414) <= \<const0>\;
  douta(413) <= \<const0>\;
  douta(412) <= \<const0>\;
  douta(411) <= \<const0>\;
  douta(410) <= \<const0>\;
  douta(409) <= \<const0>\;
  douta(408) <= \<const0>\;
  douta(407) <= \<const0>\;
  douta(406) <= \<const0>\;
  douta(405) <= \<const0>\;
  douta(404) <= \<const0>\;
  douta(403) <= \<const0>\;
  douta(402) <= \<const0>\;
  douta(401) <= \<const0>\;
  douta(400) <= \<const0>\;
  douta(399) <= \<const0>\;
  douta(398) <= \<const0>\;
  douta(397) <= \<const0>\;
  douta(396) <= \<const0>\;
  douta(395) <= \<const0>\;
  douta(394) <= \<const0>\;
  douta(393) <= \<const0>\;
  douta(392) <= \<const0>\;
  douta(391) <= \<const0>\;
  douta(390) <= \<const0>\;
  douta(389) <= \<const0>\;
  douta(388) <= \<const0>\;
  douta(387) <= \<const0>\;
  douta(386) <= \<const0>\;
  douta(385) <= \<const0>\;
  douta(384) <= \<const0>\;
  douta(383) <= \<const0>\;
  douta(382) <= \<const0>\;
  douta(381) <= \<const0>\;
  douta(380) <= \<const0>\;
  douta(379) <= \<const0>\;
  douta(378) <= \<const0>\;
  douta(377) <= \<const0>\;
  douta(376) <= \<const0>\;
  douta(375) <= \<const0>\;
  douta(374) <= \<const0>\;
  douta(373) <= \<const0>\;
  douta(372) <= \<const0>\;
  douta(371) <= \<const0>\;
  douta(370) <= \<const0>\;
  douta(369) <= \<const0>\;
  douta(368) <= \<const0>\;
  douta(367) <= \<const0>\;
  douta(366) <= \<const0>\;
  douta(365) <= \<const0>\;
  douta(364) <= \<const0>\;
  douta(363) <= \<const0>\;
  douta(362) <= \<const0>\;
  douta(361) <= \<const0>\;
  douta(360) <= \<const0>\;
  douta(359) <= \<const0>\;
  douta(358) <= \<const0>\;
  douta(357) <= \<const0>\;
  douta(356) <= \<const0>\;
  douta(355) <= \<const0>\;
  douta(354) <= \<const0>\;
  douta(353) <= \<const0>\;
  douta(352) <= \<const0>\;
  douta(351) <= \<const0>\;
  douta(350) <= \<const0>\;
  douta(349) <= \<const0>\;
  douta(348) <= \<const0>\;
  douta(347) <= \<const0>\;
  douta(346) <= \<const0>\;
  douta(345) <= \<const0>\;
  douta(344) <= \<const0>\;
  douta(343) <= \<const0>\;
  douta(342) <= \<const0>\;
  douta(341) <= \<const0>\;
  douta(340) <= \<const0>\;
  douta(339) <= \<const0>\;
  douta(338) <= \<const0>\;
  douta(337) <= \<const0>\;
  douta(336) <= \<const0>\;
  douta(335) <= \<const0>\;
  douta(334) <= \<const0>\;
  douta(333) <= \<const0>\;
  douta(332) <= \<const0>\;
  douta(331) <= \<const0>\;
  douta(330) <= \<const0>\;
  douta(329) <= \<const0>\;
  douta(328) <= \<const0>\;
  douta(327) <= \<const0>\;
  douta(326) <= \<const0>\;
  douta(325) <= \<const0>\;
  douta(324) <= \<const0>\;
  douta(323) <= \<const0>\;
  douta(322) <= \<const0>\;
  douta(321) <= \<const0>\;
  douta(320) <= \<const0>\;
  douta(319) <= \<const0>\;
  douta(318) <= \<const0>\;
  douta(317) <= \<const0>\;
  douta(316) <= \<const0>\;
  douta(315) <= \<const0>\;
  douta(314) <= \<const0>\;
  douta(313) <= \<const0>\;
  douta(312) <= \<const0>\;
  douta(311) <= \<const0>\;
  douta(310) <= \<const0>\;
  douta(309) <= \<const0>\;
  douta(308) <= \<const0>\;
  douta(307) <= \<const0>\;
  douta(306) <= \<const0>\;
  douta(305) <= \<const0>\;
  douta(304) <= \<const0>\;
  douta(303) <= \<const0>\;
  douta(302) <= \<const0>\;
  douta(301) <= \<const0>\;
  douta(300) <= \<const0>\;
  douta(299) <= \<const0>\;
  douta(298) <= \<const0>\;
  douta(297) <= \<const0>\;
  douta(296) <= \<const0>\;
  douta(295) <= \<const0>\;
  douta(294) <= \<const0>\;
  douta(293) <= \<const0>\;
  douta(292) <= \<const0>\;
  douta(291) <= \<const0>\;
  douta(290) <= \<const0>\;
  douta(289) <= \<const0>\;
  douta(288) <= \<const0>\;
  douta(287) <= \<const0>\;
  douta(286) <= \<const0>\;
  douta(285) <= \<const0>\;
  douta(284) <= \<const0>\;
  douta(283) <= \<const0>\;
  douta(282) <= \<const0>\;
  douta(281) <= \<const0>\;
  douta(280) <= \<const0>\;
  douta(279) <= \<const0>\;
  douta(278) <= \<const0>\;
  douta(277) <= \<const0>\;
  douta(276) <= \<const0>\;
  douta(275) <= \<const0>\;
  douta(274) <= \<const0>\;
  douta(273) <= \<const0>\;
  douta(272) <= \<const0>\;
  douta(271) <= \<const0>\;
  douta(270) <= \<const0>\;
  douta(269) <= \<const0>\;
  douta(268) <= \<const0>\;
  douta(267) <= \<const0>\;
  douta(266) <= \<const0>\;
  douta(265) <= \<const0>\;
  douta(264) <= \<const0>\;
  douta(263) <= \<const0>\;
  douta(262) <= \<const0>\;
  douta(261) <= \<const0>\;
  douta(260) <= \<const0>\;
  douta(259) <= \<const0>\;
  douta(258) <= \<const0>\;
  douta(257) <= \<const0>\;
  douta(256) <= \<const0>\;
  douta(255) <= \<const0>\;
  douta(254) <= \<const0>\;
  douta(253) <= \<const0>\;
  douta(252) <= \<const0>\;
  douta(251) <= \<const0>\;
  douta(250) <= \<const0>\;
  douta(249) <= \<const0>\;
  douta(248) <= \<const0>\;
  douta(247) <= \<const0>\;
  douta(246) <= \<const0>\;
  douta(245) <= \<const0>\;
  douta(244) <= \<const0>\;
  douta(243) <= \<const0>\;
  douta(242) <= \<const0>\;
  douta(241) <= \<const0>\;
  douta(240) <= \<const0>\;
  douta(239) <= \<const0>\;
  douta(238) <= \<const0>\;
  douta(237) <= \<const0>\;
  douta(236) <= \<const0>\;
  douta(235) <= \<const0>\;
  douta(234) <= \<const0>\;
  douta(233) <= \<const0>\;
  douta(232) <= \<const0>\;
  douta(231) <= \<const0>\;
  douta(230) <= \<const0>\;
  douta(229) <= \<const0>\;
  douta(228) <= \<const0>\;
  douta(227) <= \<const0>\;
  douta(226) <= \<const0>\;
  douta(225) <= \<const0>\;
  douta(224) <= \<const0>\;
  douta(223) <= \<const0>\;
  douta(222) <= \<const0>\;
  douta(221) <= \<const0>\;
  douta(220) <= \<const0>\;
  douta(219) <= \<const0>\;
  douta(218) <= \<const0>\;
  douta(217) <= \<const0>\;
  douta(216) <= \<const0>\;
  douta(215) <= \<const0>\;
  douta(214) <= \<const0>\;
  douta(213) <= \<const0>\;
  douta(212) <= \<const0>\;
  douta(211) <= \<const0>\;
  douta(210) <= \<const0>\;
  douta(209) <= \<const0>\;
  douta(208) <= \<const0>\;
  douta(207) <= \<const0>\;
  douta(206) <= \<const0>\;
  douta(205) <= \<const0>\;
  douta(204) <= \<const0>\;
  douta(203) <= \<const0>\;
  douta(202) <= \<const0>\;
  douta(201) <= \<const0>\;
  douta(200) <= \<const0>\;
  douta(199) <= \<const0>\;
  douta(198) <= \<const0>\;
  douta(197) <= \<const0>\;
  douta(196) <= \<const0>\;
  douta(195) <= \<const0>\;
  douta(194) <= \<const0>\;
  douta(193) <= \<const0>\;
  douta(192) <= \<const0>\;
  douta(191) <= \<const0>\;
  douta(190) <= \<const0>\;
  douta(189) <= \<const0>\;
  douta(188) <= \<const0>\;
  douta(187) <= \<const0>\;
  douta(186) <= \<const0>\;
  douta(185) <= \<const0>\;
  douta(184) <= \<const0>\;
  douta(183) <= \<const0>\;
  douta(182) <= \<const0>\;
  douta(181) <= \<const0>\;
  douta(180) <= \<const0>\;
  douta(179) <= \<const0>\;
  douta(178) <= \<const0>\;
  douta(177) <= \<const0>\;
  douta(176) <= \<const0>\;
  douta(175) <= \<const0>\;
  douta(174) <= \<const0>\;
  douta(173) <= \<const0>\;
  douta(172) <= \<const0>\;
  douta(171) <= \<const0>\;
  douta(170) <= \<const0>\;
  douta(169) <= \<const0>\;
  douta(168) <= \<const0>\;
  douta(167) <= \<const0>\;
  douta(166) <= \<const0>\;
  douta(165) <= \<const0>\;
  douta(164) <= \<const0>\;
  douta(163) <= \<const0>\;
  douta(162) <= \<const0>\;
  douta(161) <= \<const0>\;
  douta(160) <= \<const0>\;
  douta(159) <= \<const0>\;
  douta(158) <= \<const0>\;
  douta(157) <= \<const0>\;
  douta(156) <= \<const0>\;
  douta(155) <= \<const0>\;
  douta(154) <= \<const0>\;
  douta(153) <= \<const0>\;
  douta(152) <= \<const0>\;
  douta(151) <= \<const0>\;
  douta(150) <= \<const0>\;
  douta(149) <= \<const0>\;
  douta(148) <= \<const0>\;
  douta(147) <= \<const0>\;
  douta(146) <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(575) <= \<const0>\;
  s_axi_rdata(574) <= \<const0>\;
  s_axi_rdata(573) <= \<const0>\;
  s_axi_rdata(572) <= \<const0>\;
  s_axi_rdata(571) <= \<const0>\;
  s_axi_rdata(570) <= \<const0>\;
  s_axi_rdata(569) <= \<const0>\;
  s_axi_rdata(568) <= \<const0>\;
  s_axi_rdata(567) <= \<const0>\;
  s_axi_rdata(566) <= \<const0>\;
  s_axi_rdata(565) <= \<const0>\;
  s_axi_rdata(564) <= \<const0>\;
  s_axi_rdata(563) <= \<const0>\;
  s_axi_rdata(562) <= \<const0>\;
  s_axi_rdata(561) <= \<const0>\;
  s_axi_rdata(560) <= \<const0>\;
  s_axi_rdata(559) <= \<const0>\;
  s_axi_rdata(558) <= \<const0>\;
  s_axi_rdata(557) <= \<const0>\;
  s_axi_rdata(556) <= \<const0>\;
  s_axi_rdata(555) <= \<const0>\;
  s_axi_rdata(554) <= \<const0>\;
  s_axi_rdata(553) <= \<const0>\;
  s_axi_rdata(552) <= \<const0>\;
  s_axi_rdata(551) <= \<const0>\;
  s_axi_rdata(550) <= \<const0>\;
  s_axi_rdata(549) <= \<const0>\;
  s_axi_rdata(548) <= \<const0>\;
  s_axi_rdata(547) <= \<const0>\;
  s_axi_rdata(546) <= \<const0>\;
  s_axi_rdata(545) <= \<const0>\;
  s_axi_rdata(544) <= \<const0>\;
  s_axi_rdata(543) <= \<const0>\;
  s_axi_rdata(542) <= \<const0>\;
  s_axi_rdata(541) <= \<const0>\;
  s_axi_rdata(540) <= \<const0>\;
  s_axi_rdata(539) <= \<const0>\;
  s_axi_rdata(538) <= \<const0>\;
  s_axi_rdata(537) <= \<const0>\;
  s_axi_rdata(536) <= \<const0>\;
  s_axi_rdata(535) <= \<const0>\;
  s_axi_rdata(534) <= \<const0>\;
  s_axi_rdata(533) <= \<const0>\;
  s_axi_rdata(532) <= \<const0>\;
  s_axi_rdata(531) <= \<const0>\;
  s_axi_rdata(530) <= \<const0>\;
  s_axi_rdata(529) <= \<const0>\;
  s_axi_rdata(528) <= \<const0>\;
  s_axi_rdata(527) <= \<const0>\;
  s_axi_rdata(526) <= \<const0>\;
  s_axi_rdata(525) <= \<const0>\;
  s_axi_rdata(524) <= \<const0>\;
  s_axi_rdata(523) <= \<const0>\;
  s_axi_rdata(522) <= \<const0>\;
  s_axi_rdata(521) <= \<const0>\;
  s_axi_rdata(520) <= \<const0>\;
  s_axi_rdata(519) <= \<const0>\;
  s_axi_rdata(518) <= \<const0>\;
  s_axi_rdata(517) <= \<const0>\;
  s_axi_rdata(516) <= \<const0>\;
  s_axi_rdata(515) <= \<const0>\;
  s_axi_rdata(514) <= \<const0>\;
  s_axi_rdata(513) <= \<const0>\;
  s_axi_rdata(512) <= \<const0>\;
  s_axi_rdata(511) <= \<const0>\;
  s_axi_rdata(510) <= \<const0>\;
  s_axi_rdata(509) <= \<const0>\;
  s_axi_rdata(508) <= \<const0>\;
  s_axi_rdata(507) <= \<const0>\;
  s_axi_rdata(506) <= \<const0>\;
  s_axi_rdata(505) <= \<const0>\;
  s_axi_rdata(504) <= \<const0>\;
  s_axi_rdata(503) <= \<const0>\;
  s_axi_rdata(502) <= \<const0>\;
  s_axi_rdata(501) <= \<const0>\;
  s_axi_rdata(500) <= \<const0>\;
  s_axi_rdata(499) <= \<const0>\;
  s_axi_rdata(498) <= \<const0>\;
  s_axi_rdata(497) <= \<const0>\;
  s_axi_rdata(496) <= \<const0>\;
  s_axi_rdata(495) <= \<const0>\;
  s_axi_rdata(494) <= \<const0>\;
  s_axi_rdata(493) <= \<const0>\;
  s_axi_rdata(492) <= \<const0>\;
  s_axi_rdata(491) <= \<const0>\;
  s_axi_rdata(490) <= \<const0>\;
  s_axi_rdata(489) <= \<const0>\;
  s_axi_rdata(488) <= \<const0>\;
  s_axi_rdata(487) <= \<const0>\;
  s_axi_rdata(486) <= \<const0>\;
  s_axi_rdata(485) <= \<const0>\;
  s_axi_rdata(484) <= \<const0>\;
  s_axi_rdata(483) <= \<const0>\;
  s_axi_rdata(482) <= \<const0>\;
  s_axi_rdata(481) <= \<const0>\;
  s_axi_rdata(480) <= \<const0>\;
  s_axi_rdata(479) <= \<const0>\;
  s_axi_rdata(478) <= \<const0>\;
  s_axi_rdata(477) <= \<const0>\;
  s_axi_rdata(476) <= \<const0>\;
  s_axi_rdata(475) <= \<const0>\;
  s_axi_rdata(474) <= \<const0>\;
  s_axi_rdata(473) <= \<const0>\;
  s_axi_rdata(472) <= \<const0>\;
  s_axi_rdata(471) <= \<const0>\;
  s_axi_rdata(470) <= \<const0>\;
  s_axi_rdata(469) <= \<const0>\;
  s_axi_rdata(468) <= \<const0>\;
  s_axi_rdata(467) <= \<const0>\;
  s_axi_rdata(466) <= \<const0>\;
  s_axi_rdata(465) <= \<const0>\;
  s_axi_rdata(464) <= \<const0>\;
  s_axi_rdata(463) <= \<const0>\;
  s_axi_rdata(462) <= \<const0>\;
  s_axi_rdata(461) <= \<const0>\;
  s_axi_rdata(460) <= \<const0>\;
  s_axi_rdata(459) <= \<const0>\;
  s_axi_rdata(458) <= \<const0>\;
  s_axi_rdata(457) <= \<const0>\;
  s_axi_rdata(456) <= \<const0>\;
  s_axi_rdata(455) <= \<const0>\;
  s_axi_rdata(454) <= \<const0>\;
  s_axi_rdata(453) <= \<const0>\;
  s_axi_rdata(452) <= \<const0>\;
  s_axi_rdata(451) <= \<const0>\;
  s_axi_rdata(450) <= \<const0>\;
  s_axi_rdata(449) <= \<const0>\;
  s_axi_rdata(448) <= \<const0>\;
  s_axi_rdata(447) <= \<const0>\;
  s_axi_rdata(446) <= \<const0>\;
  s_axi_rdata(445) <= \<const0>\;
  s_axi_rdata(444) <= \<const0>\;
  s_axi_rdata(443) <= \<const0>\;
  s_axi_rdata(442) <= \<const0>\;
  s_axi_rdata(441) <= \<const0>\;
  s_axi_rdata(440) <= \<const0>\;
  s_axi_rdata(439) <= \<const0>\;
  s_axi_rdata(438) <= \<const0>\;
  s_axi_rdata(437) <= \<const0>\;
  s_axi_rdata(436) <= \<const0>\;
  s_axi_rdata(435) <= \<const0>\;
  s_axi_rdata(434) <= \<const0>\;
  s_axi_rdata(433) <= \<const0>\;
  s_axi_rdata(432) <= \<const0>\;
  s_axi_rdata(431) <= \<const0>\;
  s_axi_rdata(430) <= \<const0>\;
  s_axi_rdata(429) <= \<const0>\;
  s_axi_rdata(428) <= \<const0>\;
  s_axi_rdata(427) <= \<const0>\;
  s_axi_rdata(426) <= \<const0>\;
  s_axi_rdata(425) <= \<const0>\;
  s_axi_rdata(424) <= \<const0>\;
  s_axi_rdata(423) <= \<const0>\;
  s_axi_rdata(422) <= \<const0>\;
  s_axi_rdata(421) <= \<const0>\;
  s_axi_rdata(420) <= \<const0>\;
  s_axi_rdata(419) <= \<const0>\;
  s_axi_rdata(418) <= \<const0>\;
  s_axi_rdata(417) <= \<const0>\;
  s_axi_rdata(416) <= \<const0>\;
  s_axi_rdata(415) <= \<const0>\;
  s_axi_rdata(414) <= \<const0>\;
  s_axi_rdata(413) <= \<const0>\;
  s_axi_rdata(412) <= \<const0>\;
  s_axi_rdata(411) <= \<const0>\;
  s_axi_rdata(410) <= \<const0>\;
  s_axi_rdata(409) <= \<const0>\;
  s_axi_rdata(408) <= \<const0>\;
  s_axi_rdata(407) <= \<const0>\;
  s_axi_rdata(406) <= \<const0>\;
  s_axi_rdata(405) <= \<const0>\;
  s_axi_rdata(404) <= \<const0>\;
  s_axi_rdata(403) <= \<const0>\;
  s_axi_rdata(402) <= \<const0>\;
  s_axi_rdata(401) <= \<const0>\;
  s_axi_rdata(400) <= \<const0>\;
  s_axi_rdata(399) <= \<const0>\;
  s_axi_rdata(398) <= \<const0>\;
  s_axi_rdata(397) <= \<const0>\;
  s_axi_rdata(396) <= \<const0>\;
  s_axi_rdata(395) <= \<const0>\;
  s_axi_rdata(394) <= \<const0>\;
  s_axi_rdata(393) <= \<const0>\;
  s_axi_rdata(392) <= \<const0>\;
  s_axi_rdata(391) <= \<const0>\;
  s_axi_rdata(390) <= \<const0>\;
  s_axi_rdata(389) <= \<const0>\;
  s_axi_rdata(388) <= \<const0>\;
  s_axi_rdata(387) <= \<const0>\;
  s_axi_rdata(386) <= \<const0>\;
  s_axi_rdata(385) <= \<const0>\;
  s_axi_rdata(384) <= \<const0>\;
  s_axi_rdata(383) <= \<const0>\;
  s_axi_rdata(382) <= \<const0>\;
  s_axi_rdata(381) <= \<const0>\;
  s_axi_rdata(380) <= \<const0>\;
  s_axi_rdata(379) <= \<const0>\;
  s_axi_rdata(378) <= \<const0>\;
  s_axi_rdata(377) <= \<const0>\;
  s_axi_rdata(376) <= \<const0>\;
  s_axi_rdata(375) <= \<const0>\;
  s_axi_rdata(374) <= \<const0>\;
  s_axi_rdata(373) <= \<const0>\;
  s_axi_rdata(372) <= \<const0>\;
  s_axi_rdata(371) <= \<const0>\;
  s_axi_rdata(370) <= \<const0>\;
  s_axi_rdata(369) <= \<const0>\;
  s_axi_rdata(368) <= \<const0>\;
  s_axi_rdata(367) <= \<const0>\;
  s_axi_rdata(366) <= \<const0>\;
  s_axi_rdata(365) <= \<const0>\;
  s_axi_rdata(364) <= \<const0>\;
  s_axi_rdata(363) <= \<const0>\;
  s_axi_rdata(362) <= \<const0>\;
  s_axi_rdata(361) <= \<const0>\;
  s_axi_rdata(360) <= \<const0>\;
  s_axi_rdata(359) <= \<const0>\;
  s_axi_rdata(358) <= \<const0>\;
  s_axi_rdata(357) <= \<const0>\;
  s_axi_rdata(356) <= \<const0>\;
  s_axi_rdata(355) <= \<const0>\;
  s_axi_rdata(354) <= \<const0>\;
  s_axi_rdata(353) <= \<const0>\;
  s_axi_rdata(352) <= \<const0>\;
  s_axi_rdata(351) <= \<const0>\;
  s_axi_rdata(350) <= \<const0>\;
  s_axi_rdata(349) <= \<const0>\;
  s_axi_rdata(348) <= \<const0>\;
  s_axi_rdata(347) <= \<const0>\;
  s_axi_rdata(346) <= \<const0>\;
  s_axi_rdata(345) <= \<const0>\;
  s_axi_rdata(344) <= \<const0>\;
  s_axi_rdata(343) <= \<const0>\;
  s_axi_rdata(342) <= \<const0>\;
  s_axi_rdata(341) <= \<const0>\;
  s_axi_rdata(340) <= \<const0>\;
  s_axi_rdata(339) <= \<const0>\;
  s_axi_rdata(338) <= \<const0>\;
  s_axi_rdata(337) <= \<const0>\;
  s_axi_rdata(336) <= \<const0>\;
  s_axi_rdata(335) <= \<const0>\;
  s_axi_rdata(334) <= \<const0>\;
  s_axi_rdata(333) <= \<const0>\;
  s_axi_rdata(332) <= \<const0>\;
  s_axi_rdata(331) <= \<const0>\;
  s_axi_rdata(330) <= \<const0>\;
  s_axi_rdata(329) <= \<const0>\;
  s_axi_rdata(328) <= \<const0>\;
  s_axi_rdata(327) <= \<const0>\;
  s_axi_rdata(326) <= \<const0>\;
  s_axi_rdata(325) <= \<const0>\;
  s_axi_rdata(324) <= \<const0>\;
  s_axi_rdata(323) <= \<const0>\;
  s_axi_rdata(322) <= \<const0>\;
  s_axi_rdata(321) <= \<const0>\;
  s_axi_rdata(320) <= \<const0>\;
  s_axi_rdata(319) <= \<const0>\;
  s_axi_rdata(318) <= \<const0>\;
  s_axi_rdata(317) <= \<const0>\;
  s_axi_rdata(316) <= \<const0>\;
  s_axi_rdata(315) <= \<const0>\;
  s_axi_rdata(314) <= \<const0>\;
  s_axi_rdata(313) <= \<const0>\;
  s_axi_rdata(312) <= \<const0>\;
  s_axi_rdata(311) <= \<const0>\;
  s_axi_rdata(310) <= \<const0>\;
  s_axi_rdata(309) <= \<const0>\;
  s_axi_rdata(308) <= \<const0>\;
  s_axi_rdata(307) <= \<const0>\;
  s_axi_rdata(306) <= \<const0>\;
  s_axi_rdata(305) <= \<const0>\;
  s_axi_rdata(304) <= \<const0>\;
  s_axi_rdata(303) <= \<const0>\;
  s_axi_rdata(302) <= \<const0>\;
  s_axi_rdata(301) <= \<const0>\;
  s_axi_rdata(300) <= \<const0>\;
  s_axi_rdata(299) <= \<const0>\;
  s_axi_rdata(298) <= \<const0>\;
  s_axi_rdata(297) <= \<const0>\;
  s_axi_rdata(296) <= \<const0>\;
  s_axi_rdata(295) <= \<const0>\;
  s_axi_rdata(294) <= \<const0>\;
  s_axi_rdata(293) <= \<const0>\;
  s_axi_rdata(292) <= \<const0>\;
  s_axi_rdata(291) <= \<const0>\;
  s_axi_rdata(290) <= \<const0>\;
  s_axi_rdata(289) <= \<const0>\;
  s_axi_rdata(288) <= \<const0>\;
  s_axi_rdata(287) <= \<const0>\;
  s_axi_rdata(286) <= \<const0>\;
  s_axi_rdata(285) <= \<const0>\;
  s_axi_rdata(284) <= \<const0>\;
  s_axi_rdata(283) <= \<const0>\;
  s_axi_rdata(282) <= \<const0>\;
  s_axi_rdata(281) <= \<const0>\;
  s_axi_rdata(280) <= \<const0>\;
  s_axi_rdata(279) <= \<const0>\;
  s_axi_rdata(278) <= \<const0>\;
  s_axi_rdata(277) <= \<const0>\;
  s_axi_rdata(276) <= \<const0>\;
  s_axi_rdata(275) <= \<const0>\;
  s_axi_rdata(274) <= \<const0>\;
  s_axi_rdata(273) <= \<const0>\;
  s_axi_rdata(272) <= \<const0>\;
  s_axi_rdata(271) <= \<const0>\;
  s_axi_rdata(270) <= \<const0>\;
  s_axi_rdata(269) <= \<const0>\;
  s_axi_rdata(268) <= \<const0>\;
  s_axi_rdata(267) <= \<const0>\;
  s_axi_rdata(266) <= \<const0>\;
  s_axi_rdata(265) <= \<const0>\;
  s_axi_rdata(264) <= \<const0>\;
  s_axi_rdata(263) <= \<const0>\;
  s_axi_rdata(262) <= \<const0>\;
  s_axi_rdata(261) <= \<const0>\;
  s_axi_rdata(260) <= \<const0>\;
  s_axi_rdata(259) <= \<const0>\;
  s_axi_rdata(258) <= \<const0>\;
  s_axi_rdata(257) <= \<const0>\;
  s_axi_rdata(256) <= \<const0>\;
  s_axi_rdata(255) <= \<const0>\;
  s_axi_rdata(254) <= \<const0>\;
  s_axi_rdata(253) <= \<const0>\;
  s_axi_rdata(252) <= \<const0>\;
  s_axi_rdata(251) <= \<const0>\;
  s_axi_rdata(250) <= \<const0>\;
  s_axi_rdata(249) <= \<const0>\;
  s_axi_rdata(248) <= \<const0>\;
  s_axi_rdata(247) <= \<const0>\;
  s_axi_rdata(246) <= \<const0>\;
  s_axi_rdata(245) <= \<const0>\;
  s_axi_rdata(244) <= \<const0>\;
  s_axi_rdata(243) <= \<const0>\;
  s_axi_rdata(242) <= \<const0>\;
  s_axi_rdata(241) <= \<const0>\;
  s_axi_rdata(240) <= \<const0>\;
  s_axi_rdata(239) <= \<const0>\;
  s_axi_rdata(238) <= \<const0>\;
  s_axi_rdata(237) <= \<const0>\;
  s_axi_rdata(236) <= \<const0>\;
  s_axi_rdata(235) <= \<const0>\;
  s_axi_rdata(234) <= \<const0>\;
  s_axi_rdata(233) <= \<const0>\;
  s_axi_rdata(232) <= \<const0>\;
  s_axi_rdata(231) <= \<const0>\;
  s_axi_rdata(230) <= \<const0>\;
  s_axi_rdata(229) <= \<const0>\;
  s_axi_rdata(228) <= \<const0>\;
  s_axi_rdata(227) <= \<const0>\;
  s_axi_rdata(226) <= \<const0>\;
  s_axi_rdata(225) <= \<const0>\;
  s_axi_rdata(224) <= \<const0>\;
  s_axi_rdata(223) <= \<const0>\;
  s_axi_rdata(222) <= \<const0>\;
  s_axi_rdata(221) <= \<const0>\;
  s_axi_rdata(220) <= \<const0>\;
  s_axi_rdata(219) <= \<const0>\;
  s_axi_rdata(218) <= \<const0>\;
  s_axi_rdata(217) <= \<const0>\;
  s_axi_rdata(216) <= \<const0>\;
  s_axi_rdata(215) <= \<const0>\;
  s_axi_rdata(214) <= \<const0>\;
  s_axi_rdata(213) <= \<const0>\;
  s_axi_rdata(212) <= \<const0>\;
  s_axi_rdata(211) <= \<const0>\;
  s_axi_rdata(210) <= \<const0>\;
  s_axi_rdata(209) <= \<const0>\;
  s_axi_rdata(208) <= \<const0>\;
  s_axi_rdata(207) <= \<const0>\;
  s_axi_rdata(206) <= \<const0>\;
  s_axi_rdata(205) <= \<const0>\;
  s_axi_rdata(204) <= \<const0>\;
  s_axi_rdata(203) <= \<const0>\;
  s_axi_rdata(202) <= \<const0>\;
  s_axi_rdata(201) <= \<const0>\;
  s_axi_rdata(200) <= \<const0>\;
  s_axi_rdata(199) <= \<const0>\;
  s_axi_rdata(198) <= \<const0>\;
  s_axi_rdata(197) <= \<const0>\;
  s_axi_rdata(196) <= \<const0>\;
  s_axi_rdata(195) <= \<const0>\;
  s_axi_rdata(194) <= \<const0>\;
  s_axi_rdata(193) <= \<const0>\;
  s_axi_rdata(192) <= \<const0>\;
  s_axi_rdata(191) <= \<const0>\;
  s_axi_rdata(190) <= \<const0>\;
  s_axi_rdata(189) <= \<const0>\;
  s_axi_rdata(188) <= \<const0>\;
  s_axi_rdata(187) <= \<const0>\;
  s_axi_rdata(186) <= \<const0>\;
  s_axi_rdata(185) <= \<const0>\;
  s_axi_rdata(184) <= \<const0>\;
  s_axi_rdata(183) <= \<const0>\;
  s_axi_rdata(182) <= \<const0>\;
  s_axi_rdata(181) <= \<const0>\;
  s_axi_rdata(180) <= \<const0>\;
  s_axi_rdata(179) <= \<const0>\;
  s_axi_rdata(178) <= \<const0>\;
  s_axi_rdata(177) <= \<const0>\;
  s_axi_rdata(176) <= \<const0>\;
  s_axi_rdata(175) <= \<const0>\;
  s_axi_rdata(174) <= \<const0>\;
  s_axi_rdata(173) <= \<const0>\;
  s_axi_rdata(172) <= \<const0>\;
  s_axi_rdata(171) <= \<const0>\;
  s_axi_rdata(170) <= \<const0>\;
  s_axi_rdata(169) <= \<const0>\;
  s_axi_rdata(168) <= \<const0>\;
  s_axi_rdata(167) <= \<const0>\;
  s_axi_rdata(166) <= \<const0>\;
  s_axi_rdata(165) <= \<const0>\;
  s_axi_rdata(164) <= \<const0>\;
  s_axi_rdata(163) <= \<const0>\;
  s_axi_rdata(162) <= \<const0>\;
  s_axi_rdata(161) <= \<const0>\;
  s_axi_rdata(160) <= \<const0>\;
  s_axi_rdata(159) <= \<const0>\;
  s_axi_rdata(158) <= \<const0>\;
  s_axi_rdata(157) <= \<const0>\;
  s_axi_rdata(156) <= \<const0>\;
  s_axi_rdata(155) <= \<const0>\;
  s_axi_rdata(154) <= \<const0>\;
  s_axi_rdata(153) <= \<const0>\;
  s_axi_rdata(152) <= \<const0>\;
  s_axi_rdata(151) <= \<const0>\;
  s_axi_rdata(150) <= \<const0>\;
  s_axi_rdata(149) <= \<const0>\;
  s_axi_rdata(148) <= \<const0>\;
  s_axi_rdata(147) <= \<const0>\;
  s_axi_rdata(146) <= \<const0>\;
  s_axi_rdata(145) <= \<const0>\;
  s_axi_rdata(144) <= \<const0>\;
  s_axi_rdata(143) <= \<const0>\;
  s_axi_rdata(142) <= \<const0>\;
  s_axi_rdata(141) <= \<const0>\;
  s_axi_rdata(140) <= \<const0>\;
  s_axi_rdata(139) <= \<const0>\;
  s_axi_rdata(138) <= \<const0>\;
  s_axi_rdata(137) <= \<const0>\;
  s_axi_rdata(136) <= \<const0>\;
  s_axi_rdata(135) <= \<const0>\;
  s_axi_rdata(134) <= \<const0>\;
  s_axi_rdata(133) <= \<const0>\;
  s_axi_rdata(132) <= \<const0>\;
  s_axi_rdata(131) <= \<const0>\;
  s_axi_rdata(130) <= \<const0>\;
  s_axi_rdata(129) <= \<const0>\;
  s_axi_rdata(128) <= \<const0>\;
  s_axi_rdata(127) <= \<const0>\;
  s_axi_rdata(126) <= \<const0>\;
  s_axi_rdata(125) <= \<const0>\;
  s_axi_rdata(124) <= \<const0>\;
  s_axi_rdata(123) <= \<const0>\;
  s_axi_rdata(122) <= \<const0>\;
  s_axi_rdata(121) <= \<const0>\;
  s_axi_rdata(120) <= \<const0>\;
  s_axi_rdata(119) <= \<const0>\;
  s_axi_rdata(118) <= \<const0>\;
  s_axi_rdata(117) <= \<const0>\;
  s_axi_rdata(116) <= \<const0>\;
  s_axi_rdata(115) <= \<const0>\;
  s_axi_rdata(114) <= \<const0>\;
  s_axi_rdata(113) <= \<const0>\;
  s_axi_rdata(112) <= \<const0>\;
  s_axi_rdata(111) <= \<const0>\;
  s_axi_rdata(110) <= \<const0>\;
  s_axi_rdata(109) <= \<const0>\;
  s_axi_rdata(108) <= \<const0>\;
  s_axi_rdata(107) <= \<const0>\;
  s_axi_rdata(106) <= \<const0>\;
  s_axi_rdata(105) <= \<const0>\;
  s_axi_rdata(104) <= \<const0>\;
  s_axi_rdata(103) <= \<const0>\;
  s_axi_rdata(102) <= \<const0>\;
  s_axi_rdata(101) <= \<const0>\;
  s_axi_rdata(100) <= \<const0>\;
  s_axi_rdata(99) <= \<const0>\;
  s_axi_rdata(98) <= \<const0>\;
  s_axi_rdata(97) <= \<const0>\;
  s_axi_rdata(96) <= \<const0>\;
  s_axi_rdata(95) <= \<const0>\;
  s_axi_rdata(94) <= \<const0>\;
  s_axi_rdata(93) <= \<const0>\;
  s_axi_rdata(92) <= \<const0>\;
  s_axi_rdata(91) <= \<const0>\;
  s_axi_rdata(90) <= \<const0>\;
  s_axi_rdata(89) <= \<const0>\;
  s_axi_rdata(88) <= \<const0>\;
  s_axi_rdata(87) <= \<const0>\;
  s_axi_rdata(86) <= \<const0>\;
  s_axi_rdata(85) <= \<const0>\;
  s_axi_rdata(84) <= \<const0>\;
  s_axi_rdata(83) <= \<const0>\;
  s_axi_rdata(82) <= \<const0>\;
  s_axi_rdata(81) <= \<const0>\;
  s_axi_rdata(80) <= \<const0>\;
  s_axi_rdata(79) <= \<const0>\;
  s_axi_rdata(78) <= \<const0>\;
  s_axi_rdata(77) <= \<const0>\;
  s_axi_rdata(76) <= \<const0>\;
  s_axi_rdata(75) <= \<const0>\;
  s_axi_rdata(74) <= \<const0>\;
  s_axi_rdata(73) <= \<const0>\;
  s_axi_rdata(72) <= \<const0>\;
  s_axi_rdata(71) <= \<const0>\;
  s_axi_rdata(70) <= \<const0>\;
  s_axi_rdata(69) <= \<const0>\;
  s_axi_rdata(68) <= \<const0>\;
  s_axi_rdata(67) <= \<const0>\;
  s_axi_rdata(66) <= \<const0>\;
  s_axi_rdata(65) <= \<const0>\;
  s_axi_rdata(64) <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3_synth
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clka,
      clkb => clkb,
      dina(143 downto 0) => dina(575 downto 432),
      doutb(575 downto 0) => doutb(575 downto 0),
      ena => ena,
      enb => enb,
      wea(63 downto 0) => wea(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 : entity is 1;
end design_1_auto_us_cc_df_0_fifo_generator_v13_2_4;

architecture STRUCTURE of design_1_auto_us_cc_df_0_fifo_generator_v13_2_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(0) <= \<const0>\;
  full <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth
     port map (
      empty => empty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 64;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 6;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 6;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 99;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 35;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 99;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 37;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 14;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 30;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 14;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 2;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 2;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 32;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 32;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ : entity is "fifo_generator_v13_2_4";
end \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(5) <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(5) <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(5) <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(5) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(5) <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(5) <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  m_axi_araddr(63) <= \<const0>\;
  m_axi_araddr(62) <= \<const0>\;
  m_axi_araddr(61) <= \<const0>\;
  m_axi_araddr(60) <= \<const0>\;
  m_axi_araddr(59) <= \<const0>\;
  m_axi_araddr(58) <= \<const0>\;
  m_axi_araddr(57) <= \<const0>\;
  m_axi_araddr(56) <= \<const0>\;
  m_axi_araddr(55) <= \<const0>\;
  m_axi_araddr(54) <= \<const0>\;
  m_axi_araddr(53) <= \<const0>\;
  m_axi_araddr(52) <= \<const0>\;
  m_axi_araddr(51) <= \<const0>\;
  m_axi_araddr(50) <= \<const0>\;
  m_axi_araddr(49) <= \<const0>\;
  m_axi_araddr(48) <= \<const0>\;
  m_axi_araddr(47) <= \<const0>\;
  m_axi_araddr(46) <= \<const0>\;
  m_axi_araddr(45) <= \<const0>\;
  m_axi_araddr(44) <= \<const0>\;
  m_axi_araddr(43) <= \<const0>\;
  m_axi_araddr(42) <= \<const0>\;
  m_axi_araddr(41) <= \<const0>\;
  m_axi_araddr(40) <= \<const0>\;
  m_axi_araddr(39) <= \<const0>\;
  m_axi_araddr(38) <= \<const0>\;
  m_axi_araddr(37) <= \<const0>\;
  m_axi_araddr(36) <= \<const0>\;
  m_axi_araddr(35) <= \<const0>\;
  m_axi_araddr(34) <= \<const0>\;
  m_axi_araddr(33) <= \<const0>\;
  m_axi_araddr(32) <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(5) <= \<const0>\;
  m_axi_aruser(4) <= \<const0>\;
  m_axi_aruser(3) <= \<const0>\;
  m_axi_aruser(2) <= \<const0>\;
  m_axi_aruser(1) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized0\
     port map (
      DI(98 downto 35) => s_axi_awaddr(63 downto 0),
      DI(34 downto 27) => s_axi_awlen(7 downto 0),
      DI(26 downto 24) => s_axi_awsize(2 downto 0),
      DI(23 downto 22) => s_axi_awburst(1 downto 0),
      DI(21) => s_axi_awlock(0),
      DI(20 downto 17) => s_axi_awcache(3 downto 0),
      DI(16 downto 14) => s_axi_awprot(2 downto 0),
      DI(13 downto 10) => s_axi_awqos(3 downto 0),
      DI(9 downto 6) => s_axi_awregion(3 downto 0),
      DI(5 downto 0) => s_axi_awuser(5 downto 0),
      Q(98 downto 35) => m_axi_awaddr(63 downto 0),
      Q(34 downto 27) => m_axi_awlen(7 downto 0),
      Q(26 downto 24) => m_axi_awsize(2 downto 0),
      Q(23 downto 22) => m_axi_awburst(1 downto 0),
      Q(21) => m_axi_awlock(0),
      Q(20 downto 17) => m_axi_awcache(3 downto 0),
      Q(16 downto 14) => m_axi_awprot(2 downto 0),
      Q(13 downto 10) => m_axi_awqos(3 downto 0),
      Q(9 downto 6) => m_axi_awregion(3 downto 0),
      Q(5 downto 0) => m_axi_awuser(5 downto 0),
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 63;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 36;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 63;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 38;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 3;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 29;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 2;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 2;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 32;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 5;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ : entity is "fifo_generator_v13_2_4";
end \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(5) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(5) <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(5) <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized1\
     port map (
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 64;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 93;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 35;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 93;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 37;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 14;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 30;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 14;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 2;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 32;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ : entity is "fifo_generator_v13_2_4";
end \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(5) <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(5) <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(5) <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_awaddr(63) <= \<const0>\;
  m_axi_awaddr(62) <= \<const0>\;
  m_axi_awaddr(61) <= \<const0>\;
  m_axi_awaddr(60) <= \<const0>\;
  m_axi_awaddr(59) <= \<const0>\;
  m_axi_awaddr(58) <= \<const0>\;
  m_axi_awaddr(57) <= \<const0>\;
  m_axi_awaddr(56) <= \<const0>\;
  m_axi_awaddr(55) <= \<const0>\;
  m_axi_awaddr(54) <= \<const0>\;
  m_axi_awaddr(53) <= \<const0>\;
  m_axi_awaddr(52) <= \<const0>\;
  m_axi_awaddr(51) <= \<const0>\;
  m_axi_awaddr(50) <= \<const0>\;
  m_axi_awaddr(49) <= \<const0>\;
  m_axi_awaddr(48) <= \<const0>\;
  m_axi_awaddr(47) <= \<const0>\;
  m_axi_awaddr(46) <= \<const0>\;
  m_axi_awaddr(45) <= \<const0>\;
  m_axi_awaddr(44) <= \<const0>\;
  m_axi_awaddr(43) <= \<const0>\;
  m_axi_awaddr(42) <= \<const0>\;
  m_axi_awaddr(41) <= \<const0>\;
  m_axi_awaddr(40) <= \<const0>\;
  m_axi_awaddr(39) <= \<const0>\;
  m_axi_awaddr(38) <= \<const0>\;
  m_axi_awaddr(37) <= \<const0>\;
  m_axi_awaddr(36) <= \<const0>\;
  m_axi_awaddr(35) <= \<const0>\;
  m_axi_awaddr(34) <= \<const0>\;
  m_axi_awaddr(33) <= \<const0>\;
  m_axi_awaddr(32) <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized2\
     port map (
      DI(92 downto 29) => s_axi_araddr(63 downto 0),
      DI(28 downto 21) => s_axi_arlen(7 downto 0),
      DI(20 downto 18) => s_axi_arsize(2 downto 0),
      DI(17 downto 16) => s_axi_arburst(1 downto 0),
      DI(15) => s_axi_arlock(0),
      DI(14 downto 11) => s_axi_arcache(3 downto 0),
      DI(10 downto 8) => s_axi_arprot(2 downto 0),
      DI(7 downto 4) => s_axi_arqos(3 downto 0),
      DI(3 downto 0) => s_axi_arregion(3 downto 0),
      Q(92 downto 29) => m_axi_araddr(63 downto 0),
      Q(28 downto 21) => m_axi_arlen(7 downto 0),
      Q(20 downto 18) => m_axi_arsize(2 downto 0),
      Q(17 downto 16) => m_axi_arburst(1 downto 0),
      Q(15) => m_axi_arlock(0),
      Q(14 downto 11) => m_axi_arcache(3 downto 0),
      Q(10 downto 8) => m_axi_arprot(2 downto 0),
      Q(7 downto 4) => m_axi_arqos(3 downto 0),
      Q(3 downto 0) => m_axi_arregion(3 downto 0),
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 33 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 34;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 34;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ : entity is "fifo_generator_v13_2_4";
end \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 32 downto 0 );
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(33) <= \<const0>\;
  dout(32 downto 0) <= \^dout\(32 downto 0);
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized3\
     port map (
      clk => clk,
      din(33 downto 0) => din(33 downto 0),
      dout(32 downto 0) => \^dout\(32 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 22 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 22 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 23;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 23;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ : entity is "fifo_generator_v13_2_4";
end \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 22 downto 0 );
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(22 downto 13) <= \^dout\(22 downto 13);
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8 downto 6) <= \^dout\(8 downto 6);
  dout(5) <= \<const0>\;
  dout(4 downto 0) <= \^dout\(4 downto 0);
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized4\
     port map (
      clk => clk,
      din(22 downto 0) => din(22 downto 0),
      dout(17 downto 8) => \^dout\(22 downto 13),
      dout(7 downto 5) => \^dout\(8 downto 6),
      dout(4 downto 0) => \^dout\(4 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized5\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_dm.dout_i_reg[0]_0\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized5\ : entity is "fifo_generator_v13_2_4_synth";
end \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized5\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized5\ is
begin
\gconvfifo.rf\: entity work.\design_1_auto_us_cc_df_0_fifo_generator_top__parameterized5\
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      din(1 downto 0) => din(1 downto 0),
      dout(1 downto 0) => dout(1 downto 0),
      empty => empty,
      full => full,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \goreg_dm.dout_i_reg[0]_0\ => \goreg_dm.dout_i_reg[0]_0\,
      \goreg_dm.dout_i_reg[0]_1\ => \goreg_dm.dout_i_reg[0]_1\,
      \gpregsm1.curr_fwft_state_reg[0]\ => ram_rd_en_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_w_upsizer_pktfifo is
  port (
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXI_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_dm.dout_i_reg[26]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \goreg_dm.dout_i_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aw_push : out STD_LOGIC;
    \USE_WRITE.wr_cmd_ready\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mi_first : out STD_LOGIC;
    load_si_ptr : out STD_LOGIC;
    s_awvalid_reg : out STD_LOGIC;
    \USE_WRITE.m_axi_awready_i\ : out STD_LOGIC;
    M_AXI_WVALID_i_reg_0 : out STD_LOGIC;
    m_fifo_rst : out STD_LOGIC;
    mi_last_d1_reg_0 : out STD_LOGIC;
    M_AXI_WLAST_i_reg_0 : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    S_AXI_WREADY_i_reg_0 : out STD_LOGIC;
    mi_last : out STD_LOGIC;
    \si_wrap_cnt_reg[2]_0\ : out STD_LOGIC;
    \si_wrap_cnt_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_mi_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_si_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WREADY_ns : out STD_LOGIC;
    \si_wrap_be_next_reg[0]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[1]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[2]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[3]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[4]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[5]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[6]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[7]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[8]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[9]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[10]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[11]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[12]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[13]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[14]_0\ : out STD_LOGIC;
    M_AXI_WVALID_i_reg_1 : out STD_LOGIC;
    mi_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \goreg_dm.dout_i_reg[33]\ : out STD_LOGIC;
    next_valid_reg_0 : out STD_LOGIC;
    \mi_wcnt_reg[1]_0\ : out STD_LOGIC;
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    cmd_push_block0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    \m_payload_i_reg[68]\ : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 143 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_wrap_be_next_reg[14]_1\ : in STD_LOGIC;
    \si_wrap_be_next_reg[14]_2\ : in STD_LOGIC;
    \si_wrap_be_next_reg[13]_1\ : in STD_LOGIC;
    \si_wrap_be_next_reg[12]_1\ : in STD_LOGIC;
    \si_wrap_be_next_reg[11]_1\ : in STD_LOGIC;
    \si_wrap_be_next_reg[10]_1\ : in STD_LOGIC;
    \si_wrap_be_next_reg[9]_1\ : in STD_LOGIC;
    \si_wrap_be_next_reg[8]_1\ : in STD_LOGIC;
    \si_wrap_be_next_reg[7]_1\ : in STD_LOGIC;
    \si_wrap_be_next_reg[6]_1\ : in STD_LOGIC;
    \si_wrap_be_next_reg[5]_1\ : in STD_LOGIC;
    \si_wrap_be_next_reg[4]_1\ : in STD_LOGIC;
    \si_wrap_be_next_reg[3]_1\ : in STD_LOGIC;
    \si_wrap_be_next_reg[2]_1\ : in STD_LOGIC;
    \si_wrap_be_next_reg[1]_1\ : in STD_LOGIC;
    f_si_wrap_be : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 78 downto 0 );
    s_ready_i_reg : in STD_LOGIC;
    M_AXI_WVALID_i_reg_2 : in STD_LOGIC;
    mi_last_d1_reg_1 : in STD_LOGIC;
    M_AXI_AWVALID_i_reg_0 : in STD_LOGIC;
    S_AXI_WREADY_i_reg_1 : in STD_LOGIC;
    mi_first_reg_0 : in STD_LOGIC;
    mi_last_reg_0 : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC;
    \FSM_sequential_si_state_reg[0]_1\ : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    \si_wrap_cnt_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    f_si_wrap_cnt_return : in STD_LOGIC_VECTOR ( 1 downto 0 );
    si_ptr0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    f_si_be_init31_in : in STD_LOGIC;
    mi_last_reg_1 : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC;
    \m_payload_i_reg[99]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \m_payload_i_reg[69]\ : in STD_LOGIC;
    \si_be_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \si_wrap_word_next_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_w_upsizer_pktfifo;

architecture STRUCTURE of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_w_upsizer_pktfifo is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_mi_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mi_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mi_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mi_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mi_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mi_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mi_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_mi_state_reg[2]_0\ : STD_LOGIC;
  signal \^fsm_sequential_si_state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal M_AXI_WLAST_i_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_wlast_i_reg_0\ : STD_LOGIC;
  signal \^m_axi_wvalid_i_reg_0\ : STD_LOGIC;
  signal \^m_axi_wvalid_i_reg_1\ : STD_LOGIC;
  signal \^s_axi_wready_i_reg_0\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal aw_fifo_aresetn : STD_LOGIC;
  signal aw_pop : STD_LOGIC;
  signal aw_pop_event : STD_LOGIC;
  signal aw_pop_resync : STD_LOGIC;
  signal \^aw_push\ : STD_LOGIC;
  signal aw_ready : STD_LOGIC;
  signal awpop_reset : STD_LOGIC;
  signal buf_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal dw_fifogen_aw_i_5_n_0 : STD_LOGIC;
  signal f_si_be_rot : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal f_si_we_return : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal first_load_mi_d1 : STD_LOGIC;
  signal first_load_mi_d1_i_1_n_0 : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[23]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^goreg_dm.dout_i_reg[26]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal index : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal load_mi_d1 : STD_LOGIC;
  signal load_mi_d2 : STD_LOGIC;
  signal load_mi_next : STD_LOGIC;
  signal load_mi_ptr : STD_LOGIC;
  signal \^load_si_ptr\ : STD_LOGIC;
  signal \^m_fifo_rst\ : STD_LOGIC;
  signal \mi_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \mi_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \mi_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mi_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \mi_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal mi_awvalid : STD_LOGIC;
  signal \mi_be[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[0]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[0]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[0]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[0]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[0]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[0]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[0]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[17]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[17]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[17]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[17]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[17]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[17]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[17]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[20]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[20]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[20]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[20]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[20]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[20]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[20]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[22]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[22]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[22]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[22]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[22]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[22]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[22]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[22]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[24]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[24]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[24]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[24]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[24]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[24]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[24]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[24]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[24]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[28]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[28]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[28]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[28]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[28]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[28]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[28]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[28]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[29]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[29]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[29]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[29]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[29]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[29]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[29]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[29]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_13_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_14_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[34]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[34]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[34]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[34]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[34]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[34]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[34]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[38]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[38]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[38]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[38]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[38]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[38]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[38]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[41]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[41]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[41]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[41]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[41]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[41]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[41]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[41]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[41]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[42]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[42]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[42]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[42]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[42]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[42]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[42]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[42]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[44]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[44]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[44]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[44]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[44]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[44]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[44]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[44]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[44]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[48]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[48]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[48]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[48]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[48]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[48]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[48]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_13_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_13_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_14_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[54]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[54]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[54]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[54]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[54]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[54]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[54]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[54]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[54]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[54]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[56]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[56]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[56]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[56]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[56]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[56]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[56]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[56]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[57]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[57]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[57]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[57]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[57]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[57]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[57]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[57]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[57]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_13_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_14_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_15_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[10]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[11]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[12]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[13]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[14]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[15]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[16]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[17]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[18]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[19]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[20]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[21]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[22]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[23]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[24]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[25]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[26]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[27]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[28]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[29]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[30]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[31]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[32]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[33]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[34]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[35]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[36]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[37]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[38]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[39]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[40]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[41]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[42]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[43]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[44]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[45]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[46]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[47]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[48]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[49]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[50]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[51]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[52]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[53]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[54]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[55]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[56]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[57]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[58]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[59]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[60]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[61]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[62]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[63]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[7]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[8]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[9]\ : STD_LOGIC;
  signal \mi_be_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[34]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[35]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[38]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[39]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[40]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[41]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[42]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[43]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[48]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[49]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[50]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[54]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[56]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[57]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[58]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[60]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[62]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[63]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[10]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[11]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[12]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[13]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[14]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[15]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[16]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[17]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[18]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[19]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[20]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[21]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[22]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[23]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[24]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[25]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[26]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[27]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[28]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[29]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[30]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[31]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[32]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[33]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[34]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[35]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[36]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[37]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[38]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[39]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[3]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[40]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[41]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[42]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[43]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[44]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[45]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[46]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[47]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[48]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[49]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[4]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[50]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[51]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[52]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[53]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[54]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[55]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[56]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[57]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[58]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[59]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[5]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[60]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[61]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[62]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[63]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[6]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[7]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[8]\ : STD_LOGIC;
  signal \mi_be_reg_n_0_[9]\ : STD_LOGIC;
  signal mi_buf0 : STD_LOGIC;
  signal \mi_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_buf[2]_i_2_n_0\ : STD_LOGIC;
  signal mi_buf_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal mi_buf_en : STD_LOGIC;
  signal \mi_burst[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_burst[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_burst_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_burst_reg_n_0_[1]\ : STD_LOGIC;
  signal \^mi_first\ : STD_LOGIC;
  signal mi_first_d1 : STD_LOGIC;
  signal \^mi_last\ : STD_LOGIC;
  signal \^mi_last_d1_reg_0\ : STD_LOGIC;
  signal mi_last_i_5_n_0 : STD_LOGIC;
  signal mi_last_i_6_n_0 : STD_LOGIC;
  signal mi_last_index_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mi_last_index_reg_d0 : STD_LOGIC;
  signal \mi_last_index_reg_d0[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_last_index_reg_d0[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_last_index_reg_d0[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_last_index_reg_d0[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_last_index_reg_d0[4]_i_1_n_0\ : STD_LOGIC;
  signal \mi_last_index_reg_d0[5]_i_1_n_0\ : STD_LOGIC;
  signal \mi_last_index_reg_d0_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_last_index_reg_d0_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_last_index_reg_d0_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_last_index_reg_d0_reg_n_0_[3]\ : STD_LOGIC;
  signal \mi_last_index_reg_d0_reg_n_0_[4]\ : STD_LOGIC;
  signal \mi_last_index_reg_d0_reg_n_0_[5]\ : STD_LOGIC;
  signal \mi_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[0]_i_2_n_0\ : STD_LOGIC;
  signal \mi_ptr[0]_i_3_n_0\ : STD_LOGIC;
  signal \mi_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_ptr[1]_i_3_n_0\ : STD_LOGIC;
  signal \mi_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[4]_i_2_n_0\ : STD_LOGIC;
  signal \mi_ptr[5]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[5]_i_2_n_0\ : STD_LOGIC;
  signal \mi_ptr[5]_i_3_n_0\ : STD_LOGIC;
  signal \mi_ptr[5]_i_4_n_0\ : STD_LOGIC;
  signal \mi_ptr[5]_i_5_n_0\ : STD_LOGIC;
  signal \mi_size[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_size[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \mi_size[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \mi_size[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_size[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_size_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \mi_size_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \^mi_state\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mi_state_ns__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mi_wcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wcnt__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mi_wpayload : STD_LOGIC_VECTOR ( 575 downto 8 );
  signal mi_wrap_be_next : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[11]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[11]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[11]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[11]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[13]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[13]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[13]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[13]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[13]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[13]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[14]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[14]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[14]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[15]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[15]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[15]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[17]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[17]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[17]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[17]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[17]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[17]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[17]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[18]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[18]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[18]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[18]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[18]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[18]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[18]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[18]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[19]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[19]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[19]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[19]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[19]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[20]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[20]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[20]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[20]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[20]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[20]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[20]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[21]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[21]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[21]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[22]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[22]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[22]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[23]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[23]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[23]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[24]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[24]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[24]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[24]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[24]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[24]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[24]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[25]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[25]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[25]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[25]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[25]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[25]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[26]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[26]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[26]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[26]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[26]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[26]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[27]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[27]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[27]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[28]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[28]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[28]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[28]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[29]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[29]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[29]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[29]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[29]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[30]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[30]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[30]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[30]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[31]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[31]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[32]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[32]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[32]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[32]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[33]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[33]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[33]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[33]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[33]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[33]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[34]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[34]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[34]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[34]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[34]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[34]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[34]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[35]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[35]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[35]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[35]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[35]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[35]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[36]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[36]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[36]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[36]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[37]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[37]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[37]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[37]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[37]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[38]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[38]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[38]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[38]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[38]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[38]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[38]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[39]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[39]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[39]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[3]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[3]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[3]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[3]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[3]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[40]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[40]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[40]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[40]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[40]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[40]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[41]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[41]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[41]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[41]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[41]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[42]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[42]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[42]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[42]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[42]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[43]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[43]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[43]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[43]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[44]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[44]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[44]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[44]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[44]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[44]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[44]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[45]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[45]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[45]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[45]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[45]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[45]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[46]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[46]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[46]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[47]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[47]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[47]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_10_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_11_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_12_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_13_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_9_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[49]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[49]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[49]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[49]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[4]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[4]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[4]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[4]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[4]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[4]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[4]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[50]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[50]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[50]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[51]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[51]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[51]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[51]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[51]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[51]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[52]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[52]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[52]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[52]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[53]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[53]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[53]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[53]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[53]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[54]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[54]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[54]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[55]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[55]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[55]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[55]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[55]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[56]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[56]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[56]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[56]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[56]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[57]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[57]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[57]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[57]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[57]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[58]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[58]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[58]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[59]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[59]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[59]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[59]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[59]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[59]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[59]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[5]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[5]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[5]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[5]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[5]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[5]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[60]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[60]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[60]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[60]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[60]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[60]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[60]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[61]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[61]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[61]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[61]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[61]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[61]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[62]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[62]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[62]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[62]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[62]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[62]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[62]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[63]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[6]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[6]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[6]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[6]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[6]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[6]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[7]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[7]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[7]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[7]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[8]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[8]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[8]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[9]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[9]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[9]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[9]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[9]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[10]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[11]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[12]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[13]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[14]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[15]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[16]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[17]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[18]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[19]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[20]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[21]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[22]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[23]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[24]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[25]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[26]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[27]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[28]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[29]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[30]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[31]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[32]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[33]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[34]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[35]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[36]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[37]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[38]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[39]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[3]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[40]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[41]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[42]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[43]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[44]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[45]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[46]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[47]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[48]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[49]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[4]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[50]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[51]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[52]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[53]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[54]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[55]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[56]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[57]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[58]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[59]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[5]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[60]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[61]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[62]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[63]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[6]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[7]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[8]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[9]\ : STD_LOGIC;
  signal mi_wrap_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mi_wrap_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_9_n_0\ : STD_LOGIC;
  signal mi_wstrb_mask_d2 : STD_LOGIC;
  signal mi_wstrb_mask_d20 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \mi_wstrb_mask_d2[10]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[10]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[11]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[12]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[14]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[15]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[17]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[18]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[19]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[20]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[21]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[22]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[22]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[25]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[26]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[26]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[27]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[28]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[28]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[29]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[29]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[29]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[2]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[30]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[31]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[33]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[33]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[34]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[35]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[36]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[37]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[37]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[38]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[39]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[39]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[3]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[40]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[40]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[40]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[41]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[41]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[42]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[43]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[44]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[45]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[45]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[46]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[47]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[48]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[49]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[49]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[50]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[51]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[52]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[52]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[53]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[53]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[54]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[54]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[54]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[55]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[55]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[55]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[56]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[56]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[57]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[58]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[58]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[59]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[59]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[5]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[60]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[62]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[62]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[62]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[63]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[6]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[7]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[9]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[9]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[10]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[11]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[12]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[13]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[14]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[15]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[16]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[17]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[18]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[19]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[20]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[21]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[22]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[23]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[24]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[25]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[26]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[27]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[28]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[29]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[30]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[31]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[32]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[33]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[34]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[35]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[36]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[37]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[38]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[39]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[3]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[40]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[41]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[42]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[43]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[44]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[45]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[46]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[47]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[48]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[49]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[4]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[50]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[51]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[52]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[53]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[54]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[55]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[56]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[57]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[58]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[59]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[5]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[60]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[61]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[62]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[63]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[6]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[7]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[8]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[9]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal next_mi_burst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal next_mi_last_index_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \next_mi_len[7]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[0]\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[1]\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[4]\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[5]\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[6]\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[7]\ : STD_LOGIC;
  signal next_valid : STD_LOGIC;
  signal next_valid_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal p_173_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal s_aw_reg_n_10 : STD_LOGIC;
  signal s_aw_reg_n_11 : STD_LOGIC;
  signal s_aw_reg_n_15 : STD_LOGIC;
  signal s_aw_reg_n_16 : STD_LOGIC;
  signal s_aw_reg_n_17 : STD_LOGIC;
  signal s_aw_reg_n_19 : STD_LOGIC;
  signal s_aw_reg_n_20 : STD_LOGIC;
  signal s_aw_reg_n_21 : STD_LOGIC;
  signal s_aw_reg_n_22 : STD_LOGIC;
  signal s_aw_reg_n_23 : STD_LOGIC;
  signal s_aw_reg_n_24 : STD_LOGIC;
  signal s_aw_reg_n_25 : STD_LOGIC;
  signal s_aw_reg_n_3 : STD_LOGIC;
  signal s_aw_reg_n_4 : STD_LOGIC;
  signal s_aw_reg_n_5 : STD_LOGIC;
  signal s_aw_reg_n_6 : STD_LOGIC;
  signal s_aw_reg_n_7 : STD_LOGIC;
  signal s_aw_reg_n_8 : STD_LOGIC;
  signal s_awaddr_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s_awburst_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_awcache_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_awlen_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_awlock_reg : STD_LOGIC;
  signal s_awprot_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_awqos_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_awregion_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_awsize_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \si_be[15]_i_4_n_0\ : STD_LOGIC;
  signal \si_be_reg_n_0_[0]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[10]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[11]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[12]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[13]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[14]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[1]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[2]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[3]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[4]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[5]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[6]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[7]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[8]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[9]\ : STD_LOGIC;
  signal \si_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \si_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \si_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal si_buf_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal si_burst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal si_last_index_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \si_ptr[5]_i_4_n_0\ : STD_LOGIC;
  signal \si_ptr[5]_i_5_n_0\ : STD_LOGIC;
  signal \si_size_reg_n_0_[0]\ : STD_LOGIC;
  signal \si_size_reg_n_0_[1]\ : STD_LOGIC;
  signal \si_size_reg_n_0_[2]\ : STD_LOGIC;
  signal si_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal si_wrap_be_next : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal si_wrap_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^si_wrap_cnt_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal si_wrap_word_next : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \size__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal w_buffer_i_34_n_0 : STD_LOGIC;
  signal w_buffer_i_35_n_0 : STD_LOGIC;
  signal w_buffer_i_36_n_0 : STD_LOGIC;
  signal w_buffer_i_37_n_0 : STD_LOGIC;
  signal w_buffer_i_38_n_0 : STD_LOGIC;
  signal w_buffer_i_39_n_0 : STD_LOGIC;
  signal w_buffer_i_40_n_0 : STD_LOGIC;
  signal w_buffer_i_41_n_0 : STD_LOGIC;
  signal w_buffer_i_42_n_0 : STD_LOGIC;
  signal w_buffer_i_43_n_0 : STD_LOGIC;
  signal w_buffer_i_44_n_0 : STD_LOGIC;
  signal w_buffer_i_45_n_0 : STD_LOGIC;
  signal w_buffer_i_46_n_0 : STD_LOGIC;
  signal w_buffer_i_47_n_0 : STD_LOGIC;
  signal w_buffer_i_48_n_0 : STD_LOGIC;
  signal w_buffer_i_49_n_0 : STD_LOGIC;
  signal word : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_aw_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_aw_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_aw_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_aw_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_dw_fifogen_aw_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_aw_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_aw_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_dw_fifogen_aw_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_aw_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_aw_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_aw_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_bready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_rready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_wlast_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_wvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axis_tlast_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axis_tvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_arready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_awready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_bvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_rlast_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_rvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_wready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axis_tready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_dout_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_araddr_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arburst_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arcache_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arlen_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arlock_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arprot_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arqos_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arregion_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arsize_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_aruser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awaddr_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awburst_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awcache_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awlen_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awlock_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awprot_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awqos_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awregion_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awsize_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_wdata_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_wid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_wstrb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_wuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axis_tdata_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axis_tdest_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axis_tid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axis_tkeep_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axis_tstrb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axis_tuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_bid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_bresp_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_buser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_rdata_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_rid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_rresp_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_ruser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_awpop_fifo.dw_fifogen_awpop_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_w_buffer_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 575 downto 0 );
  signal NLW_w_buffer_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_w_buffer_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_w_buffer_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_w_buffer_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_w_buffer_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 575 downto 0 );
  signal NLW_w_buffer_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_w_buffer_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_mi_state[0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \FSM_sequential_mi_state[2]_i_1\ : label is "soft_lutpair250";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_mi_state_reg[0]\ : label is "M_AW_STALL:111,M_IDLE:000,M_ISSUE2:100,M_WRITING2:101,M_ISSUE1:001,M_WRITING1:010,M_AW_DONE2:110,M_AW_DONE1:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mi_state_reg[1]\ : label is "M_AW_STALL:111,M_IDLE:000,M_ISSUE2:100,M_WRITING2:101,M_ISSUE1:001,M_WRITING1:010,M_AW_DONE2:110,M_AW_DONE1:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mi_state_reg[2]\ : label is "M_AW_STALL:111,M_IDLE:000,M_ISSUE2:100,M_WRITING2:101,M_ISSUE1:001,M_WRITING1:010,M_AW_DONE2:110,M_AW_DONE1:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_si_state_reg[0]\ : label is "S_AWFULL:10,S_IDLE:00,S_WRITING:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_si_state_reg[1]\ : label is "S_AWFULL:10,S_IDLE:00,S_WRITING:01";
  attribute SOFT_HLUTNM of M_AXI_WLAST_i_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of M_AXI_WLAST_i_i_3 : label is "soft_lutpair223";
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of dw_fifogen_aw : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of dw_fifogen_aw : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of dw_fifogen_aw : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of dw_fifogen_aw : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of dw_fifogen_aw : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of dw_fifogen_aw : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of dw_fifogen_aw : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of dw_fifogen_aw : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of dw_fifogen_aw : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of dw_fifogen_aw : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of dw_fifogen_aw : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of dw_fifogen_aw : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of dw_fifogen_aw : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of dw_fifogen_aw : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of dw_fifogen_aw : label is 64;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of dw_fifogen_aw : label is 6;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of dw_fifogen_aw : label is 6;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of dw_fifogen_aw : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of dw_fifogen_aw : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of dw_fifogen_aw : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of dw_fifogen_aw : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of dw_fifogen_aw : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of dw_fifogen_aw : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of dw_fifogen_aw : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of dw_fifogen_aw : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of dw_fifogen_aw : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of dw_fifogen_aw : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of dw_fifogen_aw : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of dw_fifogen_aw : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of dw_fifogen_aw : label is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of dw_fifogen_aw : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of dw_fifogen_aw : label is 99;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of dw_fifogen_aw : label is 35;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of dw_fifogen_aw : label is 99;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of dw_fifogen_aw : label is 37;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of dw_fifogen_aw : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of dw_fifogen_aw : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of dw_fifogen_aw : label is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of dw_fifogen_aw : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of dw_fifogen_aw : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of dw_fifogen_aw : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of dw_fifogen_aw : label is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of dw_fifogen_aw : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of dw_fifogen_aw : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of dw_fifogen_aw : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of dw_fifogen_aw : label is 1;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of dw_fifogen_aw : label is 1;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of dw_fifogen_aw : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of dw_fifogen_aw : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of dw_fifogen_aw : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of dw_fifogen_aw : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of dw_fifogen_aw : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of dw_fifogen_aw : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of dw_fifogen_aw : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of dw_fifogen_aw : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of dw_fifogen_aw : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of dw_fifogen_aw : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of dw_fifogen_aw : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of dw_fifogen_aw : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of dw_fifogen_aw : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of dw_fifogen_aw : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of dw_fifogen_aw : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of dw_fifogen_aw : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of dw_fifogen_aw : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of dw_fifogen_aw : label is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of dw_fifogen_aw : label is 11;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of dw_fifogen_aw : label is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of dw_fifogen_aw : label is 11;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of dw_fifogen_aw : label is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of dw_fifogen_aw : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of dw_fifogen_aw : label is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of dw_fifogen_aw : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of dw_fifogen_aw : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of dw_fifogen_aw : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of dw_fifogen_aw : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of dw_fifogen_aw : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of dw_fifogen_aw : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of dw_fifogen_aw : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of dw_fifogen_aw : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of dw_fifogen_aw : label is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of dw_fifogen_aw : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of dw_fifogen_aw : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of dw_fifogen_aw : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of dw_fifogen_aw : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of dw_fifogen_aw : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of dw_fifogen_aw : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of dw_fifogen_aw : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of dw_fifogen_aw : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of dw_fifogen_aw : label is 14;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of dw_fifogen_aw : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of dw_fifogen_aw : label is 30;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of dw_fifogen_aw : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of dw_fifogen_aw : label is 14;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of dw_fifogen_aw : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of dw_fifogen_aw : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of dw_fifogen_aw : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of dw_fifogen_aw : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of dw_fifogen_aw : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of dw_fifogen_aw : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of dw_fifogen_aw : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of dw_fifogen_aw : label is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of dw_fifogen_aw : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of dw_fifogen_aw : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of dw_fifogen_aw : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of dw_fifogen_aw : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of dw_fifogen_aw : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of dw_fifogen_aw : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of dw_fifogen_aw : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of dw_fifogen_aw : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of dw_fifogen_aw : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of dw_fifogen_aw : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of dw_fifogen_aw : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of dw_fifogen_aw : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of dw_fifogen_aw : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of dw_fifogen_aw : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of dw_fifogen_aw : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of dw_fifogen_aw : label is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of dw_fifogen_aw : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of dw_fifogen_aw : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of dw_fifogen_aw : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of dw_fifogen_aw : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of dw_fifogen_aw : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of dw_fifogen_aw : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of dw_fifogen_aw : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of dw_fifogen_aw : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of dw_fifogen_aw : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of dw_fifogen_aw : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of dw_fifogen_aw : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of dw_fifogen_aw : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of dw_fifogen_aw : label is 2;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of dw_fifogen_aw : label is 2;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of dw_fifogen_aw : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of dw_fifogen_aw : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of dw_fifogen_aw : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of dw_fifogen_aw : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of dw_fifogen_aw : label is 32;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of dw_fifogen_aw : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of dw_fifogen_aw : label is 32;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of dw_fifogen_aw : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of dw_fifogen_aw : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of dw_fifogen_aw : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of dw_fifogen_aw : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of dw_fifogen_aw : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of dw_fifogen_aw : label is 5;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of dw_fifogen_aw : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of dw_fifogen_aw : label is 5;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of dw_fifogen_aw : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of dw_fifogen_aw : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of dw_fifogen_aw : label is 1;
  attribute SOFT_HLUTNM of dw_fifogen_aw_i_1 : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of dw_fifogen_aw_i_3 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of dw_fifogen_aw_i_5 : label is "soft_lutpair223";
  attribute C_ADD_NGC_CONSTRAINT of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_APPLICATION_TYPE_AXIS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_APPLICATION_TYPE_RACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_APPLICATION_TYPE_RDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_APPLICATION_TYPE_WACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_APPLICATION_TYPE_WDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_APPLICATION_TYPE_WRCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_AXIS_TDATA_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 64;
  attribute C_AXIS_TDEST_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 4;
  attribute C_AXIS_TID_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 8;
  attribute C_AXIS_TKEEP_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 4;
  attribute C_AXIS_TSTRB_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 4;
  attribute C_AXIS_TUSER_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 4;
  attribute C_AXIS_TYPE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_AXI_ADDR_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 32;
  attribute C_AXI_ARUSER_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_AXI_AWUSER_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_AXI_BUSER_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_AXI_DATA_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 64;
  attribute C_AXI_ID_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 4;
  attribute C_AXI_LEN_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 8;
  attribute C_AXI_LOCK_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 2;
  attribute C_AXI_RUSER_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_AXI_TYPE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_AXI_WUSER_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_COMMON_CLOCK of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_COUNT_TYPE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_DATA_COUNT_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 5;
  attribute C_DEFAULT_VALUE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is "BlankString";
  attribute C_DIN_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_DIN_WIDTH_AXIS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_DIN_WIDTH_RACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 32;
  attribute C_DIN_WIDTH_RDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 64;
  attribute C_DIN_WIDTH_WACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 32;
  attribute C_DIN_WIDTH_WDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 64;
  attribute C_DIN_WIDTH_WRCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 2;
  attribute C_DOUT_RST_VAL of \gen_awpop_fifo.dw_fifogen_awpop\ : label is "0";
  attribute C_DOUT_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_ENABLE_RLOCS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_ENABLE_RST_SYNC of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_EN_SAFETY_CKT of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_FAMILY of \gen_awpop_fifo.dw_fifogen_awpop\ : label is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_ALMOST_EMPTY of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_ALMOST_FULL of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_AXIS_TDATA of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_AXIS_TDEST of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_AXIS_TID of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_AXIS_TKEEP of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_AXIS_TLAST of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_AXIS_TREADY of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_HAS_AXIS_TSTRB of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_AXIS_TUSER of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_AXI_ARUSER of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_AXI_AWUSER of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_AXI_BUSER of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_AXI_ID of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_AXI_RUSER of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_AXI_WUSER of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_BACKUP of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_DATA_COUNT of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_INT_CLK of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_MASTER_CE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_MEMINIT_FILE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_OVERFLOW of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_RD_DATA_COUNT of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_RD_RST of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_RST of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_HAS_SLAVE_CE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_SRST of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_UNDERFLOW of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_VALID of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_WR_ACK of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_WR_DATA_COUNT of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_HAS_WR_RST of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_IMPLEMENTATION_TYPE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_INIT_WR_PNTR_VAL of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_INTERFACE_TYPE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_MEMORY_TYPE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 2;
  attribute C_MIF_FILE_NAME of \gen_awpop_fifo.dw_fifogen_awpop\ : label is "BlankString";
  attribute C_MSGON_VAL of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_OPTIMIZATION_MODE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_OVERFLOW_LOW of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_POWER_SAVING_MODE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_PRELOAD_LATENCY of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_PRELOAD_REGS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_PRIM_FIFO_TYPE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 5;
  attribute C_PROG_EMPTY_TYPE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 30;
  attribute C_PROG_FULL_TYPE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_PROG_FULL_TYPE_RACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_PROG_FULL_TYPE_WACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_RACH_TYPE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_RDCH_TYPE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 5;
  attribute C_RD_DEPTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 32;
  attribute C_RD_FREQ of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_RD_PNTR_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 5;
  attribute C_REG_SLICE_MODE_AXIS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_REG_SLICE_MODE_RACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_REG_SLICE_MODE_RDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_REG_SLICE_MODE_WACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_REG_SLICE_MODE_WDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_REG_SLICE_MODE_WRCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_SELECT_XPM of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_SYNCHRONIZER_STAGE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 3;
  attribute C_UNDERFLOW_LOW of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_USE_COMMON_OVERFLOW of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_USE_COMMON_UNDERFLOW of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_USE_DEFAULT_SETTINGS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_USE_DOUT_RST of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_USE_ECC of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_USE_ECC_AXIS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_USE_ECC_RACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_USE_ECC_RDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_USE_ECC_WACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_USE_ECC_WDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_USE_ECC_WRCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_USE_EMBEDDED_REG of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_USE_FIFO16_FLAGS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_USE_PIPELINE_REG of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_VALID_LOW of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_WACH_TYPE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_WDCH_TYPE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_WRCH_TYPE of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_WR_ACK_LOW of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 5;
  attribute C_WR_DEPTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 32;
  attribute C_WR_DEPTH_AXIS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1024;
  attribute C_WR_DEPTH_RACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 16;
  attribute C_WR_DEPTH_RDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1024;
  attribute C_WR_DEPTH_WACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 16;
  attribute C_WR_DEPTH_WDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1024;
  attribute C_WR_DEPTH_WRCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 16;
  attribute C_WR_FREQ of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute C_WR_PNTR_WIDTH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 4;
  attribute C_WR_RESPONSE_LATENCY of \gen_awpop_fifo.dw_fifogen_awpop\ : label is 1;
  attribute SOFT_HLUTNM of \gen_awpop_fifo.dw_fifogen_awpop_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of load_mi_d1_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \m_axi_wstrb[0]_INST_0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \m_axi_wstrb[10]_INST_0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \m_axi_wstrb[11]_INST_0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \m_axi_wstrb[12]_INST_0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \m_axi_wstrb[13]_INST_0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \m_axi_wstrb[14]_INST_0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \m_axi_wstrb[15]_INST_0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \m_axi_wstrb[16]_INST_0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \m_axi_wstrb[17]_INST_0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \m_axi_wstrb[18]_INST_0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \m_axi_wstrb[19]_INST_0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \m_axi_wstrb[1]_INST_0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \m_axi_wstrb[20]_INST_0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \m_axi_wstrb[21]_INST_0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \m_axi_wstrb[22]_INST_0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \m_axi_wstrb[23]_INST_0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \m_axi_wstrb[24]_INST_0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \m_axi_wstrb[25]_INST_0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \m_axi_wstrb[26]_INST_0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \m_axi_wstrb[27]_INST_0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \m_axi_wstrb[28]_INST_0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \m_axi_wstrb[29]_INST_0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \m_axi_wstrb[2]_INST_0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \m_axi_wstrb[30]_INST_0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \m_axi_wstrb[31]_INST_0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \m_axi_wstrb[32]_INST_0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \m_axi_wstrb[33]_INST_0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \m_axi_wstrb[34]_INST_0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \m_axi_wstrb[35]_INST_0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \m_axi_wstrb[36]_INST_0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \m_axi_wstrb[37]_INST_0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \m_axi_wstrb[38]_INST_0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \m_axi_wstrb[39]_INST_0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \m_axi_wstrb[3]_INST_0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \m_axi_wstrb[40]_INST_0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \m_axi_wstrb[41]_INST_0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \m_axi_wstrb[42]_INST_0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \m_axi_wstrb[43]_INST_0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \m_axi_wstrb[44]_INST_0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \m_axi_wstrb[45]_INST_0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \m_axi_wstrb[46]_INST_0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \m_axi_wstrb[47]_INST_0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \m_axi_wstrb[48]_INST_0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \m_axi_wstrb[49]_INST_0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \m_axi_wstrb[4]_INST_0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \m_axi_wstrb[50]_INST_0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \m_axi_wstrb[51]_INST_0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \m_axi_wstrb[52]_INST_0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \m_axi_wstrb[53]_INST_0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \m_axi_wstrb[54]_INST_0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \m_axi_wstrb[55]_INST_0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \m_axi_wstrb[56]_INST_0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \m_axi_wstrb[57]_INST_0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \m_axi_wstrb[58]_INST_0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \m_axi_wstrb[59]_INST_0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \m_axi_wstrb[5]_INST_0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \m_axi_wstrb[60]_INST_0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \m_axi_wstrb[61]_INST_0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \m_axi_wstrb[62]_INST_0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \m_axi_wstrb[63]_INST_0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \m_axi_wstrb[6]_INST_0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \m_axi_wstrb[7]_INST_0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \m_axi_wstrb[8]_INST_0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \m_axi_wstrb[9]_INST_0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \mi_addr[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \mi_addr[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \mi_addr[2]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \mi_addr[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \mi_addr[4]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \mi_addr[5]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \mi_be[0]_i_6\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mi_be[0]_i_7\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \mi_be[0]_i_8\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mi_be[10]_i_10\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \mi_be[10]_i_6\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \mi_be[10]_i_7\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mi_be[11]_i_4\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mi_be[11]_i_7\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \mi_be[11]_i_9\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mi_be[15]_i_10\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \mi_be[15]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mi_be[15]_i_5\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mi_be[15]_i_8\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \mi_be[15]_i_9\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \mi_be[16]_i_10\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \mi_be[16]_i_11\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \mi_be[16]_i_12\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \mi_be[16]_i_7\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \mi_be[16]_i_8\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \mi_be[16]_i_9\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mi_be[17]_i_7\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mi_be[18]_i_10\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \mi_be[19]_i_11\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mi_be[19]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mi_be[1]_i_5\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mi_be[20]_i_6\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \mi_be[20]_i_8\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \mi_be[21]_i_11\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mi_be[21]_i_12\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \mi_be[21]_i_6\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mi_be[21]_i_7\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \mi_be[21]_i_8\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mi_be[21]_i_9\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \mi_be[22]_i_6\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \mi_be[22]_i_7\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \mi_be[23]_i_4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mi_be[23]_i_7\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mi_be[24]_i_7\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \mi_be[24]_i_8\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \mi_be[25]_i_10\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mi_be[25]_i_12\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \mi_be[25]_i_8\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mi_be[25]_i_9\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \mi_be[26]_i_7\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \mi_be[26]_i_9\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \mi_be[27]_i_11\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mi_be[27]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mi_be[27]_i_5\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mi_be[27]_i_8\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mi_be[27]_i_9\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \mi_be[28]_i_8\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mi_be[2]_i_4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mi_be[2]_i_6\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mi_be[2]_i_7\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \mi_be[2]_i_8\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \mi_be[2]_i_9\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \mi_be[30]_i_11\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mi_be[30]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mi_be[30]_i_8\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mi_be[30]_i_9\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mi_be[31]_i_7\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mi_be[32]_i_7\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \mi_be[32]_i_9\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mi_be[33]_i_10\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \mi_be[33]_i_11\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \mi_be[33]_i_12\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \mi_be[33]_i_14\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mi_be[33]_i_8\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mi_be[33]_i_9\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \mi_be[34]_i_6\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \mi_be[34]_i_8\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mi_be[35]_i_7\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \mi_be[35]_i_9\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \mi_be[36]_i_7\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mi_be[37]_i_12\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mi_be[37]_i_8\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \mi_be[38]_i_6\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mi_be[38]_i_8\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \mi_be[39]_i_7\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \mi_be[40]_i_10\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \mi_be[40]_i_11\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mi_be[40]_i_6\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \mi_be[40]_i_7\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \mi_be[40]_i_9\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mi_be[41]_i_10\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mi_be[41]_i_6\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \mi_be[41]_i_7\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \mi_be[41]_i_9\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \mi_be[42]_i_6\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \mi_be[42]_i_7\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \mi_be[42]_i_9\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \mi_be[43]_i_10\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mi_be[43]_i_11\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mi_be[43]_i_7\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \mi_be[43]_i_8\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \mi_be[44]_i_10\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \mi_be[44]_i_7\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \mi_be[44]_i_8\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \mi_be[45]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mi_be[45]_i_7\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mi_be[46]_i_5\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mi_be[46]_i_8\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mi_be[47]_i_10\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \mi_be[47]_i_12\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \mi_be[47]_i_4\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mi_be[47]_i_5\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mi_be[47]_i_9\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \mi_be[48]_i_6\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \mi_be[49]_i_6\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \mi_be[49]_i_7\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mi_be[4]_i_4\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mi_be[50]_i_10\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mi_be[50]_i_7\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \mi_be[50]_i_8\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mi_be[51]_i_12\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \mi_be[51]_i_4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mi_be[51]_i_5\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \mi_be[52]_i_9\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \mi_be[53]_i_10\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mi_be[53]_i_11\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mi_be[53]_i_12\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \mi_be[53]_i_5\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mi_be[53]_i_8\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mi_be[53]_i_9\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mi_be[54]_i_11\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mi_be[54]_i_6\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \mi_be[54]_i_7\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mi_be[54]_i_8\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \mi_be[54]_i_9\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mi_be[55]_i_3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mi_be[56]_i_6\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \mi_be[56]_i_7\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \mi_be[56]_i_9\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mi_be[57]_i_10\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mi_be[57]_i_6\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mi_be[57]_i_7\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \mi_be[57]_i_9\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \mi_be[58]_i_10\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \mi_be[58]_i_11\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \mi_be[58]_i_3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mi_be[58]_i_7\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mi_be[58]_i_8\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \mi_be[59]_i_4\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mi_be[59]_i_7\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mi_be[60]_i_10\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mi_be[60]_i_6\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mi_be[60]_i_7\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \mi_be[60]_i_8\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \mi_be[61]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mi_be[61]_i_4\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \mi_be[61]_i_9\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \mi_be[62]_i_11\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mi_be[62]_i_6\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \mi_be[62]_i_7\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mi_be[62]_i_8\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mi_be[62]_i_9\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \mi_be[63]_i_10\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \mi_be[63]_i_11\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \mi_be[63]_i_13\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mi_be[63]_i_4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mi_be[63]_i_9\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mi_be[6]_i_4\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mi_be[7]_i_10\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mi_be[7]_i_11\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \mi_be[7]_i_12\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \mi_be[7]_i_4\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \mi_be[7]_i_8\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \mi_be[7]_i_9\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \mi_be[8]_i_4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mi_be[8]_i_8\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \mi_be[8]_i_9\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mi_buf[1]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \mi_buf[2]_i_2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \mi_burst[0]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \mi_burst[1]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of mi_last_i_3 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mi_last_index_reg_d0[0]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \mi_last_index_reg_d0[1]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \mi_last_index_reg_d0[2]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \mi_last_index_reg_d0[3]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \mi_last_index_reg_d0[4]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \mi_last_index_reg_d0[5]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mi_ptr[0]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \mi_ptr[4]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mi_ptr[5]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mi_size[0]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \mi_size[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \mi_size[2]_i_1\ : label is "soft_lutpair231";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \mi_size_reg[0]\ : label is "mi_size_reg[0]";
  attribute ORIG_CELL_NAME of \mi_size_reg[0]_rep\ : label is "mi_size_reg[0]";
  attribute ORIG_CELL_NAME of \mi_size_reg[0]_rep__0\ : label is "mi_size_reg[0]";
  attribute SOFT_HLUTNM of \mi_wcnt[3]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mi_wcnt[4]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mi_wcnt[5]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[0]_i_5\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[0]_i_6\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[0]_i_7\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[0]_i_8\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[10]_i_4\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[10]_i_5\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[10]_i_7\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[12]_i_3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[13]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[13]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[13]_i_4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[13]_i_6\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[14]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[14]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[15]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[16]_i_3\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[17]_i_7\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[18]_i_4\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[1]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[1]_i_5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[1]_i_6\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[20]_i_3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[20]_i_5\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[20]_i_6\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[20]_i_7\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[22]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[22]_i_3\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[24]_i_4\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[24]_i_6\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[24]_i_7\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[25]_i_6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[26]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[26]_i_4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[26]_i_5\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[26]_i_6\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[27]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[28]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[28]_i_4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[29]_i_4\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[29]_i_5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[2]_i_3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[2]_i_4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[2]_i_5\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[2]_i_7\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[2]_i_8\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[30]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[30]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[30]_i_4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[31]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[31]_i_2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[32]_i_3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[33]_i_5\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[34]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[34]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[34]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[34]_i_6\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[34]_i_7\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[35]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[36]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[37]_i_4\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[38]_i_4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[38]_i_5\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[38]_i_6\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[38]_i_7\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[39]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[3]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[3]_i_4\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[3]_i_5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[3]_i_6\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[40]_i_3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[41]_i_4\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[41]_i_5\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[42]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[42]_i_6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[43]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[43]_i_3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[44]_i_5\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[44]_i_7\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[45]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[45]_i_6\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[46]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[47]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[47]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[47]_i_3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[48]_i_3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[48]_i_4\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[48]_i_6\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[49]_i_4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[4]_i_4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[4]_i_6\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[4]_i_7\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[50]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[51]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[51]_i_4\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[51]_i_5\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[51]_i_6\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[52]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[52]_i_4\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[53]_i_4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[53]_i_5\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[54]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[55]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[55]_i_4\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[55]_i_5\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[56]_i_3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[56]_i_5\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[57]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[57]_i_4\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[57]_i_5\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[58]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[59]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[59]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[59]_i_4\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[59]_i_5\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[59]_i_6\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[59]_i_7\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[5]_i_4\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[5]_i_5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[5]_i_6\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[5]_i_7\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[60]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[60]_i_3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[60]_i_4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[60]_i_6\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[60]_i_7\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[61]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[61]_i_3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[61]_i_5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[61]_i_6\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[62]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[62]_i_4\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[62]_i_5\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[62]_i_7\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[63]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[6]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[6]_i_4\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[6]_i_6\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[7]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[7]_i_3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[9]_i_5\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[9]_i_6\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[1]_i_6\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[2]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[2]_i_4\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[2]_i_6\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[3]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[3]_i_6\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[3]_i_7\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[10]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[10]_i_3\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[11]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[12]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[15]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[17]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[18]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[1]_i_2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[22]_i_2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[26]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[26]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[28]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[29]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[29]_i_3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[29]_i_4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[31]_i_2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[33]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[37]_i_2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[37]_i_3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[39]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[39]_i_3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[3]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[3]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[40]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[40]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[40]_i_4\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[41]_i_2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[44]_i_2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[45]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[45]_i_3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[47]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[48]_i_2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[49]_i_2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[49]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[51]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[52]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[52]_i_3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[53]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[53]_i_3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[54]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[54]_i_4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[55]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[55]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[55]_i_4\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[56]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[56]_i_3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[58]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[58]_i_3\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[59]_i_2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[59]_i_3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[5]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[60]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[62]_i_3\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[62]_i_4\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[63]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[63]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[7]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[9]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[9]_i_3\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \next_mi_len[7]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \si_buf[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \si_buf[2]_i_1\ : label is "soft_lutpair238";
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of w_buffer : label is 9;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of w_buffer : label is 9;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of w_buffer : label is 1;
  attribute C_AXI_ID_WIDTH of w_buffer : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of w_buffer : label is 0;
  attribute C_AXI_TYPE of w_buffer : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of w_buffer : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of w_buffer : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of w_buffer : label is "";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of w_buffer : label is "";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of w_buffer : label is "ECCHSIAO32-7";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of w_buffer : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of w_buffer : label is 1;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of w_buffer : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of w_buffer : label is "";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of w_buffer : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of w_buffer : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of w_buffer : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of w_buffer : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of w_buffer : label is 0;
  attribute C_EN_SAFETY_CKT of w_buffer : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of w_buffer : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of w_buffer : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of w_buffer : label is "";
  attribute C_FAMILY of w_buffer : label is "kintex7";
  attribute C_HAS_AXI_ID of w_buffer : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of w_buffer : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of w_buffer : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of w_buffer : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of w_buffer : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of w_buffer : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of w_buffer : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of w_buffer : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of w_buffer : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of w_buffer : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of w_buffer : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of w_buffer : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of w_buffer : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of w_buffer : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of w_buffer : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of w_buffer : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of w_buffer : label is "BlankString";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of w_buffer : label is "BlankString";
  attribute C_INTERFACE_TYPE of w_buffer : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of w_buffer : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of w_buffer : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of w_buffer : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of w_buffer : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of w_buffer : label is 512;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of w_buffer : label is 512;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of w_buffer : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of w_buffer : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of w_buffer : label is 576;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of w_buffer : label is 576;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of w_buffer : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of w_buffer : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of w_buffer : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of w_buffer : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of w_buffer : label is "GENERATE_X_ONLY";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of w_buffer : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of w_buffer : label is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of w_buffer : label is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of w_buffer : label is 0;
  attribute C_USE_ECC of w_buffer : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of w_buffer : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of w_buffer : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of w_buffer : label is 64;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of w_buffer : label is 64;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of w_buffer : label is 512;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of w_buffer : label is 512;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of w_buffer : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of w_buffer : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of w_buffer : label is 576;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of w_buffer : label is 576;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of w_buffer : label is "kintex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of w_buffer : label is "yes";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  E(0) <= \^e\(0);
  \FSM_sequential_mi_state_reg[2]_0\ <= \^fsm_sequential_mi_state_reg[2]_0\;
  \FSM_sequential_si_state_reg[0]_0\(0) <= \^fsm_sequential_si_state_reg[0]_0\(0);
  M_AXI_AWADDR(63 downto 0) <= \^m_axi_awaddr\(63 downto 0);
  M_AXI_WLAST_i_reg_0 <= \^m_axi_wlast_i_reg_0\;
  M_AXI_WVALID_i_reg_0 <= \^m_axi_wvalid_i_reg_0\;
  M_AXI_WVALID_i_reg_1 <= \^m_axi_wvalid_i_reg_1\;
  S_AXI_WREADY_i_reg_0 <= \^s_axi_wready_i_reg_0\;
  aw_push <= \^aw_push\;
  \goreg_dm.dout_i_reg[23]\(1 downto 0) <= \^goreg_dm.dout_i_reg[23]\(1 downto 0);
  \goreg_dm.dout_i_reg[26]\(2 downto 0) <= \^goreg_dm.dout_i_reg[26]\(2 downto 0);
  load_si_ptr <= \^load_si_ptr\;
  m_fifo_rst <= \^m_fifo_rst\;
  mi_first <= \^mi_first\;
  mi_last <= \^mi_last\;
  mi_last_d1_reg_0 <= \^mi_last_d1_reg_0\;
  mi_state(2 downto 0) <= \^mi_state\(2 downto 0);
  \si_wrap_cnt_reg[0]_0\(0) <= \^si_wrap_cnt_reg[0]_0\(0);
\FSM_sequential_mi_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_state_ns__0\(0),
      I1 => \FSM_sequential_mi_state[2]_i_3_n_0\,
      I2 => \^mi_state\(0),
      O => \FSM_sequential_mi_state[0]_i_1_n_0\
    );
\FSM_sequential_mi_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3080DFFF0080DFFF"
    )
        port map (
      I0 => m_axi_awready,
      I1 => \^mi_state\(2),
      I2 => dw_fifogen_aw_i_5_n_0,
      I3 => \^mi_state\(1),
      I4 => \^mi_state\(0),
      I5 => mi_awvalid,
      O => \mi_state_ns__0\(0)
    );
\FSM_sequential_mi_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7FFFFFF000000"
    )
        port map (
      I0 => m_axi_awready,
      I1 => dw_fifogen_aw_i_5_n_0,
      I2 => \^mi_state\(2),
      I3 => \^mi_state\(0),
      I4 => \FSM_sequential_mi_state[2]_i_3_n_0\,
      I5 => \^mi_state\(1),
      O => \FSM_sequential_mi_state[1]_i_1_n_0\
    );
\FSM_sequential_mi_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_state_ns__0\(2),
      I1 => \FSM_sequential_mi_state[2]_i_3_n_0\,
      I2 => \^mi_state\(2),
      O => \FSM_sequential_mi_state[2]_i_1_n_0\
    );
\FSM_sequential_mi_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04040034"
    )
        port map (
      I0 => dw_fifogen_aw_i_5_n_0,
      I1 => \^mi_state\(2),
      I2 => \^mi_state\(1),
      I3 => \^mi_state\(0),
      I4 => m_axi_awready,
      I5 => load_mi_next,
      O => \mi_state_ns__0\(2)
    );
\FSM_sequential_mi_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFAAAAAEEFAAAA"
    )
        port map (
      I0 => \FSM_sequential_mi_state[2]_i_4_n_0\,
      I1 => dw_fifogen_aw_i_5_n_0,
      I2 => \^mi_state\(1),
      I3 => \^mi_state\(0),
      I4 => \^mi_state\(2),
      I5 => m_axi_awready,
      O => \FSM_sequential_mi_state[2]_i_3_n_0\
    );
\FSM_sequential_mi_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEE0"
    )
        port map (
      I0 => \FSM_sequential_mi_state[2]_i_5_n_0\,
      I1 => \FSM_sequential_mi_state[2]_i_6_n_0\,
      I2 => \^mi_state\(1),
      I3 => \^mi_state\(0),
      I4 => mi_awvalid,
      I5 => \^mi_state\(2),
      O => \FSM_sequential_mi_state[2]_i_4_n_0\
    );
\FSM_sequential_mi_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FFFFFF80FF"
    )
        port map (
      I0 => m_axi_wready,
      I1 => \^m_axi_wvalid_i_reg_0\,
      I2 => \^m_axi_wlast_i_reg_0\,
      I3 => \^mi_state\(1),
      I4 => m_axi_awready,
      I5 => \^mi_state\(0),
      O => \FSM_sequential_mi_state[2]_i_5_n_0\
    );
\FSM_sequential_mi_state[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^m_axi_wlast_i_reg_0\,
      I1 => \^mi_last\,
      I2 => \^mi_state\(0),
      I3 => \^mi_last_d1_reg_0\,
      I4 => mi_awvalid,
      O => \FSM_sequential_mi_state[2]_i_6_n_0\
    );
\FSM_sequential_mi_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \FSM_sequential_mi_state[0]_i_1_n_0\,
      Q => \^mi_state\(0),
      R => \^m_fifo_rst\
    );
\FSM_sequential_mi_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \FSM_sequential_mi_state[1]_i_1_n_0\,
      Q => \^mi_state\(1),
      R => \^m_fifo_rst\
    );
\FSM_sequential_mi_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \FSM_sequential_mi_state[2]_i_1_n_0\,
      Q => \^mi_state\(2),
      R => \^m_fifo_rst\
    );
\FSM_sequential_si_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[68]\,
      CE => '1',
      D => s_aw_reg_n_19,
      Q => \^fsm_sequential_si_state_reg[0]_0\(0),
      R => SR(0)
    );
\FSM_sequential_si_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[68]\,
      CE => '1',
      D => s_aw_reg_n_20,
      Q => si_state(1),
      R => SR(0)
    );
M_AXI_AWVALID_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mi_last_reg_1,
      O => \^m_fifo_rst\
    );
M_AXI_AWVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => M_AXI_AWVALID_i_reg_0,
      Q => m_axi_awvalid,
      R => \^m_fifo_rst\
    );
M_AXI_WLAST_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^m_axi_wlast_i_reg_0\,
      I2 => \^m_axi_wvalid_i_reg_1\,
      I3 => \^mi_last_d1_reg_0\,
      I4 => mi_last_reg_1,
      O => M_AXI_WLAST_i_i_1_n_0
    );
M_AXI_WLAST_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFF1FFFD"
    )
        port map (
      I0 => mi_awvalid,
      I1 => \^mi_state\(2),
      I2 => \^mi_state\(1),
      I3 => \^mi_state\(0),
      I4 => dw_fifogen_aw_i_5_n_0,
      O => \^fsm_sequential_mi_state_reg[2]_0\
    );
M_AXI_WLAST_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \^m_axi_wvalid_i_reg_0\,
      I1 => m_axi_wready,
      I2 => load_mi_d2,
      I3 => load_mi_d1,
      O => \^m_axi_wvalid_i_reg_1\
    );
M_AXI_WLAST_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => M_AXI_WLAST_i_i_1_n_0,
      Q => \^m_axi_wlast_i_reg_0\,
      R => '0'
    );
M_AXI_WVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => M_AXI_WVALID_i_reg_2,
      Q => \^m_axi_wvalid_i_reg_0\,
      R => \^m_fifo_rst\
    );
S_AXI_WREADY_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[68]\,
      CE => '1',
      D => S_AXI_WREADY_i_reg_1,
      Q => \^s_axi_wready_i_reg_0\,
      R => SR(0)
    );
\buf_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => '1',
      D => s_aw_reg_n_23,
      Q => buf_cnt(0),
      R => SR(0)
    );
\buf_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => '1',
      D => s_aw_reg_n_22,
      Q => buf_cnt(1),
      R => SR(0)
    );
\buf_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => '1',
      D => s_aw_reg_n_21,
      Q => buf_cnt(2),
      R => SR(0)
    );
cmd_ready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => '1',
      D => aw_pop_resync,
      Q => \USE_WRITE.wr_cmd_ready\,
      R => SR(0)
    );
dw_fifogen_aw: entity work.\design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized0\
     port map (
      almost_empty => NLW_dw_fifogen_aw_almost_empty_UNCONNECTED,
      almost_full => NLW_dw_fifogen_aw_almost_full_UNCONNECTED,
      axi_ar_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_ar_data_count_UNCONNECTED(5 downto 0),
      axi_ar_dbiterr => NLW_dw_fifogen_aw_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_dw_fifogen_aw_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_dw_fifogen_aw_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(4 downto 0) => B"00000",
      axi_ar_prog_full => NLW_dw_fifogen_aw_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(4 downto 0) => B"00000",
      axi_ar_rd_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_ar_rd_data_count_UNCONNECTED(5 downto 0),
      axi_ar_sbiterr => NLW_dw_fifogen_aw_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_dw_fifogen_aw_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_ar_wr_data_count_UNCONNECTED(5 downto 0),
      axi_aw_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_aw_data_count_UNCONNECTED(5 downto 0),
      axi_aw_dbiterr => NLW_dw_fifogen_aw_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_dw_fifogen_aw_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_dw_fifogen_aw_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(4 downto 0) => B"00000",
      axi_aw_prog_full => NLW_dw_fifogen_aw_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(4 downto 0) => B"00000",
      axi_aw_rd_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_aw_rd_data_count_UNCONNECTED(5 downto 0),
      axi_aw_sbiterr => NLW_dw_fifogen_aw_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_dw_fifogen_aw_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_aw_wr_data_count_UNCONNECTED(5 downto 0),
      axi_b_data_count(4 downto 0) => NLW_dw_fifogen_aw_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_dw_fifogen_aw_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_dw_fifogen_aw_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_dw_fifogen_aw_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_dw_fifogen_aw_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_dw_fifogen_aw_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_dw_fifogen_aw_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_dw_fifogen_aw_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_dw_fifogen_aw_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_dw_fifogen_aw_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_dw_fifogen_aw_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_dw_fifogen_aw_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_dw_fifogen_aw_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_dw_fifogen_aw_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_dw_fifogen_aw_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_dw_fifogen_aw_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_dw_fifogen_aw_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_dw_fifogen_aw_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_dw_fifogen_aw_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_dw_fifogen_aw_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_dw_fifogen_aw_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_dw_fifogen_aw_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_dw_fifogen_aw_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_dw_fifogen_aw_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_dw_fifogen_aw_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_dw_fifogen_aw_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_dw_fifogen_aw_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_dw_fifogen_aw_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_dw_fifogen_aw_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_dw_fifogen_aw_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => NLW_dw_fifogen_aw_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_dw_fifogen_aw_dbiterr_UNCONNECTED,
      din(17 downto 0) => B"000000000000000000",
      dout(17 downto 0) => NLW_dw_fifogen_aw_dout_UNCONNECTED(17 downto 0),
      empty => NLW_dw_fifogen_aw_empty_UNCONNECTED,
      full => NLW_dw_fifogen_aw_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => \out\,
      m_aclk_en => '0',
      m_axi_araddr(63 downto 0) => NLW_dw_fifogen_aw_m_axi_araddr_UNCONNECTED(63 downto 0),
      m_axi_arburst(1 downto 0) => NLW_dw_fifogen_aw_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_dw_fifogen_aw_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_dw_fifogen_aw_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_dw_fifogen_aw_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_dw_fifogen_aw_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_dw_fifogen_aw_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_dw_fifogen_aw_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_dw_fifogen_aw_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_dw_fifogen_aw_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(5 downto 0) => NLW_dw_fifogen_aw_m_axi_aruser_UNCONNECTED(5 downto 0),
      m_axi_arvalid => NLW_dw_fifogen_aw_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(63 downto 0) => \^m_axi_awaddr\(63 downto 0),
      m_axi_awburst(1 downto 0) => \^goreg_dm.dout_i_reg[23]\(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(0) => NLW_dw_fifogen_aw_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => \^d\(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => aw_pop,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => \^goreg_dm.dout_i_reg[26]\(2 downto 0),
      m_axi_awuser(5 downto 0) => mi_last_index_reg(5 downto 0),
      m_axi_awvalid => mi_awvalid,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_dw_fifogen_aw_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_dw_fifogen_aw_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(31 downto 0) => NLW_dw_fifogen_aw_m_axi_wdata_UNCONNECTED(31 downto 0),
      m_axi_wid(0) => NLW_dw_fifogen_aw_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_dw_fifogen_aw_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(3 downto 0) => NLW_dw_fifogen_aw_m_axi_wstrb_UNCONNECTED(3 downto 0),
      m_axi_wuser(0) => NLW_dw_fifogen_aw_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_dw_fifogen_aw_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_dw_fifogen_aw_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_dw_fifogen_aw_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_dw_fifogen_aw_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_dw_fifogen_aw_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_dw_fifogen_aw_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_dw_fifogen_aw_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_dw_fifogen_aw_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_dw_fifogen_aw_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_dw_fifogen_aw_overflow_UNCONNECTED,
      prog_empty => NLW_dw_fifogen_aw_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_dw_fifogen_aw_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_dw_fifogen_aw_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => '0',
      rd_rst => '0',
      rd_rst_busy => NLW_dw_fifogen_aw_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => \m_payload_i_reg[68]\,
      s_aclk_en => '0',
      s_aresetn => aw_fifo_aresetn,
      s_axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_dw_fifogen_aw_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(5 downto 0) => B"000000",
      s_axi_arvalid => '0',
      s_axi_awaddr(63 downto 0) => s_awaddr_reg(63 downto 0),
      s_axi_awburst(1 downto 0) => s_awburst_reg(1 downto 0),
      s_axi_awcache(3 downto 0) => s_awcache_reg(3 downto 0),
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => s_awlen_reg(7 downto 0),
      s_axi_awlock(0) => s_awlock_reg,
      s_axi_awprot(2 downto 0) => s_awprot_reg(2 downto 0),
      s_axi_awqos(3 downto 0) => s_awqos_reg(3 downto 0),
      s_axi_awready => aw_ready,
      s_axi_awregion(3 downto 0) => s_awregion_reg(3 downto 0),
      s_axi_awsize(2 downto 0) => s_awsize_reg(2 downto 0),
      s_axi_awuser(5 downto 0) => si_last_index_reg(5 downto 0),
      s_axi_awvalid => \^aw_push\,
      s_axi_bid(0) => NLW_dw_fifogen_aw_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_dw_fifogen_aw_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_dw_fifogen_aw_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_dw_fifogen_aw_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_dw_fifogen_aw_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(0) => NLW_dw_fifogen_aw_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_dw_fifogen_aw_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_dw_fifogen_aw_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_dw_fifogen_aw_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_dw_fifogen_aw_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_dw_fifogen_aw_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_dw_fifogen_aw_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_dw_fifogen_aw_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_dw_fifogen_aw_underflow_UNCONNECTED,
      valid => NLW_dw_fifogen_aw_valid_UNCONNECTED,
      wr_ack => NLW_dw_fifogen_aw_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_dw_fifogen_aw_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => '0',
      wr_rst => '0',
      wr_rst_busy => NLW_dw_fifogen_aw_wr_rst_busy_UNCONNECTED
    );
dw_fifogen_aw_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mi_last_reg_1,
      I1 => \arststages_ff_reg[1]\,
      O => aw_fifo_aresetn
    );
dw_fifogen_aw_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E08800A0"
    )
        port map (
      I0 => \^mi_state\(1),
      I1 => dw_fifogen_aw_i_5_n_0,
      I2 => m_axi_awready,
      I3 => \^mi_state\(0),
      I4 => \^mi_state\(2),
      O => aw_pop
    );
dw_fifogen_aw_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^m_axi_wlast_i_reg_0\,
      I1 => \^m_axi_wvalid_i_reg_0\,
      I2 => m_axi_wready,
      O => dw_fifogen_aw_i_5_n_0
    );
first_load_mi_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => load_mi_d1,
      I1 => first_load_mi_d1,
      O => first_load_mi_d1_i_1_n_0
    );
first_load_mi_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => first_load_mi_d1_i_1_n_0,
      Q => first_load_mi_d1,
      R => \^m_fifo_rst\
    );
\gen_awpop_fifo.dw_fifogen_awpop\: entity work.design_1_auto_us_cc_df_0_fifo_generator_v13_2_4
     port map (
      almost_empty => \NLW_gen_awpop_fifo.dw_fifogen_awpop_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gen_awpop_fifo.dw_fifogen_awpop_almost_full_UNCONNECTED\,
      axi_ar_data_count(4 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_data_count_UNCONNECTED\(4 downto 0),
      axi_ar_dbiterr => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_dbiterr_UNCONNECTED\,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_overflow_UNCONNECTED\,
      axi_ar_prog_empty => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_prog_empty_UNCONNECTED\,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_prog_full_UNCONNECTED\,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_rd_data_count_UNCONNECTED\(4 downto 0),
      axi_ar_sbiterr => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_sbiterr_UNCONNECTED\,
      axi_ar_underflow => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_underflow_UNCONNECTED\,
      axi_ar_wr_data_count(4 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_ar_wr_data_count_UNCONNECTED\(4 downto 0),
      axi_aw_data_count(4 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_data_count_UNCONNECTED\(4 downto 0),
      axi_aw_dbiterr => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_dbiterr_UNCONNECTED\,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_overflow_UNCONNECTED\,
      axi_aw_prog_empty => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_prog_empty_UNCONNECTED\,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_prog_full_UNCONNECTED\,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_rd_data_count_UNCONNECTED\(4 downto 0),
      axi_aw_sbiterr => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_sbiterr_UNCONNECTED\,
      axi_aw_underflow => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_underflow_UNCONNECTED\,
      axi_aw_wr_data_count(4 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_aw_wr_data_count_UNCONNECTED\(4 downto 0),
      axi_b_data_count(4 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_data_count_UNCONNECTED\(4 downto 0),
      axi_b_dbiterr => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_dbiterr_UNCONNECTED\,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_overflow_UNCONNECTED\,
      axi_b_prog_empty => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_prog_empty_UNCONNECTED\,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_prog_full_UNCONNECTED\,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_rd_data_count_UNCONNECTED\(4 downto 0),
      axi_b_sbiterr => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_sbiterr_UNCONNECTED\,
      axi_b_underflow => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_underflow_UNCONNECTED\,
      axi_b_wr_data_count(4 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_b_wr_data_count_UNCONNECTED\(4 downto 0),
      axi_r_data_count(10 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_data_count_UNCONNECTED\(10 downto 0),
      axi_r_dbiterr => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_dbiterr_UNCONNECTED\,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_overflow_UNCONNECTED\,
      axi_r_prog_empty => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_prog_empty_UNCONNECTED\,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_prog_full_UNCONNECTED\,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_rd_data_count_UNCONNECTED\(10 downto 0),
      axi_r_sbiterr => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_sbiterr_UNCONNECTED\,
      axi_r_underflow => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_underflow_UNCONNECTED\,
      axi_r_wr_data_count(10 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_r_wr_data_count_UNCONNECTED\(10 downto 0),
      axi_w_data_count(10 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_data_count_UNCONNECTED\(10 downto 0),
      axi_w_dbiterr => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_dbiterr_UNCONNECTED\,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_overflow_UNCONNECTED\,
      axi_w_prog_empty => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_prog_empty_UNCONNECTED\,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_prog_full_UNCONNECTED\,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_rd_data_count_UNCONNECTED\(10 downto 0),
      axi_w_sbiterr => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_sbiterr_UNCONNECTED\,
      axi_w_underflow => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_underflow_UNCONNECTED\,
      axi_w_wr_data_count(10 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axi_w_wr_data_count_UNCONNECTED\(10 downto 0),
      axis_data_count(10 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_data_count_UNCONNECTED\(10 downto 0),
      axis_dbiterr => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_dbiterr_UNCONNECTED\,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_overflow_UNCONNECTED\,
      axis_prog_empty => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_prog_empty_UNCONNECTED\,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_prog_full_UNCONNECTED\,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_rd_data_count_UNCONNECTED\(10 downto 0),
      axis_sbiterr => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_sbiterr_UNCONNECTED\,
      axis_underflow => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_underflow_UNCONNECTED\,
      axis_wr_data_count(10 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_axis_wr_data_count_UNCONNECTED\(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(4 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_data_count_UNCONNECTED\(4 downto 0),
      dbiterr => \NLW_gen_awpop_fifo.dw_fifogen_awpop_dbiterr_UNCONNECTED\,
      din(0) => '0',
      dout(0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_dout_UNCONNECTED\(0),
      empty => aw_pop_event,
      full => \NLW_gen_awpop_fifo.dw_fifogen_awpop_full_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_araddr_UNCONNECTED\(31 downto 0),
      m_axi_arburst(1 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arburst_UNCONNECTED\(1 downto 0),
      m_axi_arcache(3 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arcache_UNCONNECTED\(3 downto 0),
      m_axi_arid(3 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arid_UNCONNECTED\(3 downto 0),
      m_axi_arlen(7 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arlen_UNCONNECTED\(7 downto 0),
      m_axi_arlock(1 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arlock_UNCONNECTED\(1 downto 0),
      m_axi_arprot(2 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arprot_UNCONNECTED\(2 downto 0),
      m_axi_arqos(3 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arqos_UNCONNECTED\(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arregion_UNCONNECTED\(3 downto 0),
      m_axi_arsize(2 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arsize_UNCONNECTED\(2 downto 0),
      m_axi_aruser(0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_aruser_UNCONNECTED\(0),
      m_axi_arvalid => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_arvalid_UNCONNECTED\,
      m_axi_awaddr(31 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awaddr_UNCONNECTED\(31 downto 0),
      m_axi_awburst(1 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awburst_UNCONNECTED\(1 downto 0),
      m_axi_awcache(3 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awcache_UNCONNECTED\(3 downto 0),
      m_axi_awid(3 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awid_UNCONNECTED\(3 downto 0),
      m_axi_awlen(7 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awlen_UNCONNECTED\(7 downto 0),
      m_axi_awlock(1 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awlock_UNCONNECTED\(1 downto 0),
      m_axi_awprot(2 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awprot_UNCONNECTED\(2 downto 0),
      m_axi_awqos(3 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awqos_UNCONNECTED\(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awregion_UNCONNECTED\(3 downto 0),
      m_axi_awsize(2 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awsize_UNCONNECTED\(2 downto 0),
      m_axi_awuser(0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awuser_UNCONNECTED\(0),
      m_axi_awvalid => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_awvalid_UNCONNECTED\,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_bready_UNCONNECTED\,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_rready_UNCONNECTED\,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_wdata_UNCONNECTED\(63 downto 0),
      m_axi_wid(3 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_wid_UNCONNECTED\(3 downto 0),
      m_axi_wlast => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_wlast_UNCONNECTED\,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_wstrb_UNCONNECTED\(7 downto 0),
      m_axi_wuser(0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_wuser_UNCONNECTED\(0),
      m_axi_wvalid => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axi_wvalid_UNCONNECTED\,
      m_axis_tdata(63 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axis_tdata_UNCONNECTED\(63 downto 0),
      m_axis_tdest(3 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axis_tdest_UNCONNECTED\(3 downto 0),
      m_axis_tid(7 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axis_tid_UNCONNECTED\(7 downto 0),
      m_axis_tkeep(3 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axis_tkeep_UNCONNECTED\(3 downto 0),
      m_axis_tlast => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axis_tlast_UNCONNECTED\,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axis_tstrb_UNCONNECTED\(3 downto 0),
      m_axis_tuser(3 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axis_tuser_UNCONNECTED\(3 downto 0),
      m_axis_tvalid => \NLW_gen_awpop_fifo.dw_fifogen_awpop_m_axis_tvalid_UNCONNECTED\,
      overflow => \NLW_gen_awpop_fifo.dw_fifogen_awpop_overflow_UNCONNECTED\,
      prog_empty => \NLW_gen_awpop_fifo.dw_fifogen_awpop_prog_empty_UNCONNECTED\,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => \NLW_gen_awpop_fifo.dw_fifogen_awpop_prog_full_UNCONNECTED\,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => \m_payload_i_reg[68]\,
      rd_data_count(4 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_rd_data_count_UNCONNECTED\(4 downto 0),
      rd_en => aw_pop_resync,
      rd_rst => '0',
      rd_rst_busy => \NLW_gen_awpop_fifo.dw_fifogen_awpop_rd_rst_busy_UNCONNECTED\,
      rst => awpop_reset,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_arready_UNCONNECTED\,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_awready_UNCONNECTED\,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_bid_UNCONNECTED\(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_bresp_UNCONNECTED\(1 downto 0),
      s_axi_buser(0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_buser_UNCONNECTED\(0),
      s_axi_bvalid => \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_bvalid_UNCONNECTED\,
      s_axi_rdata(63 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_rdata_UNCONNECTED\(63 downto 0),
      s_axi_rid(3 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_rid_UNCONNECTED\(3 downto 0),
      s_axi_rlast => \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_rlast_UNCONNECTED\,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_rresp_UNCONNECTED\(1 downto 0),
      s_axi_ruser(0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_ruser_UNCONNECTED\(0),
      s_axi_rvalid => \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_rvalid_UNCONNECTED\,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axi_wready_UNCONNECTED\,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => \NLW_gen_awpop_fifo.dw_fifogen_awpop_s_axis_tready_UNCONNECTED\,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => \NLW_gen_awpop_fifo.dw_fifogen_awpop_sbiterr_UNCONNECTED\,
      sleep => '0',
      srst => '0',
      underflow => \NLW_gen_awpop_fifo.dw_fifogen_awpop_underflow_UNCONNECTED\,
      valid => \NLW_gen_awpop_fifo.dw_fifogen_awpop_valid_UNCONNECTED\,
      wr_ack => \NLW_gen_awpop_fifo.dw_fifogen_awpop_wr_ack_UNCONNECTED\,
      wr_clk => \out\,
      wr_data_count(4 downto 0) => \NLW_gen_awpop_fifo.dw_fifogen_awpop_wr_data_count_UNCONNECTED\(4 downto 0),
      wr_en => aw_pop,
      wr_rst => '0',
      wr_rst_busy => \NLW_gen_awpop_fifo.dw_fifogen_awpop_wr_rst_busy_UNCONNECTED\
    );
\gen_awpop_fifo.dw_fifogen_awpop_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \arststages_ff_reg[1]\,
      I1 => mi_last_reg_1,
      O => awpop_reset
    );
\gen_awpop_fifo.dw_fifogen_awpop_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aw_pop_event,
      O => aw_pop_resync
    );
load_mi_d1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => load_mi_ptr
    );
load_mi_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => load_mi_ptr,
      Q => load_mi_d1,
      R => '0'
    );
load_mi_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => load_mi_d1,
      Q => load_mi_d2,
      R => '0'
    );
\m_axi_wstrb[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(8),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[0]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(0)
    );
\m_axi_wstrb[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(98),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[10]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(10)
    );
\m_axi_wstrb[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(107),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[11]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(11)
    );
\m_axi_wstrb[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(116),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[12]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(12)
    );
\m_axi_wstrb[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(125),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[13]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(13)
    );
\m_axi_wstrb[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(134),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[14]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(14)
    );
\m_axi_wstrb[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(143),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[15]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(15)
    );
\m_axi_wstrb[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(152),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[16]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(16)
    );
\m_axi_wstrb[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(161),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[17]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(17)
    );
\m_axi_wstrb[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(170),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[18]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(18)
    );
\m_axi_wstrb[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(179),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[19]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(19)
    );
\m_axi_wstrb[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(17),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[1]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(1)
    );
\m_axi_wstrb[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(188),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[20]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(20)
    );
\m_axi_wstrb[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(197),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[21]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(21)
    );
\m_axi_wstrb[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(206),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[22]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(22)
    );
\m_axi_wstrb[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(215),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[23]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(23)
    );
\m_axi_wstrb[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(224),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[24]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(24)
    );
\m_axi_wstrb[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(233),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[25]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(25)
    );
\m_axi_wstrb[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(242),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[26]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(26)
    );
\m_axi_wstrb[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(251),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[27]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(27)
    );
\m_axi_wstrb[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(260),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[28]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(28)
    );
\m_axi_wstrb[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(269),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[29]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(29)
    );
\m_axi_wstrb[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(26),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[2]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(2)
    );
\m_axi_wstrb[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(278),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[30]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(30)
    );
\m_axi_wstrb[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(287),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[31]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(31)
    );
\m_axi_wstrb[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(296),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[32]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(32)
    );
\m_axi_wstrb[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(305),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[33]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(33)
    );
\m_axi_wstrb[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(314),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[34]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(34)
    );
\m_axi_wstrb[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(323),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[35]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(35)
    );
\m_axi_wstrb[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(332),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[36]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(36)
    );
\m_axi_wstrb[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(341),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[37]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(37)
    );
\m_axi_wstrb[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(350),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[38]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(38)
    );
\m_axi_wstrb[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(359),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[39]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(39)
    );
\m_axi_wstrb[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(35),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[3]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(3)
    );
\m_axi_wstrb[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(368),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[40]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(40)
    );
\m_axi_wstrb[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(377),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[41]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(41)
    );
\m_axi_wstrb[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(386),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[42]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(42)
    );
\m_axi_wstrb[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(395),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[43]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(43)
    );
\m_axi_wstrb[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(404),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[44]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(44)
    );
\m_axi_wstrb[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(413),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[45]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(45)
    );
\m_axi_wstrb[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(422),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[46]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(46)
    );
\m_axi_wstrb[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(431),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[47]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(47)
    );
\m_axi_wstrb[48]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(440),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[48]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(48)
    );
\m_axi_wstrb[49]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(449),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[49]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(49)
    );
\m_axi_wstrb[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(44),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[4]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(4)
    );
\m_axi_wstrb[50]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(458),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[50]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(50)
    );
\m_axi_wstrb[51]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(467),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[51]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(51)
    );
\m_axi_wstrb[52]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(476),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[52]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(52)
    );
\m_axi_wstrb[53]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(485),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[53]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(53)
    );
\m_axi_wstrb[54]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(494),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[54]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(54)
    );
\m_axi_wstrb[55]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(503),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[55]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(55)
    );
\m_axi_wstrb[56]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(512),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[56]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(56)
    );
\m_axi_wstrb[57]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(521),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[57]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(57)
    );
\m_axi_wstrb[58]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(530),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[58]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(58)
    );
\m_axi_wstrb[59]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(539),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[59]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(59)
    );
\m_axi_wstrb[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(53),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[5]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(5)
    );
\m_axi_wstrb[60]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(548),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[60]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(60)
    );
\m_axi_wstrb[61]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(557),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[61]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(61)
    );
\m_axi_wstrb[62]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(566),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[62]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(62)
    );
\m_axi_wstrb[63]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(575),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[63]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(63)
    );
\m_axi_wstrb[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(62),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[6]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(6)
    );
\m_axi_wstrb[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(71),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[7]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(7)
    );
\m_axi_wstrb[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(80),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[8]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(8)
    );
\m_axi_wstrb[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(89),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[9]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(9)
    );
\mi_addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[0]\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^m_axi_awaddr\(0),
      O => \mi_addr[0]_i_1_n_0\
    );
\mi_addr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^m_axi_awaddr\(1),
      O => \mi_addr[1]_i_1_n_0\
    );
\mi_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^m_axi_awaddr\(2),
      O => \mi_addr[2]_i_1_n_0\
    );
\mi_addr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^m_axi_awaddr\(3),
      O => \mi_addr[3]_i_1_n_0\
    );
\mi_addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^m_axi_awaddr\(4),
      O => \mi_addr[4]_i_1_n_0\
    );
\mi_addr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => mi_wrap_be_next,
      I1 => next_valid,
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => mi_last_index_reg_d0
    );
\mi_addr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^m_axi_awaddr\(5),
      O => \mi_addr[5]_i_2_n_0\
    );
\mi_addr_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_addr_reg_n_0_[0]\,
      Q => addr(0),
      R => '0'
    );
\mi_addr_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_addr_reg_n_0_[1]\,
      Q => addr(1),
      R => '0'
    );
\mi_addr_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_addr_reg_n_0_[2]\,
      Q => addr(2),
      R => '0'
    );
\mi_addr_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_addr_reg_n_0_[3]\,
      Q => addr(3),
      R => '0'
    );
\mi_addr_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_addr_reg_n_0_[4]\,
      Q => addr(4),
      R => '0'
    );
\mi_addr_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_addr_reg_n_0_[5]\,
      Q => addr(5),
      R => '0'
    );
\mi_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_addr[0]_i_1_n_0\,
      Q => \mi_addr_reg_n_0_[0]\,
      R => '0'
    );
\mi_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_addr[1]_i_1_n_0\,
      Q => \mi_addr_reg_n_0_[1]\,
      R => '0'
    );
\mi_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_addr[2]_i_1_n_0\,
      Q => \mi_addr_reg_n_0_[2]\,
      R => '0'
    );
\mi_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_addr[3]_i_1_n_0\,
      Q => \mi_addr_reg_n_0_[3]\,
      R => '0'
    );
\mi_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_addr[4]_i_1_n_0\,
      Q => \mi_addr_reg_n_0_[4]\,
      R => '0'
    );
\mi_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_addr[5]_i_2_n_0\,
      Q => \mi_addr_reg_n_0_[5]\,
      R => '0'
    );
\mi_be[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[0]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[15]_i_3_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[1]_i_3_n_0\,
      I5 => \mi_be[0]_i_3_n_0\,
      O => \mi_be[0]_i_1_n_0\
    );
\mi_be[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001101"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_wrap_be_next[6]_i_6_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[0]_i_3_n_0\
    );
\mi_be[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[0]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[0]_i_6_n_0\,
      I4 => \mi_be[0]_i_7_n_0\,
      I5 => \mi_be[0]_i_8_n_0\,
      O => \mi_be[0]_i_4_n_0\
    );
\mi_be[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8BBB8B8"
    )
        port map (
      I0 => \mi_be[8]_i_4_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[3]_i_7_n_0\,
      I3 => \mi_be[57]_i_9_n_0\,
      I4 => \mi_be[62]_i_11_n_0\,
      I5 => \mi_be[7]_i_8_n_0\,
      O => \mi_be[0]_i_5_n_0\
    );
\mi_be[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[48]\,
      I1 => \size__0\(0),
      O => \mi_be[0]_i_6_n_0\
    );
\mi_be[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mi_be_reg_n_0_[32]\,
      I1 => \size__0\(0),
      O => \mi_be[0]_i_7_n_0\
    );
\mi_be[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000035FF"
    )
        port map (
      I0 => \mi_be_reg_n_0_[60]\,
      I1 => \mi_be_reg_n_0_[56]\,
      I2 => \size__0\(0),
      I3 => \size__0\(1),
      I4 => \mi_be[0]_i_9_n_0\,
      O => \mi_be[0]_i_8_n_0\
    );
\mi_be[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[62]\,
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[63]\,
      O => \mi_be[0]_i_9_n_0\
    );
\mi_be[10]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[0]\,
      I1 => size(0),
      I2 => p_0_in(3),
      O => \mi_be[10]_i_10_n_0\
    );
\mi_be[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \mi_be[15]_i_3_n_0\,
      I1 => \mi_wrap_be_next[4]_i_3_n_0\,
      I2 => \mi_be[11]_i_4_n_0\,
      I3 => \mi_wrap_be_next[10]_i_4_n_0\,
      I4 => \mi_wrap_be_next[13]_i_6_n_0\,
      I5 => \mi_be[62]_i_6_n_0\,
      O => \mi_be[10]_i_2_n_0\
    );
\mi_be[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[10]_i_4_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[10]\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \mi_be[10]_i_5_n_0\,
      O => \mi_be[10]_i_3_n_0\
    );
\mi_be[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB8B88"
    )
        port map (
      I0 => \mi_be[8]_i_4_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[10]_i_6_n_0\,
      I3 => \mi_be[10]_i_7_n_0\,
      I4 => \mi_be[10]_i_8_n_0\,
      I5 => \mi_be[8]_i_5_n_0\,
      O => \mi_be[10]_i_4_n_0\
    );
\mi_be[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEBAFEBAFFFF0000"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \mi_be_reg_n_0_[58]\,
      I3 => \mi_be_reg_n_0_[42]\,
      I4 => \mi_be[10]_i_9_n_0\,
      I5 => \size__0\(2),
      O => \mi_be[10]_i_5_n_0\
    );
\mi_be[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => size(0),
      O => \mi_be[10]_i_6_n_0\
    );
\mi_be[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => size(1),
      O => \mi_be[10]_i_7_n_0\
    );
\mi_be[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \mi_be[10]_i_10_n_0\,
      I1 => size(1),
      I2 => p_0_in(2),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => p_0_in(1),
      O => \mi_be[10]_i_8_n_0\
    );
\mi_be[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[2]\,
      I1 => \mi_be_reg_n_0_[6]\,
      I2 => \size__0\(1),
      I3 => \mi_be_reg_n_0_[8]\,
      I4 => \mi_size_reg[0]_rep_n_0\,
      I5 => \mi_be_reg_n_0_[9]\,
      O => \mi_be[10]_i_9_n_0\
    );
\mi_be[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[11]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[15]_i_3_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[11]_i_3_n_0\,
      I5 => \mi_be[11]_i_4_n_0\,
      O => \mi_be[11]_i_1_n_0\
    );
\mi_be[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000550055"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(3),
      I3 => \mi_wrap_be_next[0]_i_7_n_0\,
      I4 => \mi_wrap_be_next[10]_i_4_n_0\,
      I5 => \mi_be[59]_i_4_n_0\,
      O => \mi_be[11]_i_3_n_0\
    );
\mi_be[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAE88AA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_wrap_be_next[13]_i_6_n_0\,
      O => \mi_be[11]_i_4_n_0\
    );
\mi_be[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBB8BB"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[11]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[11]_i_7_n_0\,
      I4 => \mi_be[60]_i_8_n_0\,
      I5 => \mi_be[11]_i_8_n_0\,
      O => \mi_be[11]_i_5_n_0\
    );
\mi_be[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFB080B0808"
    )
        port map (
      I0 => \mi_be[8]_i_4_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_wrap_be_next[0]_i_5_n_0\,
      I4 => \mi_be[59]_i_7_n_0\,
      I5 => \mi_be[8]_i_5_n_0\,
      O => \mi_be[11]_i_6_n_0\
    );
\mi_be[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[43]\,
      O => \mi_be[11]_i_7_n_0\
    );
\mi_be[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047FF"
    )
        port map (
      I0 => \mi_be_reg_n_0_[3]\,
      I1 => \size__0\(0),
      I2 => \mi_be_reg_n_0_[7]\,
      I3 => \size__0\(1),
      I4 => \mi_be[11]_i_9_n_0\,
      O => \mi_be[11]_i_8_n_0\
    );
\mi_be[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[9]\,
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[10]\,
      O => \mi_be[11]_i_9_n_0\
    );
\mi_be[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \mi_be[15]_i_3_n_0\,
      I1 => \mi_wrap_be_next[4]_i_3_n_0\,
      I2 => \mi_be[15]_i_5_n_0\,
      I3 => \^m_axi_awaddr\(1),
      I4 => \mi_be[62]_i_6_n_0\,
      I5 => \mi_wrap_be_next[12]_i_3_n_0\,
      O => \mi_be[12]_i_2_n_0\
    );
\mi_be[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[12]_i_4_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[12]\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \mi_be[12]_i_5_n_0\,
      O => \mi_be[12]_i_3_n_0\
    );
\mi_be[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8BBB8B8"
    )
        port map (
      I0 => \mi_be[8]_i_4_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[15]_i_11_n_0\,
      I3 => p_0_in(0),
      I4 => \mi_be[62]_i_11_n_0\,
      I5 => \mi_wrap_be_next[13]_i_3_n_0\,
      O => \mi_be[12]_i_4_n_0\
    );
\mi_be[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEBAFEBAFFFF0000"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \mi_be_reg_n_0_[60]\,
      I3 => \mi_be_reg_n_0_[44]\,
      I4 => \mi_be[12]_i_6_n_0\,
      I5 => \size__0\(2),
      O => \mi_be[12]_i_5_n_0\
    );
\mi_be[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[4]\,
      I1 => \mi_be_reg_n_0_[8]\,
      I2 => \size__0\(1),
      I3 => \mi_be_reg_n_0_[10]\,
      I4 => \mi_size_reg[0]_rep_n_0\,
      I5 => \mi_be_reg_n_0_[11]\,
      O => \mi_be[12]_i_6_n_0\
    );
\mi_be[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B8B8"
    )
        port map (
      I0 => \mi_be[15]_i_3_n_0\,
      I1 => \mi_wrap_be_next[4]_i_3_n_0\,
      I2 => \mi_be[15]_i_5_n_0\,
      I3 => \^m_axi_awaddr\(1),
      I4 => \mi_be[61]_i_4_n_0\,
      I5 => \mi_wrap_be_next[12]_i_3_n_0\,
      O => \mi_be[13]_i_2_n_0\
    );
\mi_be[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[13]_i_4_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[13]\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \mi_be[13]_i_5_n_0\,
      O => \mi_be[13]_i_3_n_0\
    );
\mi_be[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => \mi_be[8]_i_4_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[15]_i_11_n_0\,
      I3 => p_0_in(0),
      I4 => \mi_be[63]_i_13_n_0\,
      I5 => \mi_wrap_be_next[13]_i_3_n_0\,
      O => \mi_be[13]_i_4_n_0\
    );
\mi_be[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD1DDDDDDD1D1D1"
    )
        port map (
      I0 => \mi_be[13]_i_6_n_0\,
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \mi_be_reg_n_0_[45]\,
      I4 => \mi_size_reg[0]_rep_n_0\,
      I5 => \mi_be_reg_n_0_[61]\,
      O => \mi_be[13]_i_5_n_0\
    );
\mi_be[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \mi_be_reg_n_0_[5]\,
      I1 => \mi_be_reg_n_0_[9]\,
      I2 => \size__0\(1),
      I3 => \mi_be_reg_n_0_[11]\,
      I4 => \mi_size_reg[0]_rep_n_0\,
      I5 => \mi_be_reg_n_0_[12]\,
      O => \mi_be[13]_i_6_n_0\
    );
\mi_be[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \mi_be[15]_i_3_n_0\,
      I1 => \mi_wrap_be_next[4]_i_3_n_0\,
      I2 => \mi_be[15]_i_5_n_0\,
      I3 => \mi_be[62]_i_6_n_0\,
      I4 => \mi_wrap_be_next[12]_i_3_n_0\,
      I5 => \^m_axi_awaddr\(1),
      O => \mi_be[14]_i_2_n_0\
    );
\mi_be[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[14]_i_4_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[14]\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \mi_be[14]_i_5_n_0\,
      O => \mi_be[14]_i_3_n_0\
    );
\mi_be[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \mi_be[8]_i_4_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[15]_i_11_n_0\,
      I3 => \mi_wrap_be_next[13]_i_3_n_0\,
      I4 => p_0_in(0),
      I5 => \mi_be[62]_i_11_n_0\,
      O => \mi_be[14]_i_4_n_0\
    );
\mi_be[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEFEAFFFF0000"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \mi_be_reg_n_0_[46]\,
      I2 => \mi_size_reg[0]_rep_n_0\,
      I3 => \mi_be_reg_n_0_[62]\,
      I4 => \mi_be[14]_i_6_n_0\,
      I5 => \size__0\(2),
      O => \mi_be[14]_i_5_n_0\
    );
\mi_be[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[6]\,
      I1 => \mi_be_reg_n_0_[10]\,
      I2 => \size__0\(1),
      I3 => \mi_be_reg_n_0_[12]\,
      I4 => \mi_size_reg[0]_rep_n_0\,
      I5 => \mi_be_reg_n_0_[13]\,
      O => \mi_be[14]_i_6_n_0\
    );
\mi_be[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[15]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[15]_i_3_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[15]_i_4_n_0\,
      I5 => \mi_be[15]_i_5_n_0\,
      O => \mi_be[15]_i_1_n_0\
    );
\mi_be[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047FF"
    )
        port map (
      I0 => \mi_be_reg_n_0_[7]\,
      I1 => \size__0\(0),
      I2 => \mi_be_reg_n_0_[11]\,
      I3 => \size__0\(1),
      I4 => \mi_be[15]_i_12_n_0\,
      O => \mi_be[15]_i_10_n_0\
    );
\mi_be[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA0AFE0AAA0A"
    )
        port map (
      I0 => size(2),
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => size(1),
      I4 => p_0_in(2),
      I5 => \mi_wrap_be_next[0]_i_5_n_0\,
      O => \mi_be[15]_i_11_n_0\
    );
\mi_be[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[13]\,
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[14]\,
      O => \mi_be[15]_i_12_n_0\
    );
\mi_be[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15551515"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[15]_i_3_n_0\
    );
\mi_be[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(5),
      I5 => \mi_be[61]_i_4_n_0\,
      O => \mi_be[15]_i_4_n_0\
    );
\mi_be[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEA88AA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_wrap_be_next[13]_i_6_n_0\,
      O => \mi_be[15]_i_5_n_0\
    );
\mi_be[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[15]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[15]_i_8_n_0\,
      I3 => \mi_be[63]_i_9_n_0\,
      I4 => \mi_be[15]_i_9_n_0\,
      I5 => \mi_be[15]_i_10_n_0\,
      O => \mi_be[15]_i_6_n_0\
    );
\mi_be[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B8B8"
    )
        port map (
      I0 => \mi_be[8]_i_4_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[15]_i_11_n_0\,
      I3 => \mi_be[63]_i_13_n_0\,
      I4 => \mi_wrap_be_next[13]_i_3_n_0\,
      I5 => p_0_in(0),
      O => \mi_be[15]_i_7_n_0\
    );
\mi_be[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[63]\,
      I1 => \size__0\(0),
      O => \mi_be[15]_i_8_n_0\
    );
\mi_be[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[47]\,
      O => \mi_be[15]_i_9_n_0\
    );
\mi_be[16]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mi_be_reg_n_0_[48]\,
      I1 => \size__0\(0),
      O => \mi_be[16]_i_10_n_0\
    );
\mi_be[16]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047FF"
    )
        port map (
      I0 => \mi_be_reg_n_0_[8]\,
      I1 => \size__0\(0),
      I2 => \mi_be_reg_n_0_[12]\,
      I3 => \size__0\(1),
      I4 => \mi_be[16]_i_12_n_0\,
      O => \mi_be[16]_i_11_n_0\
    );
\mi_be[16]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[14]\,
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[15]\,
      O => \mi_be[16]_i_12_n_0\
    );
\mi_be[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080BFBFB"
    )
        port map (
      I0 => \mi_be[30]_i_3_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[16]_i_4_n_0\,
      I4 => \mi_be[19]_i_3_n_0\,
      O => \mi_be[16]_i_2_n_0\
    );
\mi_be[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \mi_be[27]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[16]_i_5_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[16]_i_6_n_0\,
      O => \mi_be[16]_i_3_n_0\
    );
\mi_be[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFC"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \mi_wrap_be_next[29]_i_5_n_0\,
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(1),
      I5 => \^m_axi_awaddr\(0),
      O => \mi_be[16]_i_4_n_0\
    );
\mi_be[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF05050003"
    )
        port map (
      I0 => \mi_be[17]_i_7_n_0\,
      I1 => \mi_be[16]_i_7_n_0\,
      I2 => size(1),
      I3 => \mi_be[16]_i_8_n_0\,
      I4 => size(0),
      I5 => \mi_be[19]_i_9_n_0\,
      O => \mi_be[16]_i_5_n_0\
    );
\mi_be[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[16]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[16]_i_9_n_0\,
      I4 => \mi_be[16]_i_10_n_0\,
      I5 => \mi_be[16]_i_11_n_0\,
      O => \mi_be[16]_i_6_n_0\
    );
\mi_be[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \next_mi_addr_reg_n_0_[0]\,
      O => \mi_be[16]_i_7_n_0\
    );
\mi_be[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(4),
      I3 => p_0_in(3),
      O => \mi_be[16]_i_8_n_0\
    );
\mi_be[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[0]\,
      I1 => \size__0\(0),
      O => \mi_be[16]_i_9_n_0\
    );
\mi_be[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080BFBFB"
    )
        port map (
      I0 => \mi_be[30]_i_3_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[17]_i_4_n_0\,
      I4 => \mi_be[19]_i_3_n_0\,
      O => \mi_be[17]_i_2_n_0\
    );
\mi_be[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[17]_i_5_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[17]\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \mi_be[17]_i_6_n_0\,
      O => \mi_be[17]_i_3_n_0\
    );
\mi_be[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFDFDF00"
    )
        port map (
      I0 => \mi_wrap_be_next[20]_i_3_n_0\,
      I1 => \^m_axi_awaddr\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \mi_be[53]_i_8_n_0\,
      I4 => \^m_axi_awaddr\(5),
      I5 => \^m_axi_awaddr\(2),
      O => \mi_be[17]_i_4_n_0\
    );
\mi_be[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FB08FB08FBFB"
    )
        port map (
      I0 => \mi_be[27]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[19]_i_9_n_0\,
      I4 => \mi_be[63]_i_13_n_0\,
      I5 => \mi_be[17]_i_7_n_0\,
      O => \mi_be[17]_i_5_n_0\
    );
\mi_be[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEFEAFFFF0000"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \mi_be_reg_n_0_[49]\,
      I2 => \mi_size_reg[0]_rep_n_0\,
      I3 => \mi_be_reg_n_0_[1]\,
      I4 => \mi_be[17]_i_8_n_0\,
      I5 => \size__0\(2),
      O => \mi_be[17]_i_6_n_0\
    );
\mi_be[17]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(2),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      O => \mi_be[17]_i_7_n_0\
    );
\mi_be[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[9]\,
      I1 => \mi_be_reg_n_0_[13]\,
      I2 => \size__0\(1),
      I3 => \mi_be_reg_n_0_[15]\,
      I4 => \mi_size_reg[0]_rep_n_0\,
      I5 => \mi_be_reg_n_0_[16]\,
      O => \mi_be[17]_i_8_n_0\
    );
\mi_be[18]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      O => \mi_be[18]_i_10_n_0\
    );
\mi_be[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080BFBFB"
    )
        port map (
      I0 => \mi_be[30]_i_3_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[18]_i_4_n_0\,
      I4 => \mi_be[19]_i_3_n_0\,
      O => \mi_be[18]_i_2_n_0\
    );
\mi_be[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[18]_i_5_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[18]\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \mi_be[18]_i_6_n_0\,
      O => \mi_be[18]_i_3_n_0\
    );
\mi_be[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF75FFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(0),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_be[19]_i_7_n_0\,
      O => \mi_be[18]_i_4_n_0\
    );
\mi_be[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFB0BFB08FB0B"
    )
        port map (
      I0 => \mi_be[27]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[19]_i_9_n_0\,
      I4 => \mi_be[18]_i_7_n_0\,
      I5 => \mi_be[18]_i_8_n_0\,
      O => \mi_be[18]_i_5_n_0\
    );
\mi_be[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEBAFEBAFFFF0000"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \mi_be_reg_n_0_[2]\,
      I3 => \mi_be_reg_n_0_[50]\,
      I4 => \mi_be[18]_i_9_n_0\,
      I5 => \size__0\(2),
      O => \mi_be[18]_i_6_n_0\
    );
\mi_be[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => size(0),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => \mi_be[18]_i_7_n_0\
    );
\mi_be[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => size(0),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => \mi_be[18]_i_10_n_0\,
      O => \mi_be[18]_i_8_n_0\
    );
\mi_be[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[10]\,
      I1 => \mi_be_reg_n_0_[14]\,
      I2 => \size__0\(1),
      I3 => \mi_be_reg_n_0_[16]\,
      I4 => \mi_size_reg[0]_rep_n_0\,
      I5 => \mi_be_reg_n_0_[17]\,
      O => \mi_be[18]_i_9_n_0\
    );
\mi_be[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBAAABABAB"
    )
        port map (
      I0 => \mi_be[19]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[4]_i_3_n_0\,
      I3 => \mi_be[19]_i_3_n_0\,
      I4 => \mi_be[19]_i_4_n_0\,
      I5 => \mi_be[30]_i_3_n_0\,
      O => \mi_be[19]_i_1_n_0\
    );
\mi_be[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[3]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[51]\,
      I5 => \mi_be[19]_i_11_n_0\,
      O => \mi_be[19]_i_10_n_0\
    );
\mi_be[19]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001D"
    )
        port map (
      I0 => \mi_be_reg_n_0_[18]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \mi_be_reg_n_0_[17]\,
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[19]_i_11_n_0\
    );
\mi_be[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888000808"
    )
        port map (
      I0 => \mi_be[19]_i_5_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[19]_i_6_n_0\,
      I3 => \mi_wrap_be_next_reg_n_0_[19]\,
      I4 => \mi_be[61]_i_8_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[19]_i_2_n_0\
    );
\mi_be[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33517755"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_wrap_be_next[20]_i_3_n_0\,
      O => \mi_be[19]_i_3_n_0\
    );
\mi_be[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAFFFFFFFBF"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(0),
      I2 => \^m_axi_awaddr\(1),
      I3 => \mi_be[19]_i_7_n_0\,
      I4 => \mi_wrap_be_next[29]_i_5_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[19]_i_4_n_0\
    );
\mi_be[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDD55DDFFFF555F"
    )
        port map (
      I0 => \^mi_last\,
      I1 => \mi_be[27]_i_5_n_0\,
      I2 => \mi_be[19]_i_8_n_0\,
      I3 => size(1),
      I4 => \mi_be[19]_i_9_n_0\,
      I5 => size(2),
      O => \mi_be[19]_i_5_n_0\
    );
\mi_be[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200070"
    )
        port map (
      I0 => \mi_size_reg[0]_rep_n_0\,
      I1 => \mi_be_reg_n_0_[11]\,
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \mi_be_reg_n_0_[15]\,
      I5 => \mi_be[19]_i_10_n_0\,
      O => \mi_be[19]_i_6_n_0\
    );
\mi_be[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(3),
      O => \mi_be[19]_i_7_n_0\
    );
\mi_be[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3FFFFFFF7FFFF"
    )
        port map (
      I0 => size(0),
      I1 => \mi_wrap_be_next[16]_i_3_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => \next_mi_addr_reg_n_0_[0]\,
      O => \mi_be[19]_i_8_n_0\
    );
\mi_be[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88AACCAE88AA"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => p_0_in(1),
      I3 => size(0),
      I4 => \mi_wrap_be_next[16]_i_3_n_0\,
      I5 => p_0_in(2),
      O => \mi_be[19]_i_9_n_0\
    );
\mi_be[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be[1]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[15]_i_3_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[1]_i_3_n_0\,
      I5 => \mi_be[1]_i_4_n_0\,
      O => \mi_be[1]_i_1_n_0\
    );
\mi_be[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[1]_i_5_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[1]\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \mi_be[1]_i_6_n_0\,
      O => \mi_be[1]_i_2_n_0\
    );
\mi_be[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F3F3000000D0"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_wrap_be_next[0]_i_7_n_0\,
      I4 => \^m_axi_awaddr\(3),
      I5 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_be[1]_i_3_n_0\
    );
\mi_be[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001100000010"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \mi_wrap_be_next[6]_i_6_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(2),
      I5 => \^m_axi_awaddr\(0),
      O => \mi_be[1]_i_4_n_0\
    );
\mi_be[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB08FB0B"
    )
        port map (
      I0 => \mi_be[8]_i_4_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[3]_i_7_n_0\,
      I4 => \mi_be[1]_i_7_n_0\,
      O => \mi_be[1]_i_5_n_0\
    );
\mi_be[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A888A8A8888888"
    )
        port map (
      I0 => \mi_be[1]_i_8_n_0\,
      I1 => \mi_be[1]_i_9_n_0\,
      I2 => \size__0\(1),
      I3 => \mi_size_reg[0]_rep_n_0\,
      I4 => \mi_be_reg_n_0_[57]\,
      I5 => \mi_be_reg_n_0_[61]\,
      O => \mi_be[1]_i_6_n_0\
    );
\mi_be[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFCD"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[0]\,
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => \mi_wrap_be_next[0]_i_5_n_0\,
      O => \mi_be[1]_i_7_n_0\
    );
\mi_be[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8FFFF"
    )
        port map (
      I0 => \mi_be_reg_n_0_[33]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \mi_be_reg_n_0_[49]\,
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[1]_i_8_n_0\
    );
\mi_be[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[63]\,
      I3 => \mi_size_reg[0]_rep_n_0\,
      I4 => \mi_be_reg_n_0_[0]\,
      O => \mi_be[1]_i_9_n_0\
    );
\mi_be[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE540000FE54"
    )
        port map (
      I0 => \mi_wrap_be_next[4]_i_3_n_0\,
      I1 => \mi_be[20]_i_2_n_0\,
      I2 => \mi_be[23]_i_4_n_0\,
      I3 => \mi_be[30]_i_3_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_be_reg[20]_i_3_n_0\,
      O => \mi_be[20]_i_1_n_0\
    );
\mi_be[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555500010001"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \mi_be[21]_i_6_n_0\,
      I4 => \mi_be[21]_i_7_n_0\,
      I5 => \mi_wrap_be_next[20]_i_3_n_0\,
      O => \mi_be[20]_i_2_n_0\
    );
\mi_be[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[20]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[54]_i_9_n_0\,
      I4 => \mi_be[20]_i_6_n_0\,
      I5 => \mi_be[20]_i_7_n_0\,
      O => \mi_be[20]_i_4_n_0\
    );
\mi_be[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB08FB08"
    )
        port map (
      I0 => \mi_be[27]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[23]_i_9_n_0\,
      I4 => \mi_be[21]_i_11_n_0\,
      I5 => \mi_be[62]_i_11_n_0\,
      O => \mi_be[20]_i_5_n_0\
    );
\mi_be[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[4]\,
      I1 => \size__0\(0),
      O => \mi_be[20]_i_6_n_0\
    );
\mi_be[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[16]\,
      I1 => \size__0\(0),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \mi_be_reg_n_0_[12]\,
      I5 => \mi_be[20]_i_8_n_0\,
      O => \mi_be[20]_i_7_n_0\
    );
\mi_be[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030101"
    )
        port map (
      I0 => \mi_be_reg_n_0_[19]\,
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \mi_be_reg_n_0_[18]\,
      I4 => \size__0\(0),
      O => \mi_be[20]_i_8_n_0\
    );
\mi_be[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[21]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[30]_i_3_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[23]_i_4_n_0\,
      I5 => \mi_be[21]_i_3_n_0\,
      O => \mi_be[21]_i_1_n_0\
    );
\mi_be[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[17]\,
      I1 => \size__0\(0),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \mi_be_reg_n_0_[13]\,
      I5 => \mi_be[21]_i_12_n_0\,
      O => \mi_be[21]_i_10_n_0\
    );
\mi_be[21]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(4),
      O => \mi_be[21]_i_11_n_0\
    );
\mi_be[21]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030101"
    )
        port map (
      I0 => \mi_be_reg_n_0_[20]\,
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \mi_be_reg_n_0_[19]\,
      I4 => \size__0\(0),
      O => \mi_be[21]_i_12_n_0\
    );
\mi_be[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010555500100010"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(0),
      I3 => \mi_be[21]_i_6_n_0\,
      I4 => \mi_be[21]_i_7_n_0\,
      I5 => \mi_wrap_be_next[20]_i_3_n_0\,
      O => \mi_be[21]_i_3_n_0\
    );
\mi_be[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[21]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[21]_i_8_n_0\,
      I4 => \mi_be[21]_i_9_n_0\,
      I5 => \mi_be[21]_i_10_n_0\,
      O => \mi_be[21]_i_4_n_0\
    );
\mi_be[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FB08FB08FBFB"
    )
        port map (
      I0 => \mi_be[27]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[23]_i_9_n_0\,
      I4 => \mi_be[63]_i_13_n_0\,
      I5 => \mi_be[21]_i_11_n_0\,
      O => \mi_be[21]_i_5_n_0\
    );
\mi_be[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(1),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(5),
      O => \mi_be[21]_i_6_n_0\
    );
\mi_be[21]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[21]_i_7_n_0\
    );
\mi_be[21]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[53]\,
      O => \mi_be[21]_i_8_n_0\
    );
\mi_be[21]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[5]\,
      I1 => \size__0\(0),
      O => \mi_be[21]_i_9_n_0\
    );
\mi_be[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \mi_be_reg[22]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[30]_i_3_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \mi_be[22]_i_3_n_0\,
      O => \mi_be[22]_i_1_n_0\
    );
\mi_be[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5E0FFFFF500F500"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \mi_be[54]_i_7_n_0\,
      I5 => \mi_wrap_be_next[20]_i_3_n_0\,
      O => \mi_be[22]_i_3_n_0\
    );
\mi_be[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB8BBBB"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[22]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[62]_i_7_n_0\,
      I3 => \mi_be[22]_i_6_n_0\,
      I4 => \mi_be[22]_i_7_n_0\,
      I5 => \mi_be[22]_i_8_n_0\,
      O => \mi_be[22]_i_4_n_0\
    );
\mi_be[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB08FB08"
    )
        port map (
      I0 => \mi_be[27]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[23]_i_9_n_0\,
      I4 => \mi_wrap_be_next[22]_i_2_n_0\,
      I5 => \mi_be[62]_i_11_n_0\,
      O => \mi_be[22]_i_5_n_0\
    );
\mi_be[22]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[14]\,
      O => \mi_be[22]_i_6_n_0\
    );
\mi_be[22]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[18]\,
      O => \mi_be[22]_i_7_n_0\
    );
\mi_be[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[6]\,
      I1 => \size__0\(0),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[54]\,
      I5 => \mi_be[22]_i_9_n_0\,
      O => \mi_be[22]_i_8_n_0\
    );
\mi_be[22]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000053"
    )
        port map (
      I0 => \mi_be_reg_n_0_[20]\,
      I1 => \mi_be_reg_n_0_[21]\,
      I2 => \size__0\(0),
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[22]_i_9_n_0\
    );
\mi_be[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[23]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[30]_i_3_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[23]_i_3_n_0\,
      I5 => \mi_be[23]_i_4_n_0\,
      O => \mi_be[23]_i_1_n_0\
    );
\mi_be[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030101"
    )
        port map (
      I0 => \mi_be_reg_n_0_[22]\,
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \mi_be_reg_n_0_[21]\,
      I4 => \size__0\(0),
      O => \mi_be[23]_i_10_n_0\
    );
\mi_be[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(5),
      I5 => \mi_be[61]_i_4_n_0\,
      O => \mi_be[23]_i_3_n_0\
    );
\mi_be[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEA88AA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_wrap_be_next[20]_i_3_n_0\,
      O => \mi_be[23]_i_4_n_0\
    );
\mi_be[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[23]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[62]_i_7_n_0\,
      I3 => \mi_be[23]_i_7_n_0\,
      I4 => \mi_be[47]_i_9_n_0\,
      I5 => \mi_be[23]_i_8_n_0\,
      O => \mi_be[23]_i_5_n_0\
    );
\mi_be[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFB080808FB"
    )
        port map (
      I0 => \mi_be[27]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[63]_i_13_n_0\,
      I4 => \mi_wrap_be_next[22]_i_2_n_0\,
      I5 => \mi_be[23]_i_9_n_0\,
      O => \mi_be[23]_i_6_n_0\
    );
\mi_be[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[19]\,
      I1 => \size__0\(0),
      O => \mi_be[23]_i_7_n_0\
    );
\mi_be[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00022022"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \size__0\(0),
      I3 => \mi_be_reg_n_0_[7]\,
      I4 => \mi_be_reg_n_0_[55]\,
      I5 => \mi_be[23]_i_10_n_0\,
      O => \mi_be[23]_i_8_n_0\
    );
\mi_be[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA0AFE0AAA0A"
    )
        port map (
      I0 => size(2),
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => size(1),
      I4 => \mi_wrap_be_next[16]_i_3_n_0\,
      I5 => p_0_in(2),
      O => \mi_be[23]_i_9_n_0\
    );
\mi_be[24]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001D"
    )
        port map (
      I0 => \mi_be_reg_n_0_[23]\,
      I1 => \size__0\(0),
      I2 => \mi_be_reg_n_0_[22]\,
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[24]_i_10_n_0\
    );
\mi_be[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB08FB0B"
    )
        port map (
      I0 => \mi_be[30]_i_3_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[26]_i_3_n_0\,
      I4 => \mi_be[24]_i_4_n_0\,
      O => \mi_be[24]_i_2_n_0\
    );
\mi_be[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => \mi_be[27]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[25]_i_5_n_0\,
      I3 => \mi_be[24]_i_5_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[24]_i_6_n_0\,
      O => \mi_be[24]_i_3_n_0\
    );
\mi_be[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFF7FFF7"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \mi_wrap_be_next[0]_i_8_n_0\,
      I3 => \^m_axi_awaddr\(5),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^m_axi_awaddr\(0),
      O => \mi_be[24]_i_4_n_0\
    );
\mi_be[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555500010001"
    )
        port map (
      I0 => size(1),
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => size(0),
      I3 => \mi_be[25]_i_8_n_0\,
      I4 => \mi_be[33]_i_9_n_0\,
      I5 => \mi_wrap_be_next[27]_i_2_n_0\,
      O => \mi_be[24]_i_5_n_0\
    );
\mi_be[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[24]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[62]_i_7_n_0\,
      I3 => \mi_be[24]_i_7_n_0\,
      I4 => \mi_be[24]_i_8_n_0\,
      I5 => \mi_be[24]_i_9_n_0\,
      O => \mi_be[24]_i_6_n_0\
    );
\mi_be[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[20]\,
      I1 => \size__0\(0),
      O => \mi_be[24]_i_7_n_0\
    );
\mi_be[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[16]\,
      O => \mi_be[24]_i_8_n_0\
    );
\mi_be[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[8]\,
      I1 => \size__0\(0),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[56]\,
      I5 => \mi_be[24]_i_10_n_0\,
      O => \mi_be[24]_i_9_n_0\
    );
\mi_be[25]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[9]\,
      I1 => \size__0\(0),
      O => \mi_be[25]_i_10_n_0\
    );
\mi_be[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[21]\,
      I1 => \size__0\(0),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \mi_be_reg_n_0_[17]\,
      I5 => \mi_be[25]_i_12_n_0\,
      O => \mi_be[25]_i_11_n_0\
    );
\mi_be[25]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030101"
    )
        port map (
      I0 => \mi_be_reg_n_0_[24]\,
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \mi_be_reg_n_0_[23]\,
      I4 => \size__0\(0),
      O => \mi_be[25]_i_12_n_0\
    );
\mi_be[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB08FB0B"
    )
        port map (
      I0 => \mi_be[30]_i_3_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[26]_i_3_n_0\,
      I4 => \mi_be[25]_i_4_n_0\,
      O => \mi_be[25]_i_2_n_0\
    );
\mi_be[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => \mi_be[27]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[25]_i_5_n_0\,
      I3 => \mi_be[25]_i_6_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[25]_i_7_n_0\,
      O => \mi_be[25]_i_3_n_0\
    );
\mi_be[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFF7FFF7FFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \mi_wrap_be_next[0]_i_8_n_0\,
      I3 => \^m_axi_awaddr\(5),
      I4 => \^m_axi_awaddr\(0),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[25]_i_4_n_0\
    );
\mi_be[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAE88AA88AA88AA"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => p_0_in(1),
      I3 => size(0),
      I4 => \mi_wrap_be_next[16]_i_3_n_0\,
      I5 => p_0_in(2),
      O => \mi_be[25]_i_5_n_0\
    );
\mi_be[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010555500100010"
    )
        port map (
      I0 => size(1),
      I1 => size(0),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => \mi_be[25]_i_8_n_0\,
      I4 => \mi_be[33]_i_9_n_0\,
      I5 => \mi_wrap_be_next[27]_i_2_n_0\,
      O => \mi_be[25]_i_6_n_0\
    );
\mi_be[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[25]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[25]_i_9_n_0\,
      I4 => \mi_be[25]_i_10_n_0\,
      I5 => \mi_be[25]_i_11_n_0\,
      O => \mi_be[25]_i_7_n_0\
    );
\mi_be[25]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      O => \mi_be[25]_i_8_n_0\
    );
\mi_be[25]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[57]\,
      O => \mi_be[25]_i_9_n_0\
    );
\mi_be[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[26]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[30]_i_3_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[26]_i_3_n_0\,
      I5 => \mi_be[26]_i_4_n_0\,
      O => \mi_be[26]_i_1_n_0\
    );
\mi_be[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88AACCAE88AA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(3),
      I5 => \mi_wrap_be_next[29]_i_5_n_0\,
      O => \mi_be[26]_i_3_n_0\
    );
\mi_be[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \mi_be[62]_i_6_n_0\,
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(4),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^m_axi_awaddr\(2),
      I5 => \^m_axi_awaddr\(1),
      O => \mi_be[26]_i_4_n_0\
    );
\mi_be[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[26]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[60]_i_7_n_0\,
      I4 => \mi_be[26]_i_7_n_0\,
      I5 => \mi_be[26]_i_8_n_0\,
      O => \mi_be[26]_i_5_n_0\
    );
\mi_be[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \mi_be[27]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[25]_i_5_n_0\,
      I3 => \mi_be[58]_i_10_n_0\,
      I4 => \mi_wrap_be_next[27]_i_2_n_0\,
      I5 => \mi_be[62]_i_11_n_0\,
      O => \mi_be[26]_i_6_n_0\
    );
\mi_be[26]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[10]\,
      I1 => \size__0\(0),
      O => \mi_be[26]_i_7_n_0\
    );
\mi_be[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000222"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \size__0\(2),
      I2 => \mi_be_reg_n_0_[18]\,
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[22]\,
      I5 => \mi_be[26]_i_9_n_0\,
      O => \mi_be[26]_i_8_n_0\
    );
\mi_be[26]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030101"
    )
        port map (
      I0 => \mi_be_reg_n_0_[25]\,
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \mi_be_reg_n_0_[24]\,
      I4 => \size__0\(0),
      O => \mi_be[26]_i_9_n_0\
    );
\mi_be[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[11]\,
      I1 => \size__0\(0),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[59]\,
      I5 => \mi_be[27]_i_11_n_0\,
      O => \mi_be[27]_i_10_n_0\
    );
\mi_be[27]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001D0000"
    )
        port map (
      I0 => \mi_be_reg_n_0_[23]\,
      I1 => \size__0\(0),
      I2 => \mi_be_reg_n_0_[19]\,
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      O => \mi_be[27]_i_11_n_0\
    );
\mi_be[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFB080B0808"
    )
        port map (
      I0 => \mi_be[30]_i_3_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_wrap_be_next[26]_i_4_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \mi_be[27]_i_4_n_0\,
      O => \mi_be[27]_i_2_n_0\
    );
\mi_be[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \mi_be[27]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[27]_i_6_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[27]_i_7_n_0\,
      O => \mi_be[27]_i_3_n_0\
    );
\mi_be[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \mi_be[26]_i_3_n_0\,
      I1 => \mi_be[59]_i_4_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(5),
      O => \mi_be[27]_i_4_n_0\
    );
\mi_be[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFBB"
    )
        port map (
      I0 => p_0_in(3),
      I1 => size(2),
      I2 => size(1),
      I3 => size(0),
      I4 => p_0_in(4),
      O => \mi_be[27]_i_5_n_0\
    );
\mi_be[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F444"
    )
        port map (
      I0 => \mi_wrap_be_next[26]_i_6_n_0\,
      I1 => size(0),
      I2 => \mi_be[27]_i_8_n_0\,
      I3 => \mi_wrap_be_next[16]_i_3_n_0\,
      I4 => size(1),
      I5 => \mi_be[25]_i_5_n_0\,
      O => \mi_be[27]_i_6_n_0\
    );
\mi_be[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[27]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[60]_i_6_n_0\,
      I3 => \mi_be[42]_i_7_n_0\,
      I4 => \mi_be[27]_i_9_n_0\,
      I5 => \mi_be[27]_i_10_n_0\,
      O => \mi_be[27]_i_7_n_0\
    );
\mi_be[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => size(0),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \mi_be[27]_i_8_n_0\
    );
\mi_be[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[25]\,
      O => \mi_be[27]_i_9_n_0\
    );
\mi_be[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBBABAAABAB"
    )
        port map (
      I0 => \mi_be[28]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[4]_i_3_n_0\,
      I3 => \mi_be[28]_i_3_n_0\,
      I4 => \mi_be[30]_i_4_n_0\,
      I5 => \mi_be[30]_i_3_n_0\,
      O => \mi_be[28]_i_1_n_0\
    );
\mi_be[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888000808"
    )
        port map (
      I0 => \mi_be[28]_i_4_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[28]_i_5_n_0\,
      I3 => \mi_wrap_be_next_reg_n_0_[28]\,
      I4 => \mi_be[61]_i_8_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[28]_i_2_n_0\
    );
\mi_be[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044040000"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \mi_wrap_be_next[24]_i_6_n_0\,
      I2 => \^m_axi_awaddr\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(2),
      I5 => \^m_axi_awaddr\(1),
      O => \mi_be[28]_i_3_n_0\
    );
\mi_be[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFFF0FAFAFBFBF"
    )
        port map (
      I0 => \mi_be[31]_i_9_n_0\,
      I1 => \mi_be[28]_i_6_n_0\,
      I2 => \^mi_last\,
      I3 => \mi_be[27]_i_5_n_0\,
      I4 => size(1),
      I5 => size(2),
      O => \mi_be[28]_i_4_n_0\
    );
\mi_be[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00022022"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \size__0\(2),
      I2 => \mi_size_reg[0]_rep_n_0\,
      I3 => \mi_be_reg_n_0_[24]\,
      I4 => \mi_be_reg_n_0_[20]\,
      I5 => \mi_be[28]_i_7_n_0\,
      O => \mi_be[28]_i_5_n_0\
    );
\mi_be[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF75FFFFFFFFFFFF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => size(0),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => p_0_in(0),
      I4 => \mi_wrap_be_next[16]_i_3_n_0\,
      I5 => p_0_in(2),
      O => \mi_be[28]_i_6_n_0\
    );
\mi_be[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[12]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[60]\,
      I5 => \mi_be[28]_i_8_n_0\,
      O => \mi_be[28]_i_7_n_0\
    );
\mi_be[28]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001D"
    )
        port map (
      I0 => \mi_be_reg_n_0_[27]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \mi_be_reg_n_0_[26]\,
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[28]_i_8_n_0\
    );
\mi_be[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080BFBFB"
    )
        port map (
      I0 => \mi_be[30]_i_3_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[29]_i_4_n_0\,
      I4 => \mi_be[30]_i_4_n_0\,
      O => \mi_be[29]_i_2_n_0\
    );
\mi_be[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[29]_i_5_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[29]\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \mi_be[29]_i_6_n_0\,
      O => \mi_be[29]_i_3_n_0\
    );
\mi_be[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF57FFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(0),
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(2),
      I5 => \mi_wrap_be_next[29]_i_5_n_0\,
      O => \mi_be[29]_i_4_n_0\
    );
\mi_be[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB08FB0B"
    )
        port map (
      I0 => \mi_be[27]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[31]_i_9_n_0\,
      I4 => \mi_be[29]_i_7_n_0\,
      O => \mi_be[29]_i_5_n_0\
    );
\mi_be[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFFFDDD"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[61]\,
      I3 => \mi_size_reg[0]_rep_n_0\,
      I4 => \mi_be_reg_n_0_[13]\,
      I5 => \mi_be[29]_i_8_n_0\,
      O => \mi_be[29]_i_6_n_0\
    );
\mi_be[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF57FFFFFFFFFFFF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => size(0),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => p_0_in(0),
      I4 => \mi_wrap_be_next[16]_i_3_n_0\,
      I5 => p_0_in(1),
      O => \mi_be[29]_i_7_n_0\
    );
\mi_be[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[25]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \mi_be_reg_n_0_[21]\,
      I5 => \mi_be[29]_i_9_n_0\,
      O => \mi_be[29]_i_8_n_0\
    );
\mi_be[29]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030101"
    )
        port map (
      I0 => \mi_be_reg_n_0_[28]\,
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \mi_be_reg_n_0_[27]\,
      I4 => \mi_size_reg[0]_rep_n_0\,
      O => \mi_be[29]_i_9_n_0\
    );
\mi_be[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB08FB08"
    )
        port map (
      I0 => \mi_be[15]_i_3_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[1]_i_3_n_0\,
      I4 => \mi_wrap_be_next[2]_i_7_n_0\,
      I5 => \mi_be[62]_i_6_n_0\,
      O => \mi_be[2]_i_2_n_0\
    );
\mi_be[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \mi_be[8]_i_4_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[2]_i_4_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[2]_i_5_n_0\,
      O => \mi_be[2]_i_3_n_0\
    );
\mi_be[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABB"
    )
        port map (
      I0 => \mi_be[3]_i_7_n_0\,
      I1 => \mi_wrap_be_next[2]_i_4_n_0\,
      I2 => size(0),
      I3 => \next_mi_addr_reg_n_0_[0]\,
      I4 => size(1),
      O => \mi_be[2]_i_4_n_0\
    );
\mi_be[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B888"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[2]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[2]_i_6_n_0\,
      I3 => \mi_be[2]_i_7_n_0\,
      I4 => \mi_be[63]_i_9_n_0\,
      I5 => \mi_be[2]_i_8_n_0\,
      O => \mi_be[2]_i_5_n_0\
    );
\mi_be[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA088"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \mi_be_reg_n_0_[62]\,
      I2 => \mi_be_reg_n_0_[58]\,
      I3 => \size__0\(0),
      I4 => \mi_be[2]_i_9_n_0\,
      O => \mi_be[2]_i_6_n_0\
    );
\mi_be[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[34]\,
      O => \mi_be[2]_i_7_n_0\
    );
\mi_be[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[50]\,
      I1 => \size__0\(0),
      O => \mi_be[2]_i_8_n_0\
    );
\mi_be[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[0]\,
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[1]\,
      O => \mi_be[2]_i_9_n_0\
    );
\mi_be[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB8BB"
    )
        port map (
      I0 => \mi_be_reg[30]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[30]_i_3_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[30]_i_4_n_0\,
      I5 => \mi_be[30]_i_5_n_0\,
      O => \mi_be[30]_i_1_n_0\
    );
\mi_be[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[14]\,
      I1 => \size__0\(0),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[62]\,
      I5 => \mi_be[30]_i_11_n_0\,
      O => \mi_be[30]_i_10_n_0\
    );
\mi_be[30]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001030"
    )
        port map (
      I0 => \mi_be_reg_n_0_[22]\,
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[26]\,
      O => \mi_be[30]_i_11_n_0\
    );
\mi_be[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFBB"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(5),
      O => \mi_be[30]_i_3_n_0\
    );
\mi_be[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7755775533157755"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(3),
      I5 => \mi_wrap_be_next[29]_i_5_n_0\,
      O => \mi_be[30]_i_4_n_0\
    );
\mi_be[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(2),
      I5 => \mi_be[62]_i_6_n_0\,
      O => \mi_be[30]_i_5_n_0\
    );
\mi_be[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[30]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[60]_i_6_n_0\,
      I3 => \mi_be[30]_i_8_n_0\,
      I4 => \mi_be[30]_i_9_n_0\,
      I5 => \mi_be[30]_i_10_n_0\,
      O => \mi_be[30]_i_6_n_0\
    );
\mi_be[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB08FB08"
    )
        port map (
      I0 => \mi_be[27]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[31]_i_9_n_0\,
      I4 => \mi_wrap_be_next[30]_i_2_n_0\,
      I5 => \mi_be[62]_i_11_n_0\,
      O => \mi_be[30]_i_7_n_0\
    );
\mi_be[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[29]\,
      I1 => \size__0\(0),
      O => \mi_be[30]_i_8_n_0\
    );
\mi_be[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[28]\,
      O => \mi_be[30]_i_9_n_0\
    );
\mi_be[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000222"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \size__0\(2),
      I2 => \mi_be_reg_n_0_[23]\,
      I3 => \mi_size_reg[0]_rep_n_0\,
      I4 => \mi_be_reg_n_0_[27]\,
      I5 => \mi_be[31]_i_11_n_0\,
      O => \mi_be[31]_i_10_n_0\
    );
\mi_be[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000053"
    )
        port map (
      I0 => \mi_be_reg_n_0_[29]\,
      I1 => \mi_be_reg_n_0_[30]\,
      I2 => \mi_size_reg[0]_rep_n_0\,
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[31]_i_11_n_0\
    );
\mi_be[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FB08FB0BFB08"
    )
        port map (
      I0 => \mi_be[30]_i_3_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[31]_i_4_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \mi_wrap_be_next[30]_i_4_n_0\,
      O => \mi_be[31]_i_2_n_0\
    );
\mi_be[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[31]_i_5_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[31]\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \mi_be[31]_i_6_n_0\,
      O => \mi_be[31]_i_3_n_0\
    );
\mi_be[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEEEA00AA00EA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \mi_wrap_be_next[24]_i_6_n_0\,
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_be[31]_i_7_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[31]_i_4_n_0\
    );
\mi_be[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB8B88"
    )
        port map (
      I0 => \mi_be[27]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_wrap_be_next[30]_i_2_n_0\,
      I3 => \mi_wrap_be_next[33]_i_5_n_0\,
      I4 => \mi_be[31]_i_8_n_0\,
      I5 => \mi_be[31]_i_9_n_0\,
      O => \mi_be[31]_i_5_n_0\
    );
\mi_be[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEFFF2F"
    )
        port map (
      I0 => \mi_be_reg_n_0_[15]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[63]\,
      I5 => \mi_be[31]_i_10_n_0\,
      O => \mi_be[31]_i_6_n_0\
    );
\mi_be[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(0),
      O => \mi_be[31]_i_7_n_0\
    );
\mi_be[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \mi_wrap_be_next[27]_i_2_n_0\,
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => \next_mi_addr_reg_n_0_[0]\,
      I4 => p_0_in(0),
      I5 => size(1),
      O => \mi_be[31]_i_8_n_0\
    );
\mi_be[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0AAA0AAA0AAA0A"
    )
        port map (
      I0 => size(2),
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => size(1),
      I4 => \mi_wrap_be_next[16]_i_3_n_0\,
      I5 => p_0_in(2),
      O => \mi_be[31]_i_9_n_0\
    );
\mi_be[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB08FB0B"
    )
        port map (
      I0 => \mi_be[46]_i_5_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[35]_i_4_n_0\,
      I4 => \mi_be[32]_i_4_n_0\,
      O => \mi_be[32]_i_2_n_0\
    );
\mi_be[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => \mi_be[47]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[33]_i_5_n_0\,
      I3 => \mi_be[32]_i_5_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[32]_i_6_n_0\,
      O => \mi_be[32]_i_3_n_0\
    );
\mi_be[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFC"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \mi_wrap_be_next[32]_i_3_n_0\,
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(1),
      I5 => \^m_axi_awaddr\(0),
      O => \mi_be[32]_i_4_n_0\
    );
\mi_be[32]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555500010001"
    )
        port map (
      I0 => size(1),
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => p_0_in(0),
      I3 => \mi_be[33]_i_8_n_0\,
      I4 => \mi_be[33]_i_9_n_0\,
      I5 => \mi_be[33]_i_10_n_0\,
      O => \mi_be[32]_i_5_n_0\
    );
\mi_be[32]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[32]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[32]_i_7_n_0\,
      I3 => \mi_be[60]_i_6_n_0\,
      I4 => \mi_be[47]_i_10_n_0\,
      I5 => \mi_be[32]_i_8_n_0\,
      O => \mi_be[32]_i_6_n_0\
    );
\mi_be[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[30]\,
      O => \mi_be[32]_i_7_n_0\
    );
\mi_be[32]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[16]\,
      I1 => \size__0\(0),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[0]\,
      I5 => \mi_be[32]_i_9_n_0\,
      O => \mi_be[32]_i_8_n_0\
    );
\mi_be[32]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001030"
    )
        port map (
      I0 => \mi_be_reg_n_0_[24]\,
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[28]\,
      O => \mi_be[32]_i_9_n_0\
    );
\mi_be[33]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(4),
      I2 => p_0_in(3),
      O => \mi_be[33]_i_10_n_0\
    );
\mi_be[33]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[1]\,
      O => \mi_be[33]_i_11_n_0\
    );
\mi_be[33]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[17]\,
      I1 => \size__0\(0),
      O => \mi_be[33]_i_12_n_0\
    );
\mi_be[33]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040007"
    )
        port map (
      I0 => \mi_be_reg_n_0_[31]\,
      I1 => \size__0\(0),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[32]\,
      I5 => \mi_be[33]_i_14_n_0\,
      O => \mi_be[33]_i_13_n_0\
    );
\mi_be[33]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00530000"
    )
        port map (
      I0 => \mi_be_reg_n_0_[25]\,
      I1 => \mi_be_reg_n_0_[29]\,
      I2 => \size__0\(0),
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      O => \mi_be[33]_i_14_n_0\
    );
\mi_be[33]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB08FB0B"
    )
        port map (
      I0 => \mi_be[46]_i_5_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[35]_i_4_n_0\,
      I4 => \mi_be[33]_i_4_n_0\,
      O => \mi_be[33]_i_2_n_0\
    );
\mi_be[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => \mi_be[47]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[33]_i_5_n_0\,
      I3 => \mi_be[33]_i_6_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[33]_i_7_n_0\,
      O => \mi_be[33]_i_3_n_0\
    );
\mi_be[33]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAB"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \mi_wrap_be_next[32]_i_3_n_0\,
      I4 => \^m_axi_awaddr\(2),
      I5 => \^m_axi_awaddr\(3),
      O => \mi_be[33]_i_4_n_0\
    );
\mi_be[33]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBFB0A0A0A0A"
    )
        port map (
      I0 => size(2),
      I1 => \mi_be[33]_i_8_n_0\,
      I2 => size(0),
      I3 => p_0_in(2),
      I4 => \mi_wrap_be_next[44]_i_7_n_0\,
      I5 => size(1),
      O => \mi_be[33]_i_5_n_0\
    );
\mi_be[33]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010555500100010"
    )
        port map (
      I0 => size(1),
      I1 => \mi_be[33]_i_8_n_0\,
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => p_0_in(0),
      I4 => \mi_be[33]_i_9_n_0\,
      I5 => \mi_be[33]_i_10_n_0\,
      O => \mi_be[33]_i_6_n_0\
    );
\mi_be[33]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[33]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[33]_i_11_n_0\,
      I4 => \mi_be[33]_i_12_n_0\,
      I5 => \mi_be[33]_i_13_n_0\,
      O => \mi_be[33]_i_7_n_0\
    );
\mi_be[33]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => size(0),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      O => \mi_be[33]_i_8_n_0\
    );
\mi_be[33]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => p_0_in(1),
      I1 => size(0),
      I2 => p_0_in(0),
      O => \mi_be[33]_i_9_n_0\
    );
\mi_be[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[34]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[46]_i_5_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[35]_i_4_n_0\,
      I5 => \mi_be[34]_i_3_n_0\,
      O => \mi_be[34]_i_1_n_0\
    );
\mi_be[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(1),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(2),
      I5 => \mi_be[62]_i_6_n_0\,
      O => \mi_be[34]_i_3_n_0\
    );
\mi_be[34]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[34]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[62]_i_7_n_0\,
      I3 => \mi_be[58]_i_7_n_0\,
      I4 => \mi_be[34]_i_6_n_0\,
      I5 => \mi_be[34]_i_7_n_0\,
      O => \mi_be[34]_i_4_n_0\
    );
\mi_be[34]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB08FB08"
    )
        port map (
      I0 => \mi_be[47]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[33]_i_5_n_0\,
      I4 => \mi_wrap_be_next[34]_i_3_n_0\,
      I5 => \mi_be[62]_i_11_n_0\,
      O => \mi_be[34]_i_5_n_0\
    );
\mi_be[34]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[30]\,
      I1 => \size__0\(0),
      O => \mi_be[34]_i_6_n_0\
    );
\mi_be[34]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000222"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[2]\,
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[18]\,
      I5 => \mi_be[34]_i_8_n_0\,
      O => \mi_be[34]_i_7_n_0\
    );
\mi_be[34]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000035"
    )
        port map (
      I0 => \mi_be_reg_n_0_[33]\,
      I1 => \mi_be_reg_n_0_[32]\,
      I2 => \size__0\(0),
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[34]_i_8_n_0\
    );
\mi_be[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[35]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[46]_i_5_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[35]_i_3_n_0\,
      I5 => \mi_be[35]_i_4_n_0\,
      O => \mi_be[35]_i_1_n_0\
    );
\mi_be[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(1),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(2),
      I5 => \mi_be[61]_i_4_n_0\,
      O => \mi_be[35]_i_3_n_0\
    );
\mi_be[35]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAF22222222"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      I4 => \mi_wrap_be_next[32]_i_3_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[35]_i_4_n_0\
    );
\mi_be[35]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB8BBBB"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[35]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[60]_i_6_n_0\,
      I3 => \mi_be[41]_i_7_n_0\,
      I4 => \mi_be[35]_i_7_n_0\,
      I5 => \mi_be[35]_i_8_n_0\,
      O => \mi_be[35]_i_5_n_0\
    );
\mi_be[35]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFB080808FB"
    )
        port map (
      I0 => \mi_be[47]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[63]_i_13_n_0\,
      I4 => \mi_wrap_be_next[34]_i_3_n_0\,
      I5 => \mi_be[33]_i_5_n_0\,
      O => \mi_be[35]_i_6_n_0\
    );
\mi_be[35]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[34]\,
      O => \mi_be[35]_i_7_n_0\
    );
\mi_be[35]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[19]\,
      I1 => \size__0\(0),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[3]\,
      I5 => \mi_be[35]_i_9_n_0\,
      O => \mi_be[35]_i_8_n_0\
    );
\mi_be[35]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001030"
    )
        port map (
      I0 => \mi_be_reg_n_0_[27]\,
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[31]\,
      O => \mi_be[35]_i_9_n_0\
    );
\mi_be[36]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001D0000"
    )
        port map (
      I0 => \mi_be_reg_n_0_[32]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \mi_be_reg_n_0_[28]\,
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      O => \mi_be[36]_i_10_n_0\
    );
\mi_be[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080BFBFB"
    )
        port map (
      I0 => \mi_be[46]_i_5_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[36]_i_4_n_0\,
      I4 => \mi_be[39]_i_4_n_0\,
      O => \mi_be[36]_i_2_n_0\
    );
\mi_be[36]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[36]_i_5_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[36]\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \mi_be[36]_i_6_n_0\,
      O => \mi_be[36]_i_3_n_0\
    );
\mi_be[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFFFBFBFF00"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \mi_wrap_be_next[38]_i_7_n_0\,
      I3 => \mi_be[36]_i_7_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^m_axi_awaddr\(0),
      O => \mi_be[36]_i_4_n_0\
    );
\mi_be[36]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB08FB0B"
    )
        port map (
      I0 => \mi_be[47]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[39]_i_9_n_0\,
      I4 => \mi_be[36]_i_8_n_0\,
      O => \mi_be[36]_i_5_n_0\
    );
\mi_be[36]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFFFEEE"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[34]\,
      I3 => \mi_size_reg[0]_rep_n_0\,
      I4 => \mi_be_reg_n_0_[35]\,
      I5 => \mi_be[36]_i_9_n_0\,
      O => \mi_be[36]_i_6_n_0\
    );
\mi_be[36]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(1),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(4),
      O => \mi_be[36]_i_7_n_0\
    );
\mi_be[36]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \mi_be[37]_i_12_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => \next_mi_addr_reg_n_0_[0]\,
      I4 => size(0),
      I5 => p_0_in(3),
      O => \mi_be[36]_i_8_n_0\
    );
\mi_be[36]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[20]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[4]\,
      I5 => \mi_be[36]_i_10_n_0\,
      O => \mi_be[36]_i_9_n_0\
    );
\mi_be[37]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA888"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \size__0\(2),
      I2 => \mi_be_reg_n_0_[29]\,
      I3 => \mi_size_reg[0]_rep_n_0\,
      I4 => \mi_be_reg_n_0_[33]\,
      O => \mi_be[37]_i_10_n_0\
    );
\mi_be[37]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11011000"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_size_reg[0]_rep_n_0\,
      I3 => \mi_be_reg_n_0_[35]\,
      I4 => \mi_be_reg_n_0_[36]\,
      O => \mi_be[37]_i_11_n_0\
    );
\mi_be[37]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(1),
      O => \mi_be[37]_i_12_n_0\
    );
\mi_be[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B080BFBFBFBFB"
    )
        port map (
      I0 => \mi_be[46]_i_5_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[37]_i_4_n_0\,
      I4 => \mi_be[37]_i_5_n_0\,
      I5 => \mi_be[39]_i_4_n_0\,
      O => \mi_be[37]_i_2_n_0\
    );
\mi_be[37]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[37]_i_6_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[37]\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \mi_be[37]_i_7_n_0\,
      O => \mi_be[37]_i_3_n_0\
    );
\mi_be[37]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(2),
      I5 => \^m_axi_awaddr\(1),
      O => \mi_be[37]_i_4_n_0\
    );
\mi_be[37]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \mi_be[37]_i_8_n_0\,
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(5),
      I5 => \^m_axi_awaddr\(2),
      O => \mi_be[37]_i_5_n_0\
    );
\mi_be[37]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB08FB0B"
    )
        port map (
      I0 => \mi_be[47]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[39]_i_9_n_0\,
      I4 => \mi_be[37]_i_9_n_0\,
      O => \mi_be[37]_i_6_n_0\
    );
\mi_be[37]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFEEEEEEEEEEE"
    )
        port map (
      I0 => \mi_be[37]_i_10_n_0\,
      I1 => \mi_be[37]_i_11_n_0\,
      I2 => \mi_size_reg[0]_rep_n_0\,
      I3 => \mi_be_reg_n_0_[5]\,
      I4 => \mi_be_reg_n_0_[21]\,
      I5 => \size__0\(2),
      O => \mi_be[37]_i_7_n_0\
    );
\mi_be[37]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_awaddr\(0),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[37]_i_8_n_0\
    );
\mi_be[37]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFAFFFFFFFB"
    )
        port map (
      I0 => \mi_be[37]_i_12_n_0\,
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => size(0),
      O => \mi_be[37]_i_9_n_0\
    );
\mi_be[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \mi_be_reg[38]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[46]_i_5_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \mi_be[38]_i_3_n_0\,
      O => \mi_be[38]_i_1_n_0\
    );
\mi_be[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F500F500F5E0FFFF"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \mi_be[54]_i_7_n_0\,
      I5 => \mi_wrap_be_next[38]_i_7_n_0\,
      O => \mi_be[38]_i_3_n_0\
    );
\mi_be[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[38]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[60]_i_6_n_0\,
      I3 => \mi_be[38]_i_6_n_0\,
      I4 => \mi_be[41]_i_6_n_0\,
      I5 => \mi_be[38]_i_7_n_0\,
      O => \mi_be[38]_i_4_n_0\
    );
\mi_be[38]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \mi_be[47]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[39]_i_9_n_0\,
      I3 => \mi_wrap_be_next[36]_i_2_n_0\,
      I4 => p_0_in(0),
      I5 => \mi_be[62]_i_11_n_0\,
      O => \mi_be[38]_i_5_n_0\
    );
\mi_be[38]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[36]\,
      O => \mi_be[38]_i_6_n_0\
    );
\mi_be[38]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000222"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[6]\,
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[22]\,
      I5 => \mi_be[38]_i_8_n_0\,
      O => \mi_be[38]_i_7_n_0\
    );
\mi_be[38]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001D0000"
    )
        port map (
      I0 => \mi_be_reg_n_0_[34]\,
      I1 => \size__0\(0),
      I2 => \mi_be_reg_n_0_[30]\,
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      O => \mi_be[38]_i_8_n_0\
    );
\mi_be[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B8BBB8BB"
    )
        port map (
      I0 => \mi_be_reg[39]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[46]_i_5_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[39]_i_3_n_0\,
      I5 => \mi_be[39]_i_4_n_0\,
      O => \mi_be[39]_i_1_n_0\
    );
\mi_be[39]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001D"
    )
        port map (
      I0 => \mi_be_reg_n_0_[38]\,
      I1 => \mi_size_reg[0]_rep__0_n_0\,
      I2 => \mi_be_reg_n_0_[37]\,
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[39]_i_10_n_0\
    );
\mi_be[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_be[61]_i_4_n_0\,
      O => \mi_be[39]_i_3_n_0\
    );
\mi_be[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7755775577553315"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(3),
      I5 => \mi_wrap_be_next[32]_i_3_n_0\,
      O => \mi_be[39]_i_4_n_0\
    );
\mi_be[39]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB8BBBB"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[39]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_10_n_0\,
      I3 => \mi_be[62]_i_7_n_0\,
      I4 => \mi_be[39]_i_7_n_0\,
      I5 => \mi_be[39]_i_8_n_0\,
      O => \mi_be[39]_i_5_n_0\
    );
\mi_be[39]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \mi_be[47]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[63]_i_13_n_0\,
      I3 => \mi_wrap_be_next[36]_i_2_n_0\,
      I4 => p_0_in(0),
      I5 => \mi_be[39]_i_9_n_0\,
      O => \mi_be[39]_i_6_n_0\
    );
\mi_be[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mi_size_reg[0]_rep__0_n_0\,
      I1 => \mi_be_reg_n_0_[35]\,
      O => \mi_be[39]_i_7_n_0\
    );
\mi_be[39]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200070"
    )
        port map (
      I0 => \mi_size_reg[0]_rep__0_n_0\,
      I1 => \mi_be_reg_n_0_[7]\,
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[23]\,
      I5 => \mi_be[39]_i_10_n_0\,
      O => \mi_be[39]_i_8_n_0\
    );
\mi_be[39]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA0AAA0AFE0A"
    )
        port map (
      I0 => size(2),
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => size(1),
      I4 => p_0_in(2),
      I5 => \mi_wrap_be_next[44]_i_7_n_0\,
      O => \mi_be[39]_i_9_n_0\
    );
\mi_be[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FB08FB08FBFB"
    )
        port map (
      I0 => \mi_be[15]_i_3_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[1]_i_3_n_0\,
      I4 => \mi_be[61]_i_4_n_0\,
      I5 => \mi_wrap_be_next[2]_i_7_n_0\,
      O => \mi_be[3]_i_2_n_0\
    );
\mi_be[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[3]_i_4_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[3]\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \mi_be[3]_i_5_n_0\,
      O => \mi_be[3]_i_3_n_0\
    );
\mi_be[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFB080B"
    )
        port map (
      I0 => \mi_be[8]_i_4_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[3]_i_6_n_0\,
      I4 => \mi_be[3]_i_7_n_0\,
      O => \mi_be[3]_i_4_n_0\
    );
\mi_be[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEAEFFFF0000"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \mi_be_reg_n_0_[51]\,
      I2 => \mi_size_reg[0]_rep_n_0\,
      I3 => \mi_be_reg_n_0_[35]\,
      I4 => \mi_be[3]_i_8_n_0\,
      I5 => \size__0\(2),
      O => \mi_be[3]_i_5_n_0\
    );
\mi_be[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFFFFF"
    )
        port map (
      I0 => \mi_wrap_be_next[0]_i_5_n_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => p_0_in(0),
      I4 => \next_mi_addr_reg_n_0_[0]\,
      I5 => size(0),
      O => \mi_be[3]_i_6_n_0\
    );
\mi_be[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFCF000000C4"
    )
        port map (
      I0 => p_0_in(1),
      I1 => size(1),
      I2 => size(0),
      I3 => p_0_in(2),
      I4 => \mi_wrap_be_next[0]_i_5_n_0\,
      I5 => size(2),
      O => \mi_be[3]_i_7_n_0\
    );
\mi_be[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[59]\,
      I1 => \mi_be_reg_n_0_[63]\,
      I2 => \size__0\(1),
      I3 => \mi_be_reg_n_0_[1]\,
      I4 => \mi_size_reg[0]_rep_n_0\,
      I5 => \mi_be_reg_n_0_[2]\,
      O => \mi_be[3]_i_8_n_0\
    );
\mi_be[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[40]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[46]_i_5_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[43]_i_4_n_0\,
      I5 => \mi_be[40]_i_3_n_0\,
      O => \mi_be[40]_i_1_n_0\
    );
\mi_be[40]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => size(0),
      I4 => size(1),
      O => \mi_be[40]_i_10_n_0\
    );
\mi_be[40]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00350000"
    )
        port map (
      I0 => \mi_be_reg_n_0_[36]\,
      I1 => \mi_be_reg_n_0_[32]\,
      I2 => \size__0\(0),
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      O => \mi_be[40]_i_11_n_0\
    );
\mi_be[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100000001"
    )
        port map (
      I0 => \mi_wrap_be_next[41]_i_4_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^m_axi_awaddr\(1),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(0),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[40]_i_3_n_0\
    );
\mi_be[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[40]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[40]_i_6_n_0\,
      I3 => \mi_be[63]_i_9_n_0\,
      I4 => \mi_be[40]_i_7_n_0\,
      I5 => \mi_be[40]_i_8_n_0\,
      O => \mi_be[40]_i_4_n_0\
    );
\mi_be[40]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBB88BBBBBB88"
    )
        port map (
      I0 => \mi_be[47]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[40]_i_9_n_0\,
      I3 => \mi_wrap_cnt[2]_i_6_n_0\,
      I4 => \mi_wrap_be_next[43]_i_3_n_0\,
      I5 => \mi_be[40]_i_10_n_0\,
      O => \mi_be[40]_i_5_n_0\
    );
\mi_be[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[24]\,
      I1 => \size__0\(0),
      O => \mi_be[40]_i_6_n_0\
    );
\mi_be[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[8]\,
      O => \mi_be[40]_i_7_n_0\
    );
\mi_be[40]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00011011"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \size__0\(0),
      I3 => \mi_be_reg_n_0_[39]\,
      I4 => \mi_be_reg_n_0_[38]\,
      I5 => \mi_be[40]_i_11_n_0\,
      O => \mi_be[40]_i_8_n_0\
    );
\mi_be[40]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => size(1),
      I1 => p_0_in(1),
      I2 => size(0),
      O => \mi_be[40]_i_9_n_0\
    );
\mi_be[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[41]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[46]_i_5_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[43]_i_4_n_0\,
      I5 => \mi_be[41]_i_3_n_0\,
      O => \mi_be[41]_i_1_n_0\
    );
\mi_be[41]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000103"
    )
        port map (
      I0 => \mi_be_reg_n_0_[39]\,
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[40]\,
      O => \mi_be[41]_i_10_n_0\
    );
\mi_be[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \mi_be[61]_i_4_n_0\,
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^m_axi_awaddr\(5),
      O => \mi_be[41]_i_3_n_0\
    );
\mi_be[41]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[41]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[62]_i_7_n_0\,
      I3 => \mi_be[41]_i_6_n_0\,
      I4 => \mi_be[41]_i_7_n_0\,
      I5 => \mi_be[41]_i_8_n_0\,
      O => \mi_be[41]_i_4_n_0\
    );
\mi_be[41]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8BBB8B8"
    )
        port map (
      I0 => \mi_be[47]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[43]_i_10_n_0\,
      I3 => \mi_be[41]_i_9_n_0\,
      I4 => \mi_wrap_be_next[43]_i_3_n_0\,
      I5 => p_0_in(1),
      O => \mi_be[41]_i_5_n_0\
    );
\mi_be[41]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[37]\,
      I1 => \size__0\(0),
      O => \mi_be[41]_i_6_n_0\
    );
\mi_be[41]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[33]\,
      O => \mi_be[41]_i_7_n_0\
    );
\mi_be[41]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[25]\,
      I1 => \size__0\(0),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[9]\,
      I5 => \mi_be[41]_i_10_n_0\,
      O => \mi_be[41]_i_8_n_0\
    );
\mi_be[41]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => p_0_in(0),
      I1 => size(0),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => size(1),
      O => \mi_be[41]_i_9_n_0\
    );
\mi_be[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[42]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[46]_i_5_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[43]_i_4_n_0\,
      I5 => \mi_be[42]_i_3_n_0\,
      O => \mi_be[42]_i_1_n_0\
    );
\mi_be[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \mi_be[62]_i_6_n_0\,
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(4),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(2),
      I5 => \^m_axi_awaddr\(1),
      O => \mi_be[42]_i_3_n_0\
    );
\mi_be[42]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[42]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[42]_i_6_n_0\,
      I4 => \mi_be[42]_i_7_n_0\,
      I5 => \mi_be[42]_i_8_n_0\,
      O => \mi_be[42]_i_4_n_0\
    );
\mi_be[42]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \mi_be[47]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[43]_i_10_n_0\,
      I3 => \mi_be[58]_i_10_n_0\,
      I4 => \mi_wrap_be_next[43]_i_3_n_0\,
      I5 => \mi_be[62]_i_11_n_0\,
      O => \mi_be[42]_i_5_n_0\
    );
\mi_be[42]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[10]\,
      O => \mi_be[42]_i_6_n_0\
    );
\mi_be[42]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[26]\,
      I1 => \size__0\(0),
      O => \mi_be[42]_i_7_n_0\
    );
\mi_be[42]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00011011"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \size__0\(0),
      I3 => \mi_be_reg_n_0_[41]\,
      I4 => \mi_be_reg_n_0_[40]\,
      I5 => \mi_be[42]_i_9_n_0\,
      O => \mi_be[42]_i_8_n_0\
    );
\mi_be[42]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001D0000"
    )
        port map (
      I0 => \mi_be_reg_n_0_[38]\,
      I1 => \size__0\(0),
      I2 => \mi_be_reg_n_0_[34]\,
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      O => \mi_be[42]_i_9_n_0\
    );
\mi_be[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[43]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[46]_i_5_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[43]_i_3_n_0\,
      I5 => \mi_be[43]_i_4_n_0\,
      O => \mi_be[43]_i_1_n_0\
    );
\mi_be[43]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAE88AA"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => p_0_in(1),
      I3 => size(0),
      I4 => \mi_wrap_be_next[43]_i_3_n_0\,
      O => \mi_be[43]_i_10_n_0\
    );
\mi_be[43]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030101"
    )
        port map (
      I0 => \mi_be_reg_n_0_[42]\,
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \mi_be_reg_n_0_[41]\,
      I4 => \size__0\(0),
      O => \mi_be[43]_i_11_n_0\
    );
\mi_be[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040005050505"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \mi_wrap_be_next[32]_i_3_n_0\,
      I3 => \^m_axi_awaddr\(3),
      I4 => \mi_wrap_be_next[10]_i_4_n_0\,
      I5 => \mi_be[59]_i_4_n_0\,
      O => \mi_be[43]_i_3_n_0\
    );
\mi_be[43]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AACCAE88AA88AA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_wrap_be_next[32]_i_3_n_0\,
      I5 => \^m_axi_awaddr\(3),
      O => \mi_be[43]_i_4_n_0\
    );
\mi_be[43]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB8BBBB"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[43]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[43]_i_7_n_0\,
      I4 => \mi_be[43]_i_8_n_0\,
      I5 => \mi_be[43]_i_9_n_0\,
      O => \mi_be[43]_i_5_n_0\
    );
\mi_be[43]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFB080B0808"
    )
        port map (
      I0 => \mi_be[47]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_wrap_be_next[44]_i_7_n_0\,
      I4 => \mi_be[59]_i_7_n_0\,
      I5 => \mi_be[43]_i_10_n_0\,
      O => \mi_be[43]_i_6_n_0\
    );
\mi_be[43]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[11]\,
      O => \mi_be[43]_i_7_n_0\
    );
\mi_be[43]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[27]\,
      O => \mi_be[43]_i_8_n_0\
    );
\mi_be[43]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200070"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[35]\,
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \mi_be_reg_n_0_[39]\,
      I5 => \mi_be[43]_i_11_n_0\,
      O => \mi_be[43]_i_9_n_0\
    );
\mi_be[44]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030101"
    )
        port map (
      I0 => \mi_be_reg_n_0_[43]\,
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \mi_be_reg_n_0_[42]\,
      I4 => \size__0\(0),
      O => \mi_be[44]_i_10_n_0\
    );
\mi_be[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC4FF0000C400"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \mi_be[44]_i_4_n_0\,
      O => \mi_be[44]_i_2_n_0\
    );
\mi_be[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \mi_be[47]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[44]_i_5_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[44]_i_6_n_0\,
      O => \mi_be[44]_i_3_n_0\
    );
\mi_be[44]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555755577"
    )
        port map (
      I0 => \mi_be[46]_i_4_n_0\,
      I1 => \mi_wrap_be_next[44]_i_5_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(0),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[44]_i_4_n_0\
    );
\mi_be[44]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557755555557"
    )
        port map (
      I0 => \mi_be[47]_i_6_n_0\,
      I1 => p_0_in(0),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => size(1),
      I4 => \mi_wrap_be_next[46]_i_2_n_0\,
      I5 => size(0),
      O => \mi_be[44]_i_5_n_0\
    );
\mi_be[44]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[44]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[44]_i_7_n_0\,
      I4 => \mi_be[44]_i_8_n_0\,
      I5 => \mi_be[44]_i_9_n_0\,
      O => \mi_be[44]_i_6_n_0\
    );
\mi_be[44]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[12]\,
      O => \mi_be[44]_i_7_n_0\
    );
\mi_be[44]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[28]\,
      I1 => \size__0\(0),
      O => \mi_be[44]_i_8_n_0\
    );
\mi_be[44]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200070"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[36]\,
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \mi_be_reg_n_0_[40]\,
      I5 => \mi_be[44]_i_10_n_0\,
      O => \mi_be[44]_i_9_n_0\
    );
\mi_be[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEEEEE"
    )
        port map (
      I0 => \mi_be[45]_i_2_n_0\,
      I1 => \mi_wrap_be_next[48]_i_6_n_0\,
      I2 => \mi_be[45]_i_3_n_0\,
      I3 => \mi_be[61]_i_4_n_0\,
      I4 => \mi_be[46]_i_4_n_0\,
      I5 => \mi_be[45]_i_4_n_0\,
      O => \mi_be[45]_i_1_n_0\
    );
\mi_be[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888000808"
    )
        port map (
      I0 => \mi_be[45]_i_5_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[45]_i_6_n_0\,
      I3 => \mi_wrap_be_next_reg_n_0_[45]\,
      I4 => \mi_be[61]_i_8_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[45]_i_2_n_0\
    );
\mi_be[45]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(3),
      O => \mi_be[45]_i_3_n_0\
    );
\mi_be[45]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022000200"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^m_axi_awaddr\(4),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[45]_i_4_n_0\
    );
\mi_be[45]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD5F5F5FFF"
    )
        port map (
      I0 => \^mi_last\,
      I1 => \mi_be[47]_i_5_n_0\,
      I2 => \mi_be[47]_i_6_n_0\,
      I3 => \mi_be[63]_i_13_n_0\,
      I4 => \mi_be[45]_i_7_n_0\,
      I5 => \mi_wrap_be_next[2]_i_2_n_0\,
      O => \mi_be[45]_i_5_n_0\
    );
\mi_be[45]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200070"
    )
        port map (
      I0 => \mi_size_reg[0]_rep_n_0\,
      I1 => \mi_be_reg_n_0_[37]\,
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \mi_be_reg_n_0_[41]\,
      I5 => \mi_be[45]_i_8_n_0\,
      O => \mi_be[45]_i_6_n_0\
    );
\mi_be[45]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \mi_be[45]_i_7_n_0\
    );
\mi_be[45]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200070"
    )
        port map (
      I0 => \mi_size_reg[0]_rep_n_0\,
      I1 => \mi_be_reg_n_0_[13]\,
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[29]\,
      I5 => \mi_be[45]_i_9_n_0\,
      O => \mi_be[45]_i_8_n_0\
    );
\mi_be[45]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000053"
    )
        port map (
      I0 => \mi_be_reg_n_0_[43]\,
      I1 => \mi_be_reg_n_0_[44]\,
      I2 => \mi_size_reg[0]_rep_n_0\,
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[45]_i_9_n_0\
    );
\mi_be[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBBABAAABAB"
    )
        port map (
      I0 => \mi_be[46]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[4]_i_3_n_0\,
      I3 => \mi_be[46]_i_3_n_0\,
      I4 => \mi_be[46]_i_4_n_0\,
      I5 => \mi_be[46]_i_5_n_0\,
      O => \mi_be[46]_i_1_n_0\
    );
\mi_be[46]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000053"
    )
        port map (
      I0 => \mi_be_reg_n_0_[44]\,
      I1 => \mi_be_reg_n_0_[45]\,
      I2 => \mi_size_reg[0]_rep_n_0\,
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[46]_i_10_n_0\
    );
\mi_be[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888000808"
    )
        port map (
      I0 => \mi_be[46]_i_6_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[46]_i_7_n_0\,
      I3 => \mi_wrap_be_next_reg_n_0_[46]\,
      I4 => \mi_be[61]_i_8_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[46]_i_2_n_0\
    );
\mi_be[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \mi_be[62]_i_6_n_0\,
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(5),
      I5 => \^m_axi_awaddr\(4),
      O => \mi_be[46]_i_3_n_0\
    );
\mi_be[46]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55115515FFFF5555"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(2),
      I3 => \mi_wrap_be_next[32]_i_3_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[46]_i_4_n_0\
    );
\mi_be[46]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4CCC4C4C"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[46]_i_5_n_0\
    );
\mi_be[46]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FF75FF75FF"
    )
        port map (
      I0 => \mi_be[47]_i_6_n_0\,
      I1 => \mi_be[46]_i_8_n_0\,
      I2 => \mi_be[62]_i_11_n_0\,
      I3 => \^mi_last\,
      I4 => \mi_be[47]_i_5_n_0\,
      I5 => \mi_wrap_be_next[2]_i_2_n_0\,
      O => \mi_be[46]_i_6_n_0\
    );
\mi_be[46]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001D00"
    )
        port map (
      I0 => \mi_be_reg_n_0_[42]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \mi_be_reg_n_0_[38]\,
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      I5 => \mi_be[46]_i_9_n_0\,
      O => \mi_be[46]_i_7_n_0\
    );
\mi_be[46]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      O => \mi_be[46]_i_8_n_0\
    );
\mi_be[46]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[30]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[14]\,
      I5 => \mi_be[46]_i_10_n_0\,
      O => \mi_be[46]_i_9_n_0\
    );
\mi_be[47]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[31]\,
      I1 => \size__0\(0),
      O => \mi_be[47]_i_10_n_0\
    );
\mi_be[47]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000111"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[45]\,
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[46]\,
      I5 => \mi_be[47]_i_12_n_0\,
      O => \mi_be[47]_i_11_n_0\
    );
\mi_be[47]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00301010"
    )
        port map (
      I0 => \mi_be_reg_n_0_[43]\,
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \mi_be_reg_n_0_[39]\,
      I4 => \size__0\(0),
      O => \mi_be[47]_i_12_n_0\
    );
\mi_be[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B8888BBBBBBBB"
    )
        port map (
      I0 => \mi_be[46]_i_5_n_0\,
      I1 => \mi_wrap_be_next[4]_i_3_n_0\,
      I2 => \mi_be[47]_i_4_n_0\,
      I3 => \mi_wrap_be_next[32]_i_3_n_0\,
      I4 => \^m_axi_awaddr\(3),
      I5 => \mi_be[46]_i_4_n_0\,
      O => \mi_be[47]_i_2_n_0\
    );
\mi_be[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBFFFF8BBB0000"
    )
        port map (
      I0 => \mi_be[47]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[47]_i_6_n_0\,
      I3 => \mi_be[47]_i_7_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[47]_i_8_n_0\,
      O => \mi_be[47]_i_3_n_0\
    );
\mi_be[47]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3F7F"
    )
        port map (
      I0 => \^m_axi_awaddr\(0),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[47]_i_4_n_0\
    );
\mi_be[47]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4CCC4C4C"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => size(2),
      I3 => size(1),
      I4 => size(0),
      O => \mi_be[47]_i_5_n_0\
    );
\mi_be[47]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777373755551555"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \mi_wrap_be_next[44]_i_7_n_0\,
      I5 => size(0),
      O => \mi_be[47]_i_6_n_0\
    );
\mi_be[47]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => size(1),
      I1 => size(0),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => \next_mi_addr_reg_n_0_[0]\,
      I5 => \mi_wrap_be_next[43]_i_3_n_0\,
      O => \mi_be[47]_i_7_n_0\
    );
\mi_be[47]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[47]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[47]_i_9_n_0\,
      I4 => \mi_be[47]_i_10_n_0\,
      I5 => \mi_be[47]_i_11_n_0\,
      O => \mi_be[47]_i_8_n_0\
    );
\mi_be[47]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[15]\,
      O => \mi_be[47]_i_9_n_0\
    );
\mi_be[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[48]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[63]_i_4_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[50]_i_3_n_0\,
      I5 => \mi_be[48]_i_3_n_0\,
      O => \mi_be[48]_i_1_n_0\
    );
\mi_be[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005100"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \mi_be[54]_i_6_n_0\,
      I4 => \^m_axi_awaddr\(1),
      I5 => \^m_axi_awaddr\(2),
      O => \mi_be[48]_i_3_n_0\
    );
\mi_be[48]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[48]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[60]_i_6_n_0\,
      I3 => \mi_be[48]_i_6_n_0\,
      I4 => \mi_be[63]_i_11_n_0\,
      I5 => \mi_be[48]_i_7_n_0\,
      O => \mi_be[48]_i_4_n_0\
    );
\mi_be[48]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \mi_be[53]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[51]_i_10_n_0\,
      I3 => \mi_be[57]_i_9_n_0\,
      I4 => \mi_be[62]_i_11_n_0\,
      I5 => \mi_wrap_be_next[52]_i_4_n_0\,
      O => \mi_be[48]_i_5_n_0\
    );
\mi_be[48]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mi_size_reg[0]_rep__0_n_0\,
      I1 => \mi_be_reg_n_0_[46]\,
      O => \mi_be[48]_i_6_n_0\
    );
\mi_be[48]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000222"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[16]\,
      I3 => \mi_size_reg[0]_rep__0_n_0\,
      I4 => \mi_be_reg_n_0_[32]\,
      I5 => \mi_be[48]_i_8_n_0\,
      O => \mi_be[48]_i_7_n_0\
    );
\mi_be[48]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00530000"
    )
        port map (
      I0 => \mi_be_reg_n_0_[40]\,
      I1 => \mi_be_reg_n_0_[44]\,
      I2 => \mi_size_reg[0]_rep__0_n_0\,
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      O => \mi_be[48]_i_8_n_0\
    );
\mi_be[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[49]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[63]_i_4_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[50]_i_3_n_0\,
      I5 => \mi_be[49]_i_3_n_0\,
      O => \mi_be[49]_i_1_n_0\
    );
\mi_be[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005400"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(0),
      I3 => \mi_be[54]_i_6_n_0\,
      I4 => \^m_axi_awaddr\(1),
      I5 => \^m_axi_awaddr\(2),
      O => \mi_be[49]_i_3_n_0\
    );
\mi_be[49]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[49]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[49]_i_6_n_0\,
      I3 => \mi_be[63]_i_9_n_0\,
      I4 => \mi_be[49]_i_7_n_0\,
      I5 => \mi_be[49]_i_8_n_0\,
      O => \mi_be[49]_i_4_n_0\
    );
\mi_be[49]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B8B8"
    )
        port map (
      I0 => \mi_be[53]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[51]_i_10_n_0\,
      I3 => \mi_be[57]_i_9_n_0\,
      I4 => \mi_be[63]_i_13_n_0\,
      I5 => \mi_wrap_be_next[52]_i_4_n_0\,
      O => \mi_be[49]_i_5_n_0\
    );
\mi_be[49]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[17]\,
      O => \mi_be[49]_i_6_n_0\
    );
\mi_be[49]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[33]\,
      I1 => \size__0\(0),
      O => \mi_be[49]_i_7_n_0\
    );
\mi_be[49]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020007"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[47]\,
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[48]\,
      I5 => \mi_be[49]_i_9_n_0\,
      O => \mi_be[49]_i_8_n_0\
    );
\mi_be[49]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00301010"
    )
        port map (
      I0 => \mi_be_reg_n_0_[45]\,
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \mi_be_reg_n_0_[41]\,
      I4 => \size__0\(0),
      O => \mi_be[49]_i_9_n_0\
    );
\mi_be[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080B0808FBFBFBFB"
    )
        port map (
      I0 => \mi_be[15]_i_3_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_wrap_be_next[6]_i_6_n_0\,
      I4 => \mi_be[4]_i_4_n_0\,
      I5 => \mi_be[7]_i_4_n_0\,
      O => \mi_be[4]_i_2_n_0\
    );
\mi_be[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[4]_i_5_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[4]\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \mi_be[4]_i_6_n_0\,
      O => \mi_be[4]_i_3_n_0\
    );
\mi_be[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^m_axi_awaddr\(0),
      O => \mi_be[4]_i_4_n_0\
    );
\mi_be[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8BBB8B8"
    )
        port map (
      I0 => \mi_be[8]_i_4_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[7]_i_6_n_0\,
      I3 => \mi_wrap_be_next[4]_i_7_n_0\,
      I4 => \mi_be[62]_i_11_n_0\,
      I5 => p_0_in(0),
      O => \mi_be[4]_i_5_n_0\
    );
\mi_be[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEBAFEBAFFFF0000"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \mi_be_reg_n_0_[52]\,
      I3 => \mi_be_reg_n_0_[36]\,
      I4 => \mi_be[4]_i_7_n_0\,
      I5 => \size__0\(2),
      O => \mi_be[4]_i_6_n_0\
    );
\mi_be[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[60]\,
      I1 => \mi_be_reg_n_0_[0]\,
      I2 => \size__0\(1),
      I3 => \mi_be_reg_n_0_[2]\,
      I4 => \mi_size_reg[0]_rep_n_0\,
      I5 => \mi_be_reg_n_0_[3]\,
      O => \mi_be[4]_i_7_n_0\
    );
\mi_be[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[50]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[63]_i_4_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[50]_i_3_n_0\,
      I5 => \mi_be[50]_i_4_n_0\,
      O => \mi_be[50]_i_1_n_0\
    );
\mi_be[50]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000035"
    )
        port map (
      I0 => \mi_be_reg_n_0_[49]\,
      I1 => \mi_be_reg_n_0_[48]\,
      I2 => \size__0\(0),
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[50]_i_10_n_0\
    );
\mi_be[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88AA88AACCAE"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(3),
      I5 => \mi_wrap_be_next[48]_i_3_n_0\,
      O => \mi_be[50]_i_3_n_0\
    );
\mi_be[50]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \mi_be[62]_i_6_n_0\,
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(5),
      I5 => \^m_axi_awaddr\(4),
      O => \mi_be[50]_i_4_n_0\
    );
\mi_be[50]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[50]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[62]_i_7_n_0\,
      I3 => \mi_be[50]_i_7_n_0\,
      I4 => \mi_be[50]_i_8_n_0\,
      I5 => \mi_be[50]_i_9_n_0\,
      O => \mi_be[50]_i_5_n_0\
    );
\mi_be[50]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FB08FBFBFB08"
    )
        port map (
      I0 => \mi_be[53]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[51]_i_10_n_0\,
      I4 => \mi_be[62]_i_11_n_0\,
      I5 => \mi_wrap_be_next[50]_i_2_n_0\,
      O => \mi_be[50]_i_6_n_0\
    );
\mi_be[50]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[42]\,
      O => \mi_be[50]_i_7_n_0\
    );
\mi_be[50]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[46]\,
      I1 => \size__0\(0),
      O => \mi_be[50]_i_8_n_0\
    );
\mi_be[50]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000222"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[18]\,
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[34]\,
      I5 => \mi_be[50]_i_10_n_0\,
      O => \mi_be[50]_i_9_n_0\
    );
\mi_be[51]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88AA88AACCAE"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => p_0_in(1),
      I3 => size(0),
      I4 => p_0_in(2),
      I5 => \mi_wrap_be_next[59]_i_4_n_0\,
      O => \mi_be[51]_i_10_n_0\
    );
\mi_be[51]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000222"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[19]\,
      I3 => \mi_size_reg[0]_rep_n_0\,
      I4 => \mi_be_reg_n_0_[35]\,
      I5 => \mi_be[51]_i_13_n_0\,
      O => \mi_be[51]_i_11_n_0\
    );
\mi_be[51]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[0]\,
      I1 => size(0),
      O => \mi_be[51]_i_12_n_0\
    );
\mi_be[51]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030101"
    )
        port map (
      I0 => \mi_be_reg_n_0_[50]\,
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \mi_be_reg_n_0_[49]\,
      I4 => \mi_size_reg[0]_rep_n_0\,
      O => \mi_be[51]_i_13_n_0\
    );
\mi_be[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB8B88"
    )
        port map (
      I0 => \mi_be[63]_i_4_n_0\,
      I1 => \mi_wrap_be_next[4]_i_3_n_0\,
      I2 => \mi_be[51]_i_4_n_0\,
      I3 => \mi_be[51]_i_5_n_0\,
      I4 => \mi_be[51]_i_6_n_0\,
      I5 => \mi_be[50]_i_3_n_0\,
      O => \mi_be[51]_i_2_n_0\
    );
\mi_be[51]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[51]_i_7_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[51]\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \mi_be[51]_i_8_n_0\,
      O => \mi_be[51]_i_3_n_0\
    );
\mi_be[51]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(1),
      O => \mi_be[51]_i_4_n_0\
    );
\mi_be[51]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[51]_i_5_n_0\
    );
\mi_be[51]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(0),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      I4 => \mi_wrap_be_next[48]_i_4_n_0\,
      I5 => \mi_wrap_be_next[48]_i_3_n_0\,
      O => \mi_be[51]_i_6_n_0\
    );
\mi_be[51]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB8B88"
    )
        port map (
      I0 => \mi_be[53]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_wrap_be_next[50]_i_2_n_0\,
      I3 => \mi_wrap_be_next[33]_i_5_n_0\,
      I4 => \mi_be[51]_i_9_n_0\,
      I5 => \mi_be[51]_i_10_n_0\,
      O => \mi_be[51]_i_7_n_0\
    );
\mi_be[51]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEFFF4F"
    )
        port map (
      I0 => \mi_size_reg[0]_rep_n_0\,
      I1 => \mi_be_reg_n_0_[47]\,
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \mi_be_reg_n_0_[43]\,
      I5 => \mi_be[51]_i_11_n_0\,
      O => \mi_be[51]_i_8_n_0\
    );
\mi_be[51]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => size(1),
      I1 => \mi_wrap_be_next[59]_i_4_n_0\,
      I2 => \mi_be[51]_i_12_n_0\,
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \mi_be[51]_i_9_n_0\
    );
\mi_be[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44445545"
    )
        port map (
      I0 => \mi_be[52]_i_2_n_0\,
      I1 => \mi_be[52]_i_3_n_0\,
      I2 => \mi_be[52]_i_4_n_0\,
      I3 => \mi_be[52]_i_5_n_0\,
      I4 => \mi_wrap_be_next[2]_i_2_n_0\,
      I5 => \mi_be[52]_i_6_n_0\,
      O => \mi_be[52]_i_1_n_0\
    );
\mi_be[52]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001D"
    )
        port map (
      I0 => \mi_be_reg_n_0_[51]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \mi_be_reg_n_0_[50]\,
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[52]_i_10_n_0\
    );
\mi_be[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15151504FFFFFFFF"
    )
        port map (
      I0 => \^mi_last\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_wrap_be_next_reg_n_0_[52]\,
      I3 => \mi_be[52]_i_7_n_0\,
      I4 => \mi_be[52]_i_8_n_0\,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[52]_i_2_n_0\
    );
\mi_be[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22200000FFFFFFFF"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => p_0_in(3),
      I3 => size(0),
      I4 => p_0_in(4),
      I5 => \^mi_last\,
      O => \mi_be[52]_i_3_n_0\
    );
\mi_be[52]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFBFFFFFFFF"
    )
        port map (
      I0 => size(1),
      I1 => \mi_wrap_be_next[52]_i_4_n_0\,
      I2 => p_0_in(0),
      I3 => \next_mi_addr_reg_n_0_[0]\,
      I4 => size(0),
      I5 => p_0_in(1),
      O => \mi_be[52]_i_4_n_0\
    );
\mi_be[52]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA0AAA0AFE0A"
    )
        port map (
      I0 => size(2),
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => size(1),
      I4 => p_0_in(2),
      I5 => \mi_wrap_be_next[59]_i_4_n_0\,
      O => \mi_be[52]_i_5_n_0\
    );
\mi_be[52]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFBBAAAAAAAA"
    )
        port map (
      I0 => \mi_be[61]_i_5_n_0\,
      I1 => \mi_be[55]_i_4_n_0\,
      I2 => \^m_axi_awaddr\(1),
      I3 => \mi_be[62]_i_6_n_0\,
      I4 => \mi_be[52]_i_9_n_0\,
      I5 => \mi_wrap_be_next[48]_i_6_n_0\,
      O => \mi_be[52]_i_6_n_0\
    );
\mi_be[52]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000222"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[20]\,
      I3 => \mi_size_reg[0]_rep_n_0\,
      I4 => \mi_be_reg_n_0_[36]\,
      I5 => \mi_be[52]_i_10_n_0\,
      O => \mi_be[52]_i_7_n_0\
    );
\mi_be[52]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000444"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[44]\,
      I3 => \mi_size_reg[0]_rep_n_0\,
      I4 => \mi_be_reg_n_0_[48]\,
      O => \mi_be[52]_i_8_n_0\
    );
\mi_be[52]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(4),
      I3 => \^m_axi_awaddr\(3),
      O => \mi_be[52]_i_9_n_0\
    );
\mi_be[53]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(4),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => \mi_be[53]_i_10_n_0\
    );
\mi_be[53]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[52]\,
      I1 => \size__0\(0),
      O => \mi_be[53]_i_11_n_0\
    );
\mi_be[53]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[51]\,
      O => \mi_be[53]_i_12_n_0\
    );
\mi_be[53]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000222"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[21]\,
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[37]\,
      I5 => \mi_be[53]_i_14_n_0\,
      O => \mi_be[53]_i_13_n_0\
    );
\mi_be[53]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440404"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[49]\,
      I3 => \mi_be_reg_n_0_[45]\,
      I4 => \size__0\(0),
      O => \mi_be[53]_i_14_n_0\
    );
\mi_be[53]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080BFBFB"
    )
        port map (
      I0 => \mi_be[63]_i_4_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[53]_i_4_n_0\,
      I4 => \mi_be[55]_i_4_n_0\,
      O => \mi_be[53]_i_2_n_0\
    );
\mi_be[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => \mi_be[53]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[52]_i_5_n_0\,
      I3 => \mi_be[53]_i_6_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[53]_i_7_n_0\,
      O => \mi_be[53]_i_3_n_0\
    );
\mi_be[53]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDFFFFFFFFF"
    )
        port map (
      I0 => \mi_be[54]_i_6_n_0\,
      I1 => \^m_axi_awaddr\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \mi_be[53]_i_8_n_0\,
      I4 => \^m_axi_awaddr\(5),
      I5 => \^m_axi_awaddr\(2),
      O => \mi_be[53]_i_4_n_0\
    );
\mi_be[53]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB0000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => size(2),
      I2 => size(1),
      I3 => size(0),
      I4 => p_0_in(4),
      O => \mi_be[53]_i_5_n_0\
    );
\mi_be[53]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400045054"
    )
        port map (
      I0 => size(1),
      I1 => p_0_in(3),
      I2 => size(0),
      I3 => \mi_be[53]_i_9_n_0\,
      I4 => p_0_in(0),
      I5 => \mi_be[53]_i_10_n_0\,
      O => \mi_be[53]_i_6_n_0\
    );
\mi_be[53]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[53]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[60]_i_6_n_0\,
      I3 => \mi_be[53]_i_11_n_0\,
      I4 => \mi_be[53]_i_12_n_0\,
      I5 => \mi_be[53]_i_13_n_0\,
      O => \mi_be[53]_i_7_n_0\
    );
\mi_be[53]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(4),
      O => \mi_be[53]_i_8_n_0\
    );
\mi_be[53]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(4),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \mi_be[53]_i_9_n_0\
    );
\mi_be[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \mi_be_reg[54]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[63]_i_4_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \mi_be[54]_i_3_n_0\,
      O => \mi_be[54]_i_1_n_0\
    );
\mi_be[54]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000222"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[22]\,
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[38]\,
      I5 => \mi_be[54]_i_11_n_0\,
      O => \mi_be[54]_i_10_n_0\
    );
\mi_be[54]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00301010"
    )
        port map (
      I0 => \mi_be_reg_n_0_[50]\,
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \mi_be_reg_n_0_[46]\,
      I4 => \size__0\(0),
      O => \mi_be[54]_i_11_n_0\
    );
\mi_be[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA8AF00FFFFAF00"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \mi_be[54]_i_6_n_0\,
      I5 => \mi_be[54]_i_7_n_0\,
      O => \mi_be[54]_i_3_n_0\
    );
\mi_be[54]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[54]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[60]_i_6_n_0\,
      I3 => \mi_be[54]_i_8_n_0\,
      I4 => \mi_be[54]_i_9_n_0\,
      I5 => \mi_be[54]_i_10_n_0\,
      O => \mi_be[54]_i_4_n_0\
    );
\mi_be[54]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB08FB08"
    )
        port map (
      I0 => \mi_be[53]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[52]_i_5_n_0\,
      I4 => \mi_wrap_be_next[54]_i_2_n_0\,
      I5 => \mi_be[62]_i_11_n_0\,
      O => \mi_be[54]_i_5_n_0\
    );
\mi_be[54]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      O => \mi_be[54]_i_6_n_0\
    );
\mi_be[54]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF77F7"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[54]_i_7_n_0\
    );
\mi_be[54]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[53]\,
      I1 => \size__0\(0),
      O => \mi_be[54]_i_8_n_0\
    );
\mi_be[54]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[52]\,
      O => \mi_be[54]_i_9_n_0\
    );
\mi_be[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEEEEE"
    )
        port map (
      I0 => \mi_be[55]_i_2_n_0\,
      I1 => \mi_wrap_be_next[48]_i_6_n_0\,
      I2 => \mi_be[55]_i_3_n_0\,
      I3 => \mi_be[61]_i_4_n_0\,
      I4 => \mi_be[55]_i_4_n_0\,
      I5 => \mi_be[61]_i_5_n_0\,
      O => \mi_be[55]_i_1_n_0\
    );
\mi_be[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888000808"
    )
        port map (
      I0 => \mi_be[55]_i_5_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[55]_i_6_n_0\,
      I3 => \mi_wrap_be_next_reg_n_0_[55]\,
      I4 => \mi_be[61]_i_8_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[55]_i_2_n_0\
    );
\mi_be[55]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(1),
      O => \mi_be[55]_i_3_n_0\
    );
\mi_be[55]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555501DDDDDDDD"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      I4 => \mi_wrap_be_next[48]_i_3_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[55]_i_4_n_0\
    );
\mi_be[55]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFFFF555F"
    )
        port map (
      I0 => \^mi_last\,
      I1 => \mi_be[53]_i_5_n_0\,
      I2 => \mi_be[63]_i_13_n_0\,
      I3 => \mi_wrap_be_next[54]_i_2_n_0\,
      I4 => \mi_be[52]_i_5_n_0\,
      I5 => \mi_wrap_be_next[2]_i_2_n_0\,
      O => \mi_be[55]_i_5_n_0\
    );
\mi_be[55]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000222"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \size__0\(2),
      I2 => \mi_be_reg_n_0_[47]\,
      I3 => \mi_size_reg[0]_rep_n_0\,
      I4 => \mi_be_reg_n_0_[51]\,
      I5 => \mi_be[55]_i_7_n_0\,
      O => \mi_be[55]_i_6_n_0\
    );
\mi_be[55]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[39]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[23]\,
      I5 => \mi_be[55]_i_8_n_0\,
      O => \mi_be[55]_i_7_n_0\
    );
\mi_be[55]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001D"
    )
        port map (
      I0 => \mi_be_reg_n_0_[54]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \mi_be_reg_n_0_[53]\,
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[55]_i_8_n_0\
    );
\mi_be[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[56]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[63]_i_4_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[58]_i_3_n_0\,
      I5 => \mi_be[56]_i_3_n_0\,
      O => \mi_be[56]_i_1_n_0\
    );
\mi_be[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(4),
      I3 => \^m_axi_awaddr\(5),
      I4 => \mi_be[62]_i_6_n_0\,
      I5 => \^m_axi_awaddr\(1),
      O => \mi_be[56]_i_3_n_0\
    );
\mi_be[56]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[56]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[56]_i_6_n_0\,
      I4 => \mi_be[56]_i_7_n_0\,
      I5 => \mi_be[56]_i_8_n_0\,
      O => \mi_be[56]_i_4_n_0\
    );
\mi_be[56]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \mi_be[53]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[59]_i_8_n_0\,
      I3 => \mi_be[57]_i_9_n_0\,
      I4 => \mi_wrap_be_next[57]_i_4_n_0\,
      I5 => \mi_be[62]_i_11_n_0\,
      O => \mi_be[56]_i_5_n_0\
    );
\mi_be[56]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[40]\,
      I1 => \size__0\(0),
      O => \mi_be[56]_i_6_n_0\
    );
\mi_be[56]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[24]\,
      O => \mi_be[56]_i_7_n_0\
    );
\mi_be[56]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020007"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[54]\,
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[55]\,
      I5 => \mi_be[56]_i_9_n_0\,
      O => \mi_be[56]_i_8_n_0\
    );
\mi_be[56]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00103010"
    )
        port map (
      I0 => \mi_be_reg_n_0_[52]\,
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[48]\,
      O => \mi_be[56]_i_9_n_0\
    );
\mi_be[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[57]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[63]_i_4_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[58]_i_3_n_0\,
      I5 => \mi_be[57]_i_3_n_0\,
      O => \mi_be[57]_i_1_n_0\
    );
\mi_be[57]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001030"
    )
        port map (
      I0 => \mi_be_reg_n_0_[49]\,
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[53]\,
      O => \mi_be[57]_i_10_n_0\
    );
\mi_be[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(5),
      I5 => \mi_be[61]_i_4_n_0\,
      O => \mi_be[57]_i_3_n_0\
    );
\mi_be[57]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[57]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[60]_i_6_n_0\,
      I3 => \mi_be[57]_i_6_n_0\,
      I4 => \mi_be[57]_i_7_n_0\,
      I5 => \mi_be[57]_i_8_n_0\,
      O => \mi_be[57]_i_4_n_0\
    );
\mi_be[57]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B8B8"
    )
        port map (
      I0 => \mi_be[53]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[59]_i_8_n_0\,
      I3 => \mi_be[63]_i_13_n_0\,
      I4 => \mi_be[57]_i_9_n_0\,
      I5 => \mi_wrap_be_next[57]_i_4_n_0\,
      O => \mi_be[57]_i_5_n_0\
    );
\mi_be[57]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[56]\,
      I1 => \size__0\(0),
      O => \mi_be[57]_i_6_n_0\
    );
\mi_be[57]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[55]\,
      O => \mi_be[57]_i_7_n_0\
    );
\mi_be[57]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00022022"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \size__0\(0),
      I3 => \mi_be_reg_n_0_[41]\,
      I4 => \mi_be_reg_n_0_[25]\,
      I5 => \mi_be[57]_i_10_n_0\,
      O => \mi_be[57]_i_8_n_0\
    );
\mi_be[57]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      O => \mi_be[57]_i_9_n_0\
    );
\mi_be[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[58]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[63]_i_4_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[58]_i_3_n_0\,
      I5 => \mi_be[58]_i_4_n_0\,
      O => \mi_be[58]_i_1_n_0\
    );
\mi_be[58]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      O => \mi_be[58]_i_10_n_0\
    );
\mi_be[58]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001D"
    )
        port map (
      I0 => \mi_be_reg_n_0_[57]\,
      I1 => \size__0\(0),
      I2 => \mi_be_reg_n_0_[56]\,
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[58]_i_11_n_0\
    );
\mi_be[58]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAE88AA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_wrap_be_next[59]_i_6_n_0\,
      O => \mi_be[58]_i_3_n_0\
    );
\mi_be[58]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \mi_be[62]_i_6_n_0\,
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(4),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^m_axi_awaddr\(2),
      I5 => \^m_axi_awaddr\(1),
      O => \mi_be[58]_i_4_n_0\
    );
\mi_be[58]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[58]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[58]_i_7_n_0\,
      I4 => \mi_be[58]_i_8_n_0\,
      I5 => \mi_be[58]_i_9_n_0\,
      O => \mi_be[58]_i_5_n_0\
    );
\mi_be[58]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \mi_be[53]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[59]_i_8_n_0\,
      I3 => \mi_be[58]_i_10_n_0\,
      I4 => \mi_wrap_be_next[57]_i_4_n_0\,
      I5 => \mi_be[62]_i_11_n_0\,
      O => \mi_be[58]_i_6_n_0\
    );
\mi_be[58]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[26]\,
      O => \mi_be[58]_i_7_n_0\
    );
\mi_be[58]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[42]\,
      I1 => \size__0\(0),
      O => \mi_be[58]_i_8_n_0\
    );
\mi_be[58]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002700"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[50]\,
      I2 => \mi_be_reg_n_0_[54]\,
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      I5 => \mi_be[58]_i_11_n_0\,
      O => \mi_be[58]_i_9_n_0\
    );
\mi_be[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00203323"
    )
        port map (
      I0 => \mi_be[63]_i_4_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \mi_be[59]_i_2_n_0\,
      I5 => \mi_be[59]_i_3_n_0\,
      O => \mi_be[59]_i_1_n_0\
    );
\mi_be[59]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030101"
    )
        port map (
      I0 => \mi_be_reg_n_0_[58]\,
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \mi_be_reg_n_0_[57]\,
      I4 => \mi_size_reg[0]_rep_n_0\,
      O => \mi_be[59]_i_10_n_0\
    );
\mi_be[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFDDFFD0"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \mi_wrap_be_next[58]_i_3_n_0\,
      I2 => \mi_wrap_be_next[48]_i_3_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \mi_be[59]_i_4_n_0\,
      I5 => \mi_be[58]_i_3_n_0\,
      O => \mi_be[59]_i_2_n_0\
    );
\mi_be[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888000808"
    )
        port map (
      I0 => \mi_be[59]_i_5_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[59]_i_6_n_0\,
      I3 => \mi_wrap_be_next_reg_n_0_[59]\,
      I4 => \mi_be[61]_i_8_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[59]_i_3_n_0\
    );
\mi_be[59]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(0),
      O => \mi_be[59]_i_4_n_0\
    );
\mi_be[59]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAAAFFFFABAA"
    )
        port map (
      I0 => \mi_be[52]_i_3_n_0\,
      I1 => size(1),
      I2 => \mi_wrap_be_next[59]_i_4_n_0\,
      I3 => \mi_be[59]_i_7_n_0\,
      I4 => \mi_be[59]_i_8_n_0\,
      I5 => size(2),
      O => \mi_be[59]_i_5_n_0\
    );
\mi_be[59]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00022022"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \size__0\(2),
      I2 => \mi_size_reg[0]_rep_n_0\,
      I3 => \mi_be_reg_n_0_[55]\,
      I4 => \mi_be_reg_n_0_[51]\,
      I5 => \mi_be[59]_i_9_n_0\,
      O => \mi_be[59]_i_6_n_0\
    );
\mi_be[59]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C080000"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[0]\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => size(0),
      I4 => p_0_in(2),
      O => \mi_be[59]_i_7_n_0\
    );
\mi_be[59]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88AACCAE88AA"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => p_0_in(1),
      I3 => size(0),
      I4 => p_0_in(2),
      I5 => \mi_wrap_be_next[59]_i_4_n_0\,
      O => \mi_be[59]_i_8_n_0\
    );
\mi_be[59]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[43]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[27]\,
      I5 => \mi_be[59]_i_10_n_0\,
      O => \mi_be[59]_i_9_n_0\
    );
\mi_be[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBBB"
    )
        port map (
      I0 => \mi_be[15]_i_3_n_0\,
      I1 => \mi_wrap_be_next[4]_i_3_n_0\,
      I2 => \mi_wrap_be_next[4]_i_6_n_0\,
      I3 => \mi_be[61]_i_4_n_0\,
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_be[7]_i_4_n_0\,
      O => \mi_be[5]_i_2_n_0\
    );
\mi_be[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[5]_i_4_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[5]\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \mi_be[5]_i_5_n_0\,
      O => \mi_be[5]_i_3_n_0\
    );
\mi_be[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => \mi_be[8]_i_4_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[7]_i_6_n_0\,
      I3 => p_0_in(0),
      I4 => \mi_be[63]_i_13_n_0\,
      I5 => \mi_wrap_be_next[4]_i_7_n_0\,
      O => \mi_be[5]_i_4_n_0\
    );
\mi_be[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEBAFEBAFFFF0000"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \mi_be_reg_n_0_[53]\,
      I3 => \mi_be_reg_n_0_[37]\,
      I4 => \mi_be[5]_i_6_n_0\,
      I5 => \size__0\(2),
      O => \mi_be[5]_i_5_n_0\
    );
\mi_be[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[61]\,
      I1 => \mi_be_reg_n_0_[1]\,
      I2 => \size__0\(1),
      I3 => \mi_be_reg_n_0_[3]\,
      I4 => \mi_size_reg[0]_rep_n_0\,
      I5 => \mi_be_reg_n_0_[4]\,
      O => \mi_be[5]_i_6_n_0\
    );
\mi_be[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[60]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[63]_i_4_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[63]_i_6_n_0\,
      I5 => \mi_be[60]_i_3_n_0\,
      O => \mi_be[60]_i_1_n_0\
    );
\mi_be[60]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00301010"
    )
        port map (
      I0 => \mi_be_reg_n_0_[56]\,
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \mi_be_reg_n_0_[52]\,
      I4 => \size__0\(0),
      O => \mi_be[60]_i_10_n_0\
    );
\mi_be[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_be[62]_i_6_n_0\,
      O => \mi_be[60]_i_3_n_0\
    );
\mi_be[60]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[60]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[60]_i_6_n_0\,
      I3 => \mi_be[60]_i_7_n_0\,
      I4 => \mi_be[60]_i_8_n_0\,
      I5 => \mi_be[60]_i_9_n_0\,
      O => \mi_be[60]_i_4_n_0\
    );
\mi_be[60]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B8B8"
    )
        port map (
      I0 => \mi_be[53]_i_5_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[63]_i_14_n_0\,
      I3 => p_0_in(0),
      I4 => \mi_wrap_be_next[60]_i_3_n_0\,
      I5 => \mi_be[62]_i_11_n_0\,
      O => \mi_be[60]_i_5_n_0\
    );
\mi_be[60]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \size__0\(2),
      O => \mi_be[60]_i_6_n_0\
    );
\mi_be[60]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[58]\,
      O => \mi_be[60]_i_7_n_0\
    );
\mi_be[60]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[59]\,
      I1 => \size__0\(0),
      O => \mi_be[60]_i_8_n_0\
    );
\mi_be[60]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \mi_be_reg_n_0_[44]\,
      I1 => \size__0\(0),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \mi_be_reg_n_0_[28]\,
      I5 => \mi_be[60]_i_10_n_0\,
      O => \mi_be[60]_i_9_n_0\
    );
\mi_be[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEAAEA"
    )
        port map (
      I0 => \mi_be[61]_i_2_n_0\,
      I1 => \mi_wrap_be_next[48]_i_6_n_0\,
      I2 => \mi_be[61]_i_3_n_0\,
      I3 => \mi_be[61]_i_4_n_0\,
      I4 => \mi_be[63]_i_6_n_0\,
      I5 => \mi_be[61]_i_5_n_0\,
      O => \mi_be[61]_i_1_n_0\
    );
\mi_be[61]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001D00"
    )
        port map (
      I0 => \mi_be_reg_n_0_[45]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \mi_be_reg_n_0_[29]\,
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      I5 => \mi_be[61]_i_11_n_0\,
      O => \mi_be[61]_i_10_n_0\
    );
\mi_be[61]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030101"
    )
        port map (
      I0 => \mi_be_reg_n_0_[60]\,
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \mi_be_reg_n_0_[59]\,
      I4 => \mi_size_reg[0]_rep_n_0\,
      O => \mi_be[61]_i_11_n_0\
    );
\mi_be[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888000808"
    )
        port map (
      I0 => \mi_be[61]_i_6_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[61]_i_7_n_0\,
      I3 => \mi_wrap_be_next_reg_n_0_[61]\,
      I4 => \mi_be[61]_i_8_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[61]_i_2_n_0\
    );
\mi_be[61]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^m_axi_awaddr\(4),
      O => \mi_be[61]_i_3_n_0\
    );
\mi_be[61]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[61]_i_4_n_0\
    );
\mi_be[61]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000500000004000"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[61]_i_5_n_0\
    );
\mi_be[61]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFF1FFF1FF"
    )
        port map (
      I0 => \mi_be[63]_i_13_n_0\,
      I1 => \mi_be[61]_i_9_n_0\,
      I2 => \mi_be[63]_i_14_n_0\,
      I3 => \^mi_last\,
      I4 => \mi_be[53]_i_5_n_0\,
      I5 => \mi_wrap_be_next[2]_i_2_n_0\,
      O => \mi_be[61]_i_6_n_0\
    );
\mi_be[61]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000222"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \size__0\(2),
      I2 => \mi_be_reg_n_0_[53]\,
      I3 => \mi_size_reg[0]_rep_n_0\,
      I4 => \mi_be_reg_n_0_[57]\,
      I5 => \mi_be[61]_i_10_n_0\,
      O => \mi_be[61]_i_7_n_0\
    );
\mi_be[61]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => mi_wrap_cnt(2),
      I1 => mi_wrap_cnt(1),
      I2 => mi_wrap_cnt(0),
      I3 => mi_wrap_cnt(3),
      I4 => \mi_burst_reg_n_0_[1]\,
      I5 => \mi_burst_reg_n_0_[0]\,
      O => \mi_be[61]_i_8_n_0\
    );
\mi_be[61]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => p_0_in(4),
      I4 => p_0_in(3),
      O => \mi_be[61]_i_9_n_0\
    );
\mi_be[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[62]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[63]_i_4_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[63]_i_6_n_0\,
      I5 => \mi_be[62]_i_3_n_0\,
      O => \mi_be[62]_i_1_n_0\
    );
\mi_be[62]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000222"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[30]\,
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[46]\,
      I5 => \mi_be[62]_i_12_n_0\,
      O => \mi_be[62]_i_10_n_0\
    );
\mi_be[62]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => size(1),
      I1 => size(0),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      O => \mi_be[62]_i_11_n_0\
    );
\mi_be[62]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001D"
    )
        port map (
      I0 => \mi_be_reg_n_0_[61]\,
      I1 => \size__0\(0),
      I2 => \mi_be_reg_n_0_[60]\,
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[62]_i_12_n_0\
    );
\mi_be[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(3),
      I3 => \mi_be[62]_i_6_n_0\,
      I4 => \^m_axi_awaddr\(1),
      I5 => \^m_axi_awaddr\(2),
      O => \mi_be[62]_i_3_n_0\
    );
\mi_be[62]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[62]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[62]_i_7_n_0\,
      I3 => \mi_be[62]_i_8_n_0\,
      I4 => \mi_be[62]_i_9_n_0\,
      I5 => \mi_be[62]_i_10_n_0\,
      O => \mi_be[62]_i_4_n_0\
    );
\mi_be[62]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB08FB08"
    )
        port map (
      I0 => \mi_be[53]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[63]_i_14_n_0\,
      I4 => \mi_wrap_be_next[62]_i_3_n_0\,
      I5 => \mi_be[62]_i_11_n_0\,
      O => \mi_be[62]_i_5_n_0\
    );
\mi_be[62]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(0),
      O => \mi_be[62]_i_6_n_0\
    );
\mi_be[62]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      O => \mi_be[62]_i_7_n_0\
    );
\mi_be[62]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[58]\,
      I1 => \size__0\(0),
      O => \mi_be[62]_i_8_n_0\
    );
\mi_be[62]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[54]\,
      O => \mi_be[62]_i_9_n_0\
    );
\mi_be[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777773"
    )
        port map (
      I0 => \^m_axi_wvalid_i_reg_1\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^mi_last\,
      I3 => \mi_burst_reg_n_0_[0]\,
      I4 => \mi_burst_reg_n_0_[1]\,
      O => \mi_be[63]_i_1_n_0\
    );
\mi_be[63]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mi_size_reg[0]_rep__0_n_0\,
      I1 => \mi_be_reg_n_0_[31]\,
      O => \mi_be[63]_i_10_n_0\
    );
\mi_be[63]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[47]\,
      I1 => \mi_size_reg[0]_rep__0_n_0\,
      O => \mi_be[63]_i_11_n_0\
    );
\mi_be[63]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001D00"
    )
        port map (
      I0 => \mi_be_reg_n_0_[59]\,
      I1 => \mi_size_reg[0]_rep__0_n_0\,
      I2 => \mi_be_reg_n_0_[55]\,
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      I5 => \mi_be[63]_i_15_n_0\,
      O => \mi_be[63]_i_12_n_0\
    );
\mi_be[63]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => size(1),
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => size(0),
      O => \mi_be[63]_i_13_n_0\
    );
\mi_be[63]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAA0000AAAA"
    )
        port map (
      I0 => size(2),
      I1 => \mi_wrap_be_next[59]_i_4_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => size(0),
      I5 => size(1),
      O => \mi_be[63]_i_14_n_0\
    );
\mi_be[63]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00110101"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \size__0\(2),
      I2 => \mi_be_reg_n_0_[62]\,
      I3 => \mi_be_reg_n_0_[61]\,
      I4 => \mi_size_reg[0]_rep__0_n_0\,
      O => \mi_be[63]_i_15_n_0\
    );
\mi_be[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be_reg[63]_i_3_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[63]_i_4_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[63]_i_5_n_0\,
      I5 => \mi_be[63]_i_6_n_0\,
      O => \mi_be[63]_i_2_n_0\
    );
\mi_be[63]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CCC8C8C"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[63]_i_4_n_0\
    );
\mi_be[63]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(5),
      I5 => \mi_be[61]_i_4_n_0\,
      O => \mi_be[63]_i_5_n_0\
    );
\mi_be[63]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0F22002F00"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \mi_wrap_be_next[49]_i_4_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \mi_wrap_be_next[60]_i_7_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_be[63]_i_6_n_0\
    );
\mi_be[63]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[63]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[63]_i_10_n_0\,
      I4 => \mi_be[63]_i_11_n_0\,
      I5 => \mi_be[63]_i_12_n_0\,
      O => \mi_be[63]_i_7_n_0\
    );
\mi_be[63]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFB080808FB"
    )
        port map (
      I0 => \mi_be[53]_i_5_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[63]_i_13_n_0\,
      I4 => \mi_wrap_be_next[62]_i_3_n_0\,
      I5 => \mi_be[63]_i_14_n_0\,
      O => \mi_be[63]_i_8_n_0\
    );
\mi_be[63]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \size__0\(2),
      O => \mi_be[63]_i_9_n_0\
    );
\mi_be[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B88BB"
    )
        port map (
      I0 => \mi_be[15]_i_3_n_0\,
      I1 => \mi_wrap_be_next[4]_i_3_n_0\,
      I2 => \mi_be[54]_i_7_n_0\,
      I3 => \mi_wrap_be_next[6]_i_6_n_0\,
      I4 => \mi_be[6]_i_4_n_0\,
      I5 => \mi_wrap_cnt[3]_i_7_n_0\,
      O => \mi_be[6]_i_2_n_0\
    );
\mi_be[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[6]_i_5_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[6]\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \mi_be[6]_i_6_n_0\,
      O => \mi_be[6]_i_3_n_0\
    );
\mi_be[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[6]_i_4_n_0\
    );
\mi_be[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \mi_be[8]_i_4_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[7]_i_6_n_0\,
      I3 => \mi_wrap_be_next[4]_i_7_n_0\,
      I4 => \mi_be[62]_i_11_n_0\,
      I5 => p_0_in(0),
      O => \mi_be[6]_i_5_n_0\
    );
\mi_be[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAEAAAA"
    )
        port map (
      I0 => \mi_be[6]_i_7_n_0\,
      I1 => \mi_be_reg_n_0_[2]\,
      I2 => \mi_size_reg[0]_rep_n_0\,
      I3 => \mi_be_reg_n_0_[62]\,
      I4 => \size__0\(1),
      I5 => \mi_be[6]_i_8_n_0\,
      O => \mi_be[6]_i_6_n_0\
    );
\mi_be[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[4]\,
      I3 => \mi_size_reg[0]_rep_n_0\,
      I4 => \mi_be_reg_n_0_[5]\,
      O => \mi_be[6]_i_7_n_0\
    );
\mi_be[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001D0000"
    )
        port map (
      I0 => \mi_be_reg_n_0_[54]\,
      I1 => \mi_size_reg[0]_rep_n_0\,
      I2 => \mi_be_reg_n_0_[38]\,
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[6]_i_8_n_0\
    );
\mi_be[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[39]\,
      O => \mi_be[7]_i_10_n_0\
    );
\mi_be[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047FF"
    )
        port map (
      I0 => \mi_be_reg_n_0_[63]\,
      I1 => \size__0\(0),
      I2 => \mi_be_reg_n_0_[3]\,
      I3 => \size__0\(1),
      I4 => \mi_be[7]_i_12_n_0\,
      O => \mi_be[7]_i_11_n_0\
    );
\mi_be[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[5]\,
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[6]\,
      O => \mi_be[7]_i_12_n_0\
    );
\mi_be[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B8888BBBBBBBB"
    )
        port map (
      I0 => \mi_be[15]_i_3_n_0\,
      I1 => \mi_wrap_be_next[4]_i_3_n_0\,
      I2 => \mi_wrap_be_next[4]_i_6_n_0\,
      I3 => \mi_be[61]_i_4_n_0\,
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_be[7]_i_4_n_0\,
      O => \mi_be[7]_i_2_n_0\
    );
\mi_be[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => \mi_be[8]_i_4_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[7]_i_5_n_0\,
      I3 => \mi_be[7]_i_6_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[7]_i_7_n_0\,
      O => \mi_be[7]_i_3_n_0\
    );
\mi_be[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77553315"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_wrap_be_next[6]_i_6_n_0\,
      O => \mi_be[7]_i_4_n_0\
    );
\mi_be[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000000000"
    )
        port map (
      I0 => size(1),
      I1 => \mi_be[7]_i_8_n_0\,
      I2 => p_0_in(0),
      I3 => \next_mi_addr_reg_n_0_[0]\,
      I4 => size(0),
      I5 => p_0_in(1),
      O => \mi_be[7]_i_5_n_0\
    );
\mi_be[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA0AAA0AFE0A"
    )
        port map (
      I0 => size(2),
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => size(1),
      I4 => p_0_in(2),
      I5 => \mi_wrap_be_next[0]_i_5_n_0\,
      O => \mi_be[7]_i_6_n_0\
    );
\mi_be[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[7]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[7]_i_9_n_0\,
      I4 => \mi_be[7]_i_10_n_0\,
      I5 => \mi_be[7]_i_11_n_0\,
      O => \mi_be[7]_i_7_n_0\
    );
\mi_be[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      O => \mi_be[7]_i_8_n_0\
    );
\mi_be[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_be_reg_n_0_[55]\,
      I1 => \size__0\(0),
      O => \mi_be[7]_i_9_n_0\
    );
\mi_be[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_be[8]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[15]_i_3_n_0\,
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_be[11]_i_4_n_0\,
      I5 => \mi_be[8]_i_3_n_0\,
      O => \mi_be[8]_i_1_n_0\
    );
\mi_be[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \mi_be_reg_n_0_[6]\,
      I3 => \size__0\(0),
      I4 => \mi_be_reg_n_0_[7]\,
      O => \mi_be[8]_i_10_n_0\
    );
\mi_be[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \mi_be[8]_i_4_n_0\,
      I1 => \mi_wrap_be_next[2]_i_2_n_0\,
      I2 => \mi_be[8]_i_5_n_0\,
      I3 => \mi_be[8]_i_6_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[8]_i_7_n_0\,
      O => \mi_be[8]_i_2_n_0\
    );
\mi_be[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005000100"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(0),
      I2 => \^m_axi_awaddr\(1),
      I3 => \mi_wrap_be_next[13]_i_6_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^m_axi_awaddr\(2),
      O => \mi_be[8]_i_3_n_0\
    );
\mi_be[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15551515"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => size(2),
      I3 => size(1),
      I4 => size(0),
      O => \mi_be[8]_i_4_n_0\
    );
\mi_be[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88AACCAE88AA"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => p_0_in(1),
      I3 => size(0),
      I4 => p_0_in(2),
      I5 => \mi_wrap_be_next[0]_i_5_n_0\,
      O => \mi_be[8]_i_5_n_0\
    );
\mi_be[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2FFFFFFFF"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[0]\,
      I1 => size(0),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => size(1),
      I5 => \mi_wrap_be_next[10]_i_5_n_0\,
      O => \mi_be[8]_i_6_n_0\
    );
\mi_be[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[8]\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \mi_be[63]_i_9_n_0\,
      I3 => \mi_be[57]_i_6_n_0\,
      I4 => \mi_be[8]_i_8_n_0\,
      I5 => \mi_be[8]_i_9_n_0\,
      O => \mi_be[8]_i_7_n_0\
    );
\mi_be[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \mi_be_reg_n_0_[40]\,
      O => \mi_be[8]_i_8_n_0\
    );
\mi_be[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047FF"
    )
        port map (
      I0 => \mi_be_reg_n_0_[0]\,
      I1 => \size__0\(0),
      I2 => \mi_be_reg_n_0_[4]\,
      I3 => \size__0\(1),
      I4 => \mi_be[8]_i_10_n_0\,
      O => \mi_be[8]_i_9_n_0\
    );
\mi_be[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888BBB8BBB8"
    )
        port map (
      I0 => \mi_be[9]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[11]_i_4_n_0\,
      I3 => \mi_be[9]_i_3_n_0\,
      I4 => \mi_be[15]_i_3_n_0\,
      I5 => \mi_wrap_be_next[4]_i_3_n_0\,
      O => \mi_be[9]_i_1_n_0\
    );
\mi_be[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5F5557"
    )
        port map (
      I0 => \mi_be[9]_i_4_n_0\,
      I1 => \mi_be[61]_i_8_n_0\,
      I2 => \^mi_last\,
      I3 => \mi_be[9]_i_5_n_0\,
      I4 => \mi_wrap_be_next_reg_n_0_[9]\,
      O => \mi_be[9]_i_2_n_0\
    );
\mi_be[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005000400"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(0),
      I2 => \^m_axi_awaddr\(1),
      I3 => \mi_wrap_be_next[13]_i_6_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^m_axi_awaddr\(2),
      O => \mi_be[9]_i_3_n_0\
    );
\mi_be[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F555F5D5FFF5F5D"
    )
        port map (
      I0 => \^mi_last\,
      I1 => \mi_be[9]_i_6_n_0\,
      I2 => \mi_be[8]_i_5_n_0\,
      I3 => size(1),
      I4 => size(2),
      I5 => \mi_be[8]_i_4_n_0\,
      O => \mi_be[9]_i_4_n_0\
    );
\mi_be[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222E2222222E2E2E"
    )
        port map (
      I0 => \mi_be[9]_i_7_n_0\,
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \mi_be_reg_n_0_[41]\,
      I4 => \mi_size_reg[0]_rep_n_0\,
      I5 => \mi_be_reg_n_0_[57]\,
      O => \mi_be[9]_i_5_n_0\
    );
\mi_be[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF57"
    )
        port map (
      I0 => p_0_in(2),
      I1 => size(0),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => \mi_wrap_be_next[0]_i_5_n_0\,
      O => \mi_be[9]_i_6_n_0\
    );
\mi_be[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \mi_be_reg_n_0_[1]\,
      I1 => \mi_be_reg_n_0_[5]\,
      I2 => \size__0\(1),
      I3 => \mi_be_reg_n_0_[7]\,
      I4 => \mi_size_reg[0]_rep_n_0\,
      I5 => \mi_be_reg_n_0_[8]\,
      O => \mi_be[9]_i_7_n_0\
    );
\mi_be_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[0]\,
      Q => \mi_be_d1_reg_n_0_[0]\,
      R => '0'
    );
\mi_be_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[10]\,
      Q => \mi_be_d1_reg_n_0_[10]\,
      R => '0'
    );
\mi_be_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[11]\,
      Q => \mi_be_d1_reg_n_0_[11]\,
      R => '0'
    );
\mi_be_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[12]\,
      Q => \mi_be_d1_reg_n_0_[12]\,
      R => '0'
    );
\mi_be_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[13]\,
      Q => \mi_be_d1_reg_n_0_[13]\,
      R => '0'
    );
\mi_be_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[14]\,
      Q => \mi_be_d1_reg_n_0_[14]\,
      R => '0'
    );
\mi_be_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[15]\,
      Q => \mi_be_d1_reg_n_0_[15]\,
      R => '0'
    );
\mi_be_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[16]\,
      Q => \mi_be_d1_reg_n_0_[16]\,
      R => '0'
    );
\mi_be_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[17]\,
      Q => \mi_be_d1_reg_n_0_[17]\,
      R => '0'
    );
\mi_be_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[18]\,
      Q => \mi_be_d1_reg_n_0_[18]\,
      R => '0'
    );
\mi_be_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[19]\,
      Q => \mi_be_d1_reg_n_0_[19]\,
      R => '0'
    );
\mi_be_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[1]\,
      Q => \mi_be_d1_reg_n_0_[1]\,
      R => '0'
    );
\mi_be_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[20]\,
      Q => \mi_be_d1_reg_n_0_[20]\,
      R => '0'
    );
\mi_be_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[21]\,
      Q => \mi_be_d1_reg_n_0_[21]\,
      R => '0'
    );
\mi_be_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[22]\,
      Q => \mi_be_d1_reg_n_0_[22]\,
      R => '0'
    );
\mi_be_d1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[23]\,
      Q => \mi_be_d1_reg_n_0_[23]\,
      R => '0'
    );
\mi_be_d1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[24]\,
      Q => \mi_be_d1_reg_n_0_[24]\,
      R => '0'
    );
\mi_be_d1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[25]\,
      Q => \mi_be_d1_reg_n_0_[25]\,
      R => '0'
    );
\mi_be_d1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[26]\,
      Q => \mi_be_d1_reg_n_0_[26]\,
      R => '0'
    );
\mi_be_d1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[27]\,
      Q => \mi_be_d1_reg_n_0_[27]\,
      R => '0'
    );
\mi_be_d1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[28]\,
      Q => \mi_be_d1_reg_n_0_[28]\,
      R => '0'
    );
\mi_be_d1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[29]\,
      Q => \mi_be_d1_reg_n_0_[29]\,
      R => '0'
    );
\mi_be_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[2]\,
      Q => \mi_be_d1_reg_n_0_[2]\,
      R => '0'
    );
\mi_be_d1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[30]\,
      Q => \mi_be_d1_reg_n_0_[30]\,
      R => '0'
    );
\mi_be_d1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[31]\,
      Q => \mi_be_d1_reg_n_0_[31]\,
      R => '0'
    );
\mi_be_d1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[32]\,
      Q => \mi_be_d1_reg_n_0_[32]\,
      R => '0'
    );
\mi_be_d1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[33]\,
      Q => \mi_be_d1_reg_n_0_[33]\,
      R => '0'
    );
\mi_be_d1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[34]\,
      Q => \mi_be_d1_reg_n_0_[34]\,
      R => '0'
    );
\mi_be_d1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[35]\,
      Q => \mi_be_d1_reg_n_0_[35]\,
      R => '0'
    );
\mi_be_d1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[36]\,
      Q => \mi_be_d1_reg_n_0_[36]\,
      R => '0'
    );
\mi_be_d1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[37]\,
      Q => \mi_be_d1_reg_n_0_[37]\,
      R => '0'
    );
\mi_be_d1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[38]\,
      Q => \mi_be_d1_reg_n_0_[38]\,
      R => '0'
    );
\mi_be_d1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[39]\,
      Q => \mi_be_d1_reg_n_0_[39]\,
      R => '0'
    );
\mi_be_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[3]\,
      Q => \mi_be_d1_reg_n_0_[3]\,
      R => '0'
    );
\mi_be_d1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[40]\,
      Q => \mi_be_d1_reg_n_0_[40]\,
      R => '0'
    );
\mi_be_d1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[41]\,
      Q => \mi_be_d1_reg_n_0_[41]\,
      R => '0'
    );
\mi_be_d1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[42]\,
      Q => \mi_be_d1_reg_n_0_[42]\,
      R => '0'
    );
\mi_be_d1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[43]\,
      Q => \mi_be_d1_reg_n_0_[43]\,
      R => '0'
    );
\mi_be_d1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[44]\,
      Q => \mi_be_d1_reg_n_0_[44]\,
      R => '0'
    );
\mi_be_d1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[45]\,
      Q => \mi_be_d1_reg_n_0_[45]\,
      R => '0'
    );
\mi_be_d1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[46]\,
      Q => \mi_be_d1_reg_n_0_[46]\,
      R => '0'
    );
\mi_be_d1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[47]\,
      Q => \mi_be_d1_reg_n_0_[47]\,
      R => '0'
    );
\mi_be_d1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[48]\,
      Q => \mi_be_d1_reg_n_0_[48]\,
      R => '0'
    );
\mi_be_d1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[49]\,
      Q => \mi_be_d1_reg_n_0_[49]\,
      R => '0'
    );
\mi_be_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[4]\,
      Q => \mi_be_d1_reg_n_0_[4]\,
      R => '0'
    );
\mi_be_d1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[50]\,
      Q => \mi_be_d1_reg_n_0_[50]\,
      R => '0'
    );
\mi_be_d1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[51]\,
      Q => \mi_be_d1_reg_n_0_[51]\,
      R => '0'
    );
\mi_be_d1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[52]\,
      Q => \mi_be_d1_reg_n_0_[52]\,
      R => '0'
    );
\mi_be_d1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[53]\,
      Q => \mi_be_d1_reg_n_0_[53]\,
      R => '0'
    );
\mi_be_d1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[54]\,
      Q => \mi_be_d1_reg_n_0_[54]\,
      R => '0'
    );
\mi_be_d1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[55]\,
      Q => \mi_be_d1_reg_n_0_[55]\,
      R => '0'
    );
\mi_be_d1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[56]\,
      Q => \mi_be_d1_reg_n_0_[56]\,
      R => '0'
    );
\mi_be_d1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[57]\,
      Q => \mi_be_d1_reg_n_0_[57]\,
      R => '0'
    );
\mi_be_d1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[58]\,
      Q => \mi_be_d1_reg_n_0_[58]\,
      R => '0'
    );
\mi_be_d1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[59]\,
      Q => \mi_be_d1_reg_n_0_[59]\,
      R => '0'
    );
\mi_be_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[5]\,
      Q => \mi_be_d1_reg_n_0_[5]\,
      R => '0'
    );
\mi_be_d1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[60]\,
      Q => \mi_be_d1_reg_n_0_[60]\,
      R => '0'
    );
\mi_be_d1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[61]\,
      Q => \mi_be_d1_reg_n_0_[61]\,
      R => '0'
    );
\mi_be_d1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[62]\,
      Q => \mi_be_d1_reg_n_0_[62]\,
      R => '0'
    );
\mi_be_d1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[63]\,
      Q => \mi_be_d1_reg_n_0_[63]\,
      R => '0'
    );
\mi_be_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[6]\,
      Q => \mi_be_d1_reg_n_0_[6]\,
      R => '0'
    );
\mi_be_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[7]\,
      Q => \mi_be_d1_reg_n_0_[7]\,
      R => '0'
    );
\mi_be_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[8]\,
      Q => \mi_be_d1_reg_n_0_[8]\,
      R => '0'
    );
\mi_be_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_be_reg_n_0_[9]\,
      Q => \mi_be_d1_reg_n_0_[9]\,
      R => '0'
    );
\mi_be_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[0]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[0]\,
      R => '0'
    );
\mi_be_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[0]_i_4_n_0\,
      I1 => \mi_be[0]_i_5_n_0\,
      O => \mi_be_reg[0]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[10]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[10]\,
      R => '0'
    );
\mi_be_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[10]_i_2_n_0\,
      I1 => \mi_be[10]_i_3_n_0\,
      O => \mi_be_reg[10]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[11]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[11]\,
      R => '0'
    );
\mi_be_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[11]_i_5_n_0\,
      I1 => \mi_be[11]_i_6_n_0\,
      O => \mi_be_reg[11]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[12]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[12]\,
      R => '0'
    );
\mi_be_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[12]_i_2_n_0\,
      I1 => \mi_be[12]_i_3_n_0\,
      O => \mi_be_reg[12]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[13]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[13]\,
      R => '0'
    );
\mi_be_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[13]_i_2_n_0\,
      I1 => \mi_be[13]_i_3_n_0\,
      O => \mi_be_reg[13]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[14]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[14]\,
      R => '0'
    );
\mi_be_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[14]_i_2_n_0\,
      I1 => \mi_be[14]_i_3_n_0\,
      O => \mi_be_reg[14]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[15]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[15]\,
      R => '0'
    );
\mi_be_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[15]_i_6_n_0\,
      I1 => \mi_be[15]_i_7_n_0\,
      O => \mi_be_reg[15]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[16]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[16]\,
      R => '0'
    );
\mi_be_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[16]_i_2_n_0\,
      I1 => \mi_be[16]_i_3_n_0\,
      O => \mi_be_reg[16]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[17]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[17]\,
      R => '0'
    );
\mi_be_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[17]_i_2_n_0\,
      I1 => \mi_be[17]_i_3_n_0\,
      O => \mi_be_reg[17]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[18]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[18]\,
      R => '0'
    );
\mi_be_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[18]_i_2_n_0\,
      I1 => \mi_be[18]_i_3_n_0\,
      O => \mi_be_reg[18]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[19]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[19]\,
      R => '0'
    );
\mi_be_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[1]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[1]\,
      R => '0'
    );
\mi_be_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[20]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[20]\,
      R => '0'
    );
\mi_be_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[20]_i_4_n_0\,
      I1 => \mi_be[20]_i_5_n_0\,
      O => \mi_be_reg[20]_i_3_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[21]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[21]\,
      R => '0'
    );
\mi_be_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[21]_i_4_n_0\,
      I1 => \mi_be[21]_i_5_n_0\,
      O => \mi_be_reg[21]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[22]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[22]\,
      R => '0'
    );
\mi_be_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[22]_i_4_n_0\,
      I1 => \mi_be[22]_i_5_n_0\,
      O => \mi_be_reg[22]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[23]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[23]\,
      R => '0'
    );
\mi_be_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[23]_i_5_n_0\,
      I1 => \mi_be[23]_i_6_n_0\,
      O => \mi_be_reg[23]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[24]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[24]\,
      R => '0'
    );
\mi_be_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[24]_i_2_n_0\,
      I1 => \mi_be[24]_i_3_n_0\,
      O => \mi_be_reg[24]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[25]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[25]\,
      R => '0'
    );
\mi_be_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[25]_i_2_n_0\,
      I1 => \mi_be[25]_i_3_n_0\,
      O => \mi_be_reg[25]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[26]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[26]\,
      R => '0'
    );
\mi_be_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[26]_i_5_n_0\,
      I1 => \mi_be[26]_i_6_n_0\,
      O => \mi_be_reg[26]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[27]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[27]\,
      R => '0'
    );
\mi_be_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[27]_i_2_n_0\,
      I1 => \mi_be[27]_i_3_n_0\,
      O => \mi_be_reg[27]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[28]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[28]\,
      R => '0'
    );
\mi_be_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[29]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[29]\,
      R => '0'
    );
\mi_be_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[29]_i_2_n_0\,
      I1 => \mi_be[29]_i_3_n_0\,
      O => \mi_be_reg[29]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[2]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[2]\,
      R => '0'
    );
\mi_be_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[2]_i_2_n_0\,
      I1 => \mi_be[2]_i_3_n_0\,
      O => \mi_be_reg[2]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[30]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[30]\,
      R => '0'
    );
\mi_be_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[30]_i_6_n_0\,
      I1 => \mi_be[30]_i_7_n_0\,
      O => \mi_be_reg[30]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[31]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[31]\,
      R => '0'
    );
\mi_be_reg[31]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[31]_i_2_n_0\,
      I1 => \mi_be[31]_i_3_n_0\,
      O => \mi_be_reg[31]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[32]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[32]\,
      R => '0'
    );
\mi_be_reg[32]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[32]_i_2_n_0\,
      I1 => \mi_be[32]_i_3_n_0\,
      O => \mi_be_reg[32]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[33]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[33]\,
      R => '0'
    );
\mi_be_reg[33]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[33]_i_2_n_0\,
      I1 => \mi_be[33]_i_3_n_0\,
      O => \mi_be_reg[33]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[34]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[34]\,
      R => '0'
    );
\mi_be_reg[34]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[34]_i_4_n_0\,
      I1 => \mi_be[34]_i_5_n_0\,
      O => \mi_be_reg[34]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[35]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[35]\,
      R => '0'
    );
\mi_be_reg[35]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[35]_i_5_n_0\,
      I1 => \mi_be[35]_i_6_n_0\,
      O => \mi_be_reg[35]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[36]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[36]\,
      R => '0'
    );
\mi_be_reg[36]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[36]_i_2_n_0\,
      I1 => \mi_be[36]_i_3_n_0\,
      O => \mi_be_reg[36]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[37]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[37]\,
      R => '0'
    );
\mi_be_reg[37]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[37]_i_2_n_0\,
      I1 => \mi_be[37]_i_3_n_0\,
      O => \mi_be_reg[37]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[38]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[38]\,
      R => '0'
    );
\mi_be_reg[38]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[38]_i_4_n_0\,
      I1 => \mi_be[38]_i_5_n_0\,
      O => \mi_be_reg[38]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[39]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[39]\,
      R => '0'
    );
\mi_be_reg[39]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[39]_i_5_n_0\,
      I1 => \mi_be[39]_i_6_n_0\,
      O => \mi_be_reg[39]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[3]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[3]\,
      R => '0'
    );
\mi_be_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[3]_i_2_n_0\,
      I1 => \mi_be[3]_i_3_n_0\,
      O => \mi_be_reg[3]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[40]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[40]\,
      R => '0'
    );
\mi_be_reg[40]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[40]_i_4_n_0\,
      I1 => \mi_be[40]_i_5_n_0\,
      O => \mi_be_reg[40]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[41]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[41]\,
      R => '0'
    );
\mi_be_reg[41]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[41]_i_4_n_0\,
      I1 => \mi_be[41]_i_5_n_0\,
      O => \mi_be_reg[41]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[42]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[42]\,
      R => '0'
    );
\mi_be_reg[42]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[42]_i_4_n_0\,
      I1 => \mi_be[42]_i_5_n_0\,
      O => \mi_be_reg[42]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[43]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[43]\,
      R => '0'
    );
\mi_be_reg[43]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[43]_i_5_n_0\,
      I1 => \mi_be[43]_i_6_n_0\,
      O => \mi_be_reg[43]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[44]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[44]\,
      R => '0'
    );
\mi_be_reg[44]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[44]_i_2_n_0\,
      I1 => \mi_be[44]_i_3_n_0\,
      O => \mi_be_reg[44]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[45]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[45]\,
      R => '0'
    );
\mi_be_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[46]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[46]\,
      R => '0'
    );
\mi_be_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[47]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[47]\,
      R => '0'
    );
\mi_be_reg[47]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[47]_i_2_n_0\,
      I1 => \mi_be[47]_i_3_n_0\,
      O => \mi_be_reg[47]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[48]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[48]\,
      R => '0'
    );
\mi_be_reg[48]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[48]_i_4_n_0\,
      I1 => \mi_be[48]_i_5_n_0\,
      O => \mi_be_reg[48]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[49]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[49]\,
      R => '0'
    );
\mi_be_reg[49]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[49]_i_4_n_0\,
      I1 => \mi_be[49]_i_5_n_0\,
      O => \mi_be_reg[49]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[4]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[4]\,
      R => '0'
    );
\mi_be_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[4]_i_2_n_0\,
      I1 => \mi_be[4]_i_3_n_0\,
      O => \mi_be_reg[4]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[50]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[50]\,
      R => '0'
    );
\mi_be_reg[50]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[50]_i_5_n_0\,
      I1 => \mi_be[50]_i_6_n_0\,
      O => \mi_be_reg[50]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[51]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[51]\,
      R => '0'
    );
\mi_be_reg[51]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[51]_i_2_n_0\,
      I1 => \mi_be[51]_i_3_n_0\,
      O => \mi_be_reg[51]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[52]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[52]\,
      R => '0'
    );
\mi_be_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[53]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[53]\,
      R => '0'
    );
\mi_be_reg[53]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[53]_i_2_n_0\,
      I1 => \mi_be[53]_i_3_n_0\,
      O => \mi_be_reg[53]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[54]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[54]\,
      R => '0'
    );
\mi_be_reg[54]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[54]_i_4_n_0\,
      I1 => \mi_be[54]_i_5_n_0\,
      O => \mi_be_reg[54]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[55]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[55]\,
      R => '0'
    );
\mi_be_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[56]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[56]\,
      R => '0'
    );
\mi_be_reg[56]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[56]_i_4_n_0\,
      I1 => \mi_be[56]_i_5_n_0\,
      O => \mi_be_reg[56]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[57]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[57]\,
      R => '0'
    );
\mi_be_reg[57]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[57]_i_4_n_0\,
      I1 => \mi_be[57]_i_5_n_0\,
      O => \mi_be_reg[57]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[58]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[58]\,
      R => '0'
    );
\mi_be_reg[58]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[58]_i_5_n_0\,
      I1 => \mi_be[58]_i_6_n_0\,
      O => \mi_be_reg[58]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[59]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[59]\,
      R => '0'
    );
\mi_be_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[5]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[5]\,
      R => '0'
    );
\mi_be_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[5]_i_2_n_0\,
      I1 => \mi_be[5]_i_3_n_0\,
      O => \mi_be_reg[5]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[60]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[60]\,
      R => '0'
    );
\mi_be_reg[60]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[60]_i_4_n_0\,
      I1 => \mi_be[60]_i_5_n_0\,
      O => \mi_be_reg[60]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[61]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[61]\,
      R => '0'
    );
\mi_be_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[62]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[62]\,
      R => '0'
    );
\mi_be_reg[62]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[62]_i_4_n_0\,
      I1 => \mi_be[62]_i_5_n_0\,
      O => \mi_be_reg[62]_i_2_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[63]_i_2_n_0\,
      Q => \mi_be_reg_n_0_[63]\,
      R => '0'
    );
\mi_be_reg[63]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[63]_i_7_n_0\,
      I1 => \mi_be[63]_i_8_n_0\,
      O => \mi_be_reg[63]_i_3_n_0\,
      S => \^mi_last\
    );
\mi_be_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[6]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[6]\,
      R => '0'
    );
\mi_be_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[6]_i_2_n_0\,
      I1 => \mi_be[6]_i_3_n_0\,
      O => \mi_be_reg[6]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[7]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[7]\,
      R => '0'
    );
\mi_be_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[7]_i_2_n_0\,
      I1 => \mi_be[7]_i_3_n_0\,
      O => \mi_be_reg[7]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[8]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[8]\,
      R => '0'
    );
\mi_be_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[9]_i_1_n_0\,
      Q => \mi_be_reg_n_0_[9]\,
      R => '0'
    );
\mi_buf[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mi_buf_addr(6),
      O => \mi_buf[0]_i_1_n_0\
    );
\mi_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mi_buf_addr(6),
      I1 => mi_buf_addr(7),
      O => \mi_buf[1]_i_1_n_0\
    );
\mi_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \^mi_last\,
      I1 => load_mi_d1,
      I2 => load_mi_d2,
      I3 => m_axi_wready,
      I4 => \^m_axi_wvalid_i_reg_0\,
      O => mi_buf0
    );
\mi_buf[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mi_buf_addr(6),
      I1 => mi_buf_addr(7),
      I2 => mi_buf_addr(8),
      O => \mi_buf[2]_i_2_n_0\
    );
\mi_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_buf0,
      D => \mi_buf[0]_i_1_n_0\,
      Q => mi_buf_addr(6),
      R => \^m_fifo_rst\
    );
\mi_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_buf0,
      D => \mi_buf[1]_i_1_n_0\,
      Q => mi_buf_addr(7),
      R => \^m_fifo_rst\
    );
\mi_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_buf0,
      D => \mi_buf[2]_i_2_n_0\,
      Q => mi_buf_addr(8),
      R => \^m_fifo_rst\
    );
\mi_burst[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_burst(0),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^goreg_dm.dout_i_reg[23]\(0),
      O => \mi_burst[0]_i_1_n_0\
    );
\mi_burst[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80000FFFFFFFF"
    )
        port map (
      I0 => \^m_axi_wvalid_i_reg_0\,
      I1 => m_axi_wready,
      I2 => load_mi_d2,
      I3 => load_mi_d1,
      I4 => \^mi_last\,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => mi_wrap_be_next
    );
\mi_burst[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_burst(1),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^goreg_dm.dout_i_reg[23]\(1),
      O => \mi_burst[1]_i_2_n_0\
    );
\mi_burst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_burst[0]_i_1_n_0\,
      Q => \mi_burst_reg_n_0_[0]\,
      R => '0'
    );
\mi_burst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_burst[1]_i_2_n_0\,
      Q => \mi_burst_reg_n_0_[1]\,
      R => '0'
    );
mi_first_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => load_mi_d1,
      I2 => load_mi_d2,
      I3 => m_axi_wready,
      I4 => \^m_axi_wvalid_i_reg_0\,
      O => \^e\(0)
    );
mi_first_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \^mi_first\,
      Q => mi_first_d1,
      R => '0'
    );
mi_first_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => mi_first_reg_0,
      Q => \^mi_first\,
      R => '0'
    );
mi_last_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => mi_last_d1_reg_1,
      Q => \^mi_last_d1_reg_0\,
      R => \^m_fifo_rst\
    );
mi_last_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => next_valid,
      I1 => mi_last_i_5_n_0,
      I2 => p_2_in,
      I3 => p_3_in,
      I4 => \next_mi_len_reg_n_0_[0]\,
      I5 => \next_mi_len_reg_n_0_[1]\,
      O => next_valid_reg_0
    );
mi_last_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \mi_wcnt__0\(1),
      I1 => \mi_wcnt__0\(0),
      I2 => \mi_wcnt__0\(2),
      I3 => \mi_wcnt__0\(3),
      I4 => mi_last_i_6_n_0,
      O => \mi_wcnt_reg[1]_0\
    );
mi_last_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \mi_wrap_be_next[59]_i_7_n_0\,
      I1 => \^d\(6),
      I2 => \^d\(4),
      I3 => \^d\(0),
      I4 => \^d\(5),
      I5 => \^d\(7),
      O => \goreg_dm.dout_i_reg[33]\
    );
mi_last_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[5]\,
      I1 => \next_mi_len_reg_n_0_[4]\,
      I2 => \next_mi_len_reg_n_0_[6]\,
      I3 => \next_mi_len_reg_n_0_[7]\,
      O => mi_last_i_5_n_0
    );
mi_last_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mi_wcnt__0\(5),
      I1 => \mi_wcnt__0\(4),
      I2 => \mi_wcnt__0\(7),
      I3 => \mi_wcnt__0\(6),
      O => mi_last_i_6_n_0
    );
\mi_last_index_reg_d0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_last_index_reg(0),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => mi_last_index_reg(0),
      O => \mi_last_index_reg_d0[0]_i_1_n_0\
    );
\mi_last_index_reg_d0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_last_index_reg(1),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => mi_last_index_reg(1),
      O => \mi_last_index_reg_d0[1]_i_1_n_0\
    );
\mi_last_index_reg_d0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_last_index_reg(2),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => mi_last_index_reg(2),
      O => \mi_last_index_reg_d0[2]_i_1_n_0\
    );
\mi_last_index_reg_d0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_last_index_reg(3),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => mi_last_index_reg(3),
      O => \mi_last_index_reg_d0[3]_i_1_n_0\
    );
\mi_last_index_reg_d0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_last_index_reg(4),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => mi_last_index_reg(4),
      O => \mi_last_index_reg_d0[4]_i_1_n_0\
    );
\mi_last_index_reg_d0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_last_index_reg(5),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => mi_last_index_reg(5),
      O => \mi_last_index_reg_d0[5]_i_1_n_0\
    );
\mi_last_index_reg_d0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_last_index_reg_d0[0]_i_1_n_0\,
      Q => \mi_last_index_reg_d0_reg_n_0_[0]\,
      R => '0'
    );
\mi_last_index_reg_d0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_last_index_reg_d0[1]_i_1_n_0\,
      Q => \mi_last_index_reg_d0_reg_n_0_[1]\,
      R => '0'
    );
\mi_last_index_reg_d0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_last_index_reg_d0[2]_i_1_n_0\,
      Q => \mi_last_index_reg_d0_reg_n_0_[2]\,
      R => '0'
    );
\mi_last_index_reg_d0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_last_index_reg_d0[3]_i_1_n_0\,
      Q => \mi_last_index_reg_d0_reg_n_0_[3]\,
      R => '0'
    );
\mi_last_index_reg_d0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_last_index_reg_d0[4]_i_1_n_0\,
      Q => \mi_last_index_reg_d0_reg_n_0_[4]\,
      R => '0'
    );
\mi_last_index_reg_d0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_last_index_reg_d0[5]_i_1_n_0\,
      Q => \mi_last_index_reg_d0_reg_n_0_[5]\,
      R => '0'
    );
\mi_last_index_reg_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_last_index_reg_d0_reg_n_0_[0]\,
      Q => index(0),
      R => '0'
    );
\mi_last_index_reg_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_last_index_reg_d0_reg_n_0_[1]\,
      Q => index(1),
      R => '0'
    );
\mi_last_index_reg_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_last_index_reg_d0_reg_n_0_[2]\,
      Q => index(2),
      R => '0'
    );
\mi_last_index_reg_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_last_index_reg_d0_reg_n_0_[3]\,
      Q => index(3),
      R => '0'
    );
\mi_last_index_reg_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_last_index_reg_d0_reg_n_0_[4]\,
      Q => index(4),
      R => '0'
    );
\mi_last_index_reg_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_last_index_reg_d0_reg_n_0_[5]\,
      Q => index(5),
      R => '0'
    );
mi_last_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => mi_last_reg_0,
      Q => \^mi_last\,
      R => \^m_fifo_rst\
    );
\mi_ptr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF880F0000"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[6]\,
      I1 => \mi_ptr[0]_i_2_n_0\,
      I2 => mi_buf_addr(0),
      I3 => \^mi_last\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_ptr[0]_i_3_n_0\,
      O => \mi_ptr[0]_i_1_n_0\
    );
\mi_ptr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3000CC88"
    )
        port map (
      I0 => p_2_in,
      I1 => size(2),
      I2 => p_3_in,
      I3 => size(1),
      I4 => size(0),
      O => \mi_ptr[0]_i_2_n_0\
    );
\mi_ptr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2088008820800080"
    )
        port map (
      I0 => \^m_axi_awaddr\(6),
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^d\(3),
      I5 => \^d\(2),
      O => \mi_ptr[0]_i_3_n_0\
    );
\mi_ptr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \mi_ptr[1]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => mi_buf_addr(0),
      I3 => mi_buf_addr(1),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_ptr[1]_i_3_n_0\,
      O => \mi_ptr[1]_i_1_n_0\
    );
\mi_ptr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[7]\,
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => size(1),
      I3 => p_3_in,
      I4 => size(2),
      I5 => size(0),
      O => \mi_ptr[1]_i_2_n_0\
    );
\mi_ptr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0000000800080"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^m_axi_awaddr\(7),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^d\(1),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_ptr[1]_i_3_n_0\
    );
\mi_ptr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444000"
    )
        port map (
      I0 => \^mi_last\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => mi_buf_addr(0),
      I3 => mi_buf_addr(1),
      I4 => mi_buf_addr(2),
      O => \mi_ptr[2]_i_1_n_0\
    );
\mi_ptr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444440000000"
    )
        port map (
      I0 => \^mi_last\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => mi_buf_addr(1),
      I3 => mi_buf_addr(0),
      I4 => mi_buf_addr(2),
      I5 => mi_buf_addr(3),
      O => \mi_ptr[3]_i_1_n_0\
    );
\mi_ptr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \mi_ptr[4]_i_2_n_0\,
      I1 => mi_buf_addr(2),
      I2 => mi_buf_addr(0),
      I3 => mi_buf_addr(1),
      I4 => mi_buf_addr(3),
      I5 => mi_buf_addr(4),
      O => \mi_ptr[4]_i_1_n_0\
    );
\mi_ptr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^mi_last\,
      O => \mi_ptr[4]_i_2_n_0\
    );
\mi_ptr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0DD"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[23]\(1),
      I1 => \^goreg_dm.dout_i_reg[23]\(0),
      I2 => \mi_ptr[5]_i_4_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_ptr[5]_i_1_n_0\
    );
\mi_ptr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF4445FFFF"
    )
        port map (
      I0 => \^m_axi_wvalid_i_reg_1\,
      I1 => \mi_be_reg_n_0_[63]\,
      I2 => \mi_burst_reg_n_0_[1]\,
      I3 => \mi_burst_reg_n_0_[0]\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \^mi_last\,
      O => \mi_ptr[5]_i_2_n_0\
    );
\mi_ptr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444000"
    )
        port map (
      I0 => \^mi_last\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => mi_buf_addr(4),
      I3 => \mi_ptr[5]_i_5_n_0\,
      I4 => mi_buf_addr(5),
      O => \mi_ptr[5]_i_3_n_0\
    );
\mi_ptr[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0F00"
    )
        port map (
      I0 => next_mi_burst(1),
      I1 => next_mi_burst(0),
      I2 => \^m_axi_wvalid_i_reg_1\,
      I3 => \mi_be[61]_i_8_n_0\,
      I4 => \^mi_last\,
      O => \mi_ptr[5]_i_4_n_0\
    );
\mi_ptr[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mi_buf_addr(2),
      I1 => mi_buf_addr(0),
      I2 => mi_buf_addr(1),
      I3 => mi_buf_addr(3),
      O => \mi_ptr[5]_i_5_n_0\
    );
\mi_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_ptr[5]_i_2_n_0\,
      D => \mi_ptr[0]_i_1_n_0\,
      Q => mi_buf_addr(0),
      R => \mi_ptr[5]_i_1_n_0\
    );
\mi_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_ptr[5]_i_2_n_0\,
      D => \mi_ptr[1]_i_1_n_0\,
      Q => mi_buf_addr(1),
      R => \mi_ptr[5]_i_1_n_0\
    );
\mi_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_ptr[5]_i_2_n_0\,
      D => \mi_ptr[2]_i_1_n_0\,
      Q => mi_buf_addr(2),
      R => \mi_ptr[5]_i_1_n_0\
    );
\mi_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_ptr[5]_i_2_n_0\,
      D => \mi_ptr[3]_i_1_n_0\,
      Q => mi_buf_addr(3),
      R => \mi_ptr[5]_i_1_n_0\
    );
\mi_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_ptr[5]_i_2_n_0\,
      D => \mi_ptr[4]_i_1_n_0\,
      Q => mi_buf_addr(4),
      R => \mi_ptr[5]_i_1_n_0\
    );
\mi_ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_ptr[5]_i_2_n_0\,
      D => \mi_ptr[5]_i_3_n_0\,
      Q => mi_buf_addr(5),
      R => \mi_ptr[5]_i_1_n_0\
    );
\mi_size[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => size(0),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_size[0]_i_1_n_0\
    );
\mi_size[0]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => size(0),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_size[0]_rep_i_1_n_0\
    );
\mi_size[0]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => size(0),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_size[0]_rep_i_1__0_n_0\
    );
\mi_size[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => size(1),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_size[1]_i_1_n_0\
    );
\mi_size[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => size(2),
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_size[2]_i_1_n_0\
    );
\mi_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_size[0]_i_1_n_0\,
      Q => \size__0\(0),
      R => '0'
    );
\mi_size_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_size[0]_rep_i_1_n_0\,
      Q => \mi_size_reg[0]_rep_n_0\,
      R => '0'
    );
\mi_size_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_size[0]_rep_i_1__0_n_0\,
      Q => \mi_size_reg[0]_rep__0_n_0\,
      R => '0'
    );
\mi_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_size[1]_i_1_n_0\,
      Q => \size__0\(1),
      R => '0'
    );
\mi_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_size[2]_i_1_n_0\,
      Q => \size__0\(2),
      R => '0'
    );
\mi_wcnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8B00"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[0]\,
      I1 => \^mi_last\,
      I2 => \mi_wcnt__0\(0),
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \^d\(0),
      O => \mi_wcnt[0]_i_1_n_0\
    );
\mi_wcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => \^mi_last\,
      I2 => \mi_wcnt__0\(0),
      I3 => \mi_wcnt__0\(1),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \^d\(1),
      O => \mi_wcnt[1]_i_1_n_0\
    );
\mi_wcnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => p_2_in,
      I1 => \^mi_last\,
      I2 => \mi_wcnt[2]_i_2_n_0\,
      I3 => \mi_wcnt__0\(2),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \^d\(2),
      O => \mi_wcnt[2]_i_1_n_0\
    );
\mi_wcnt[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mi_wcnt__0\(0),
      I1 => \mi_wcnt__0\(1),
      O => \mi_wcnt[2]_i_2_n_0\
    );
\mi_wcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => p_3_in,
      I1 => \^mi_last\,
      I2 => \mi_wcnt[3]_i_2_n_0\,
      I3 => \mi_wcnt__0\(3),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \^d\(3),
      O => \mi_wcnt[3]_i_1_n_0\
    );
\mi_wcnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mi_wcnt__0\(2),
      I1 => \mi_wcnt__0\(1),
      I2 => \mi_wcnt__0\(0),
      O => \mi_wcnt[3]_i_2_n_0\
    );
\mi_wcnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[4]\,
      I1 => \^mi_last\,
      I2 => \mi_wcnt[4]_i_2_n_0\,
      I3 => \mi_wcnt__0\(4),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \^d\(4),
      O => \mi_wcnt[4]_i_1_n_0\
    );
\mi_wcnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mi_wcnt__0\(3),
      I1 => \mi_wcnt__0\(0),
      I2 => \mi_wcnt__0\(1),
      I3 => \mi_wcnt__0\(2),
      O => \mi_wcnt[4]_i_2_n_0\
    );
\mi_wcnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[5]\,
      I1 => \^mi_last\,
      I2 => \mi_wcnt[5]_i_2_n_0\,
      I3 => \mi_wcnt__0\(5),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \^d\(5),
      O => \mi_wcnt[5]_i_1_n_0\
    );
\mi_wcnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mi_wcnt__0\(4),
      I1 => \mi_wcnt__0\(2),
      I2 => \mi_wcnt__0\(1),
      I3 => \mi_wcnt__0\(0),
      I4 => \mi_wcnt__0\(3),
      O => \mi_wcnt[5]_i_2_n_0\
    );
\mi_wcnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[6]\,
      I1 => \^mi_last\,
      I2 => \mi_wcnt__0\(6),
      I3 => \mi_wcnt[6]_i_2_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \^d\(6),
      O => \mi_wcnt[6]_i_1_n_0\
    );
\mi_wcnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \mi_wcnt__0\(5),
      I1 => \mi_wcnt__0\(3),
      I2 => \mi_wcnt__0\(0),
      I3 => \mi_wcnt__0\(1),
      I4 => \mi_wcnt__0\(2),
      I5 => \mi_wcnt__0\(4),
      O => \mi_wcnt[6]_i_2_n_0\
    );
\mi_wcnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55DF"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => next_valid,
      I2 => \^mi_last\,
      I3 => \^m_axi_wvalid_i_reg_1\,
      O => \mi_wcnt[7]_i_1_n_0\
    );
\mi_wcnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wcnt[7]_i_3_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^d\(7),
      O => \mi_wcnt[7]_i_2_n_0\
    );
\mi_wcnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[7]\,
      I1 => \^mi_last\,
      I2 => \mi_wcnt__0\(7),
      I3 => \mi_wcnt__0\(6),
      I4 => \mi_wcnt[6]_i_2_n_0\,
      O => \mi_wcnt[7]_i_3_n_0\
    );
\mi_wcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[0]_i_1_n_0\,
      Q => \mi_wcnt__0\(0),
      R => '0'
    );
\mi_wcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[1]_i_1_n_0\,
      Q => \mi_wcnt__0\(1),
      R => '0'
    );
\mi_wcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[2]_i_1_n_0\,
      Q => \mi_wcnt__0\(2),
      R => '0'
    );
\mi_wcnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[3]_i_1_n_0\,
      Q => \mi_wcnt__0\(3),
      R => '0'
    );
\mi_wcnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[4]_i_1_n_0\,
      Q => \mi_wcnt__0\(4),
      R => '0'
    );
\mi_wcnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[5]_i_1_n_0\,
      Q => \mi_wcnt__0\(5),
      R => '0'
    );
\mi_wcnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[6]_i_1_n_0\,
      Q => \mi_wcnt__0\(6),
      R => '0'
    );
\mi_wcnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[7]_i_2_n_0\,
      Q => \mi_wcnt__0\(7),
      R => '0'
    );
\mi_wrap_be_next[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAAAAAF"
    )
        port map (
      I0 => \mi_wrap_be_next[1]_i_3_n_0\,
      I1 => \mi_wrap_be_next[0]_i_2_n_0\,
      I2 => \mi_wrap_be_next[48]_i_4_n_0\,
      I3 => \mi_wrap_be_next[0]_i_3_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[0]_i_1_n_0\
    );
\mi_wrap_be_next[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABBBAB"
    )
        port map (
      I0 => \mi_wrap_be_next[1]_i_2_n_0\,
      I1 => \mi_wrap_be_next[38]_i_5_n_0\,
      I2 => \mi_wrap_be_next[0]_i_4_n_0\,
      I3 => p_3_in,
      I4 => \mi_wrap_be_next[0]_i_5_n_0\,
      I5 => \mi_wrap_be_next[2]_i_2_n_0\,
      O => \mi_wrap_be_next[0]_i_2_n_0\
    );
\mi_wrap_be_next[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F1F1F3F3F0F1"
    )
        port map (
      I0 => \mi_wrap_be_next[0]_i_6_n_0\,
      I1 => \^d\(3),
      I2 => \mi_wrap_be_next[0]_i_7_n_0\,
      I3 => \mi_wrap_be_next[59]_i_7_n_0\,
      I4 => \^m_axi_awaddr\(3),
      I5 => \mi_wrap_be_next[0]_i_8_n_0\,
      O => \mi_wrap_be_next[0]_i_3_n_0\
    );
\mi_wrap_be_next[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F5FFFFF1F0"
    )
        port map (
      I0 => p_2_in,
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_0_in(2),
      I3 => p_0_in(0),
      I4 => \mi_wrap_be_next[0]_i_5_n_0\,
      I5 => p_0_in(1),
      O => \mi_wrap_be_next[0]_i_4_n_0\
    );
\mi_wrap_be_next[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      O => \mi_wrap_be_next[0]_i_5_n_0\
    );
\mi_wrap_be_next[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(2),
      I2 => \^m_axi_awaddr\(2),
      O => \mi_wrap_be_next[0]_i_6_n_0\
    );
\mi_wrap_be_next[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[0]_i_7_n_0\
    );
\mi_wrap_be_next[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(2),
      O => \mi_wrap_be_next[0]_i_8_n_0\
    );
\mi_wrap_be_next[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD0000000D"
    )
        port map (
      I0 => \mi_wrap_be_next[15]_i_3_n_0\,
      I1 => \mi_wrap_be_next[10]_i_2_n_0\,
      I2 => size(0),
      I3 => size(2),
      I4 => \mi_wrap_be_next[10]_i_3_n_0\,
      I5 => \mi_wrap_be_next[15]_i_2_n_0\,
      O => \mi_wrap_be_next[10]_i_1_n_0\
    );
\mi_wrap_be_next[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203000000000000"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \mi_wrap_be_next[55]_i_5_n_0\,
      I2 => \^d\(3),
      I3 => \mi_wrap_be_next[10]_i_4_n_0\,
      I4 => \mi_wrap_be_next[13]_i_6_n_0\,
      I5 => \mi_wrap_be_next[26]_i_3_n_0\,
      O => \mi_wrap_be_next[10]_i_2_n_0\
    );
\mi_wrap_be_next[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF55FC"
    )
        port map (
      I0 => \mi_wrap_be_next[10]_i_5_n_0\,
      I1 => \mi_wrap_be_next[10]_i_6_n_0\,
      I2 => \mi_wrap_be_next[10]_i_7_n_0\,
      I3 => size(1),
      I4 => p_3_in,
      I5 => \mi_wrap_be_next[29]_i_4_n_0\,
      O => \mi_wrap_be_next[10]_i_3_n_0\
    );
\mi_wrap_be_next[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(1),
      O => \mi_wrap_be_next[10]_i_4_n_0\
    );
\mi_wrap_be_next[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      O => \mi_wrap_be_next[10]_i_5_n_0\
    );
\mi_wrap_be_next[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(2),
      O => \mi_wrap_be_next[10]_i_6_n_0\
    );
\mi_wrap_be_next[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      O => \mi_wrap_be_next[10]_i_7_n_0\
    );
\mi_wrap_be_next[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0E0F0F0"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^d\(1),
      I4 => \^m_axi_awaddr\(5),
      I5 => \mi_wrap_be_next[11]_i_4_n_0\,
      O => \mi_wrap_be_next[11]_i_2_n_0\
    );
\mi_wrap_be_next[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFF08080808"
    )
        port map (
      I0 => \mi_wrap_be_next[11]_i_5_n_0\,
      I1 => size(1),
      I2 => size(0),
      I3 => p_0_in(4),
      I4 => \next_mi_len_reg_n_0_[1]\,
      I5 => size(2),
      O => \mi_wrap_be_next[11]_i_3_n_0\
    );
\mi_wrap_be_next[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \mi_wrap_be_next[13]_i_6_n_0\,
      I3 => \^d\(3),
      I4 => \^d\(2),
      I5 => \^d\(1),
      O => \mi_wrap_be_next[11]_i_4_n_0\
    );
\mi_wrap_be_next[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => p_2_in,
      I2 => p_3_in,
      I3 => p_0_in(4),
      I4 => p_0_in(3),
      I5 => p_0_in(2),
      O => \mi_wrap_be_next[11]_i_5_n_0\
    );
\mi_wrap_be_next[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00E0"
    )
        port map (
      I0 => \mi_wrap_be_next[13]_i_2_n_0\,
      I1 => \mi_wrap_be_next[60]_i_4_n_0\,
      I2 => \mi_wrap_be_next[52]_i_3_n_0\,
      I3 => \mi_wrap_be_next[13]_i_3_n_0\,
      I4 => \mi_wrap_be_next[15]_i_2_n_0\,
      I5 => \mi_wrap_be_next[12]_i_2_n_0\,
      O => \mi_wrap_be_next[12]_i_1_n_0\
    );
\mi_wrap_be_next[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A2A2A2A00"
    )
        port map (
      I0 => \mi_wrap_be_next[15]_i_3_n_0\,
      I1 => \mi_wrap_be_next[20]_i_4_n_0\,
      I2 => \mi_wrap_be_next[12]_i_3_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \mi_wrap_be_next[13]_i_5_n_0\,
      O => \mi_wrap_be_next[12]_i_2_n_0\
    );
\mi_wrap_be_next[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(4),
      I3 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[12]_i_3_n_0\
    );
\mi_wrap_be_next[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F200F200F2"
    )
        port map (
      I0 => \mi_wrap_be_next[13]_i_2_n_0\,
      I1 => \mi_wrap_be_next[13]_i_3_n_0\,
      I2 => \mi_wrap_be_next[15]_i_2_n_0\,
      I3 => \mi_wrap_be_next[13]_i_4_n_0\,
      I4 => \mi_wrap_be_next[15]_i_3_n_0\,
      I5 => \mi_wrap_be_next[13]_i_5_n_0\,
      O => \mi_wrap_be_next[13]_i_1_n_0\
    );
\mi_wrap_be_next[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_2_in,
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => size(0),
      I3 => p_3_in,
      O => \mi_wrap_be_next[13]_i_2_n_0\
    );
\mi_wrap_be_next[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      O => \mi_wrap_be_next[13]_i_3_n_0\
    );
\mi_wrap_be_next[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => size(1),
      I1 => size(2),
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_wrap_be_next[13]_i_4_n_0\
    );
\mi_wrap_be_next[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \mi_wrap_be_next[13]_i_6_n_0\,
      I3 => \^d\(3),
      I4 => \^d\(2),
      I5 => \^d\(1),
      O => \mi_wrap_be_next[13]_i_5_n_0\
    );
\mi_wrap_be_next[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[13]_i_6_n_0\
    );
\mi_wrap_be_next[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2000000F2F2F2F2"
    )
        port map (
      I0 => \mi_wrap_be_next[62]_i_2_n_0\,
      I1 => \mi_wrap_be_next[14]_i_2_n_0\,
      I2 => \mi_wrap_be_next[15]_i_2_n_0\,
      I3 => \mi_wrap_be_next[62]_i_6_n_0\,
      I4 => \mi_wrap_be_next[14]_i_3_n_0\,
      I5 => \mi_wrap_be_next[15]_i_3_n_0\,
      O => \mi_wrap_be_next[14]_i_1_n_0\
    );
\mi_wrap_be_next[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      O => \mi_wrap_be_next[14]_i_2_n_0\
    );
\mi_wrap_be_next[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(1),
      O => \mi_wrap_be_next[14]_i_3_n_0\
    );
\mi_wrap_be_next[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_wrap_be_next[15]_i_2_n_0\,
      I1 => \mi_wrap_be_next[15]_i_3_n_0\,
      O => \mi_wrap_be_next[15]_i_1_n_0\
    );
\mi_wrap_be_next[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0F0F0FFFFFFFF"
    )
        port map (
      I0 => size(1),
      I1 => size(0),
      I2 => size(2),
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => p_0_in(4),
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[15]_i_2_n_0\
    );
\mi_wrap_be_next[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055015500550055"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^d\(1),
      I5 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[15]_i_3_n_0\
    );
\mi_wrap_be_next[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A888A8888888"
    )
        port map (
      I0 => \mi_wrap_be_next[16]_i_2_n_0\,
      I1 => \mi_wrap_be_next[19]_i_2_n_0\,
      I2 => \mi_wrap_be_next[16]_i_3_n_0\,
      I3 => \mi_wrap_be_next[52]_i_3_n_0\,
      I4 => \mi_wrap_be_next[16]_i_4_n_0\,
      I5 => \mi_wrap_be_next[16]_i_5_n_0\,
      O => \mi_wrap_be_next[16]_i_1_n_0\
    );
\mi_wrap_be_next[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF0EECC"
    )
        port map (
      I0 => \mi_wrap_be_next[17]_i_6_n_0\,
      I1 => \mi_wrap_be_next[16]_i_6_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[16]_i_2_n_0\
    );
\mi_wrap_be_next[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      O => \mi_wrap_be_next[16]_i_3_n_0\
    );
\mi_wrap_be_next[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5510551155105510"
    )
        port map (
      I0 => size(0),
      I1 => p_0_in(2),
      I2 => p_2_in,
      I3 => p_3_in,
      I4 => p_0_in(1),
      I5 => \mi_wrap_be_next[20]_i_6_n_0\,
      O => \mi_wrap_be_next[16]_i_4_n_0\
    );
\mi_wrap_be_next[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA000000EF00"
    )
        port map (
      I0 => p_2_in,
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_0_in(1),
      I3 => size(0),
      I4 => p_3_in,
      I5 => p_0_in(2),
      O => \mi_wrap_be_next[16]_i_5_n_0\
    );
\mi_wrap_be_next[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABABAAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[19]_i_3_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^d\(3),
      I4 => \mi_wrap_be_next[29]_i_5_n_0\,
      I5 => \mi_wrap_be_next[16]_i_7_n_0\,
      O => \mi_wrap_be_next[16]_i_6_n_0\
    );
\mi_wrap_be_next[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFAFAEAEAEAFA"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \mi_wrap_be_next[20]_i_3_n_0\,
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(2),
      I5 => \^d\(1),
      O => \mi_wrap_be_next[16]_i_7_n_0\
    );
\mi_wrap_be_next[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8AAA"
    )
        port map (
      I0 => \mi_wrap_be_next[17]_i_2_n_0\,
      I1 => \mi_wrap_be_next[17]_i_3_n_0\,
      I2 => \mi_wrap_be_next[17]_i_4_n_0\,
      I3 => size(0),
      I4 => \mi_wrap_be_next[62]_i_4_n_0\,
      I5 => \mi_wrap_be_next[17]_i_5_n_0\,
      O => \mi_wrap_be_next[17]_i_1_n_0\
    );
\mi_wrap_be_next[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBAAAAAAAAAAAA"
    )
        port map (
      I0 => size(0),
      I1 => p_0_in(2),
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => \mi_wrap_be_next[51]_i_4_n_0\,
      I4 => \mi_wrap_be_next[16]_i_3_n_0\,
      I5 => size(1),
      O => \mi_wrap_be_next[17]_i_2_n_0\
    );
\mi_wrap_be_next[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF230000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_2_in,
      I4 => \mi_wrap_be_next[16]_i_3_n_0\,
      I5 => \mi_wrap_be_next[24]_i_5_n_0\,
      O => \mi_wrap_be_next[17]_i_3_n_0\
    );
\mi_wrap_be_next[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555555555555"
    )
        port map (
      I0 => size(2),
      I1 => p_2_in,
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(4),
      I4 => p_0_in(3),
      I5 => size(1),
      O => \mi_wrap_be_next[17]_i_4_n_0\
    );
\mi_wrap_be_next[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A2A00200A2A0A2A"
    )
        port map (
      I0 => \mi_wrap_be_next[62]_i_7_n_0\,
      I1 => \mi_wrap_be_next[18]_i_8_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \mi_wrap_be_next[17]_i_6_n_0\,
      I4 => \mi_wrap_be_next[19]_i_5_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[17]_i_5_n_0\
    );
\mi_wrap_be_next[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505010005050101"
    )
        port map (
      I0 => \mi_wrap_be_next[17]_i_7_n_0\,
      I1 => \^m_axi_awaddr\(3),
      I2 => \mi_wrap_be_next[29]_i_5_n_0\,
      I3 => \^d\(1),
      I4 => \^d\(2),
      I5 => \^m_axi_awaddr\(2),
      O => \mi_wrap_be_next[17]_i_6_n_0\
    );
\mi_wrap_be_next[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[17]_i_7_n_0\
    );
\mi_wrap_be_next[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF020000FF02FF02"
    )
        port map (
      I0 => \mi_wrap_be_next[18]_i_2_n_0\,
      I1 => \mi_wrap_be_next[18]_i_3_n_0\,
      I2 => \mi_wrap_be_next[18]_i_4_n_0\,
      I3 => \mi_wrap_be_next[62]_i_4_n_0\,
      I4 => \mi_wrap_be_next[18]_i_5_n_0\,
      I5 => \mi_wrap_be_next[62]_i_7_n_0\,
      O => \mi_wrap_be_next[18]_i_1_n_0\
    );
\mi_wrap_be_next[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAEAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[17]_i_2_n_0\,
      I1 => \mi_wrap_be_next[16]_i_3_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => \mi_wrap_be_next[34]_i_4_n_0\,
      O => \mi_wrap_be_next[18]_i_2_n_0\
    );
\mi_wrap_be_next[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF700000000"
    )
        port map (
      I0 => size(1),
      I1 => \mi_wrap_be_next[16]_i_3_n_0\,
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_2_in,
      I4 => size(2),
      I5 => size(0),
      O => \mi_wrap_be_next[18]_i_3_n_0\
    );
\mi_wrap_be_next[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => size(2),
      I1 => size(0),
      O => \mi_wrap_be_next[18]_i_4_n_0\
    );
\mi_wrap_be_next[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8000000F8F800F8"
    )
        port map (
      I0 => \mi_wrap_be_next[18]_i_6_n_0\,
      I1 => \mi_wrap_be_next[20]_i_3_n_0\,
      I2 => \mi_wrap_be_next[18]_i_7_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_wrap_be_next[18]_i_8_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_wrap_be_next[18]_i_5_n_0\
    );
\mi_wrap_be_next[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^d\(1),
      I3 => \^d\(2),
      I4 => \^m_axi_awaddr\(1),
      I5 => \^m_axi_awaddr\(2),
      O => \mi_wrap_be_next[18]_i_6_n_0\
    );
\mi_wrap_be_next[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \mi_wrap_be_next[3]_i_6_n_0\,
      I2 => \^d\(3),
      I3 => \^d\(2),
      I4 => \mi_wrap_be_next[29]_i_5_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[18]_i_7_n_0\
    );
\mi_wrap_be_next[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(5),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[18]_i_8_n_0\
    );
\mi_wrap_be_next[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA8AAA8A8A8"
    )
        port map (
      I0 => \mi_wrap_be_next[19]_i_2_n_0\,
      I1 => \mi_wrap_be_next[19]_i_3_n_0\,
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[19]_i_1_n_0\
    );
\mi_wrap_be_next[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAEAFAAABAAABA"
    )
        port map (
      I0 => \mi_wrap_be_next[30]_i_3_n_0\,
      I1 => size(0),
      I2 => size(1),
      I3 => \mi_wrap_be_next[19]_i_4_n_0\,
      I4 => \mi_wrap_be_next[29]_i_4_n_0\,
      I5 => \mi_wrap_be_next[16]_i_3_n_0\,
      O => \mi_wrap_be_next[19]_i_2_n_0\
    );
\mi_wrap_be_next[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000000FF0000"
    )
        port map (
      I0 => \mi_wrap_be_next[29]_i_5_n_0\,
      I1 => \^d\(1),
      I2 => \^d\(2),
      I3 => \mi_wrap_be_next[19]_i_5_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[19]_i_3_n_0\
    );
\mi_wrap_be_next[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2FFFFFFFF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_3_in,
      I3 => p_2_in,
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => \mi_wrap_be_next[19]_i_4_n_0\
    );
\mi_wrap_be_next[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2FFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^d\(1),
      I2 => \^d\(3),
      I3 => \^d\(2),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[19]_i_5_n_0\
    );
\mi_wrap_be_next[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next[1]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[1]_i_3_n_0\,
      O => \mi_wrap_be_next[1]_i_1_n_0\
    );
\mi_wrap_be_next[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFFFBFBFFFF0"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => p_0_in(4),
      I2 => \mi_wrap_be_next[2]_i_2_n_0\,
      I3 => \mi_wrap_be_next[3]_i_2_n_0\,
      I4 => \mi_wrap_cnt[2]_i_6_n_0\,
      I5 => \mi_wrap_be_next[1]_i_4_n_0\,
      O => \mi_wrap_be_next[1]_i_2_n_0\
    );
\mi_wrap_be_next[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFFFDFFFDF00"
    )
        port map (
      I0 => \mi_wrap_cnt[3]_i_7_n_0\,
      I1 => \^d\(1),
      I2 => \^m_axi_awaddr\(5),
      I3 => \mi_wrap_be_next[4]_i_3_n_0\,
      I4 => \mi_wrap_be_next[2]_i_8_n_0\,
      I5 => \mi_wrap_be_next[1]_i_5_n_0\,
      O => \mi_wrap_be_next[1]_i_3_n_0\
    );
\mi_wrap_be_next[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[33]_i_5_n_0\,
      I1 => p_0_in(4),
      I2 => p_3_in,
      I3 => \mi_wrap_be_next[1]_i_6_n_0\,
      I4 => \mi_wrap_be_next[59]_i_5_n_0\,
      I5 => \mi_wrap_be_next[1]_i_7_n_0\,
      O => \mi_wrap_be_next[1]_i_4_n_0\
    );
\mi_wrap_be_next[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \mi_wrap_be_next[1]_i_8_n_0\,
      I3 => \^d\(3),
      I4 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[1]_i_5_n_0\
    );
\mi_wrap_be_next[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      O => \mi_wrap_be_next[1]_i_6_n_0\
    );
\mi_wrap_be_next[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBBFFFFFFAB"
    )
        port map (
      I0 => p_3_in,
      I1 => p_2_in,
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(4),
      I4 => p_0_in(3),
      I5 => p_0_in(2),
      O => \mi_wrap_be_next[1]_i_7_n_0\
    );
\mi_wrap_be_next[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5150"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[1]_i_8_n_0\
    );
\mi_wrap_be_next[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[20]_i_2_n_0\,
      I1 => \mi_wrap_be_next[21]_i_2_n_0\,
      I2 => \^m_axi_awaddr\(2),
      I3 => \mi_wrap_be_next[20]_i_3_n_0\,
      I4 => \mi_wrap_be_next[20]_i_4_n_0\,
      I5 => \mi_wrap_be_next[62]_i_7_n_0\,
      O => \mi_wrap_be_next[20]_i_1_n_0\
    );
\mi_wrap_be_next[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[62]_i_4_n_0\,
      I1 => \mi_wrap_be_next[20]_i_5_n_0\,
      I2 => \mi_wrap_be_next[20]_i_6_n_0\,
      I3 => \mi_wrap_be_next[20]_i_7_n_0\,
      I4 => p_0_in(1),
      I5 => \mi_wrap_be_next[21]_i_3_n_0\,
      O => \mi_wrap_be_next[20]_i_2_n_0\
    );
\mi_wrap_be_next[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[20]_i_3_n_0\
    );
\mi_wrap_be_next[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002022"
    )
        port map (
      I0 => \mi_wrap_be_next[6]_i_4_n_0\,
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(1),
      I4 => \^d\(3),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[20]_i_4_n_0\
    );
\mi_wrap_be_next[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => size(0),
      I1 => p_3_in,
      I2 => size(1),
      I3 => size(2),
      O => \mi_wrap_be_next[20]_i_5_n_0\
    );
\mi_wrap_be_next[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => p_2_in,
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_0_in(0),
      O => \mi_wrap_be_next[20]_i_6_n_0\
    );
\mi_wrap_be_next[20]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      O => \mi_wrap_be_next[20]_i_7_n_0\
    );
\mi_wrap_be_next[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF554040FF55"
    )
        port map (
      I0 => \mi_wrap_be_next[62]_i_7_n_0\,
      I1 => size(1),
      I2 => size(2),
      I3 => \mi_wrap_be_next[21]_i_2_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_wrap_be_next[21]_i_3_n_0\,
      O => \mi_wrap_be_next[21]_i_1_n_0\
    );
\mi_wrap_be_next[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[23]_i_2_n_0\,
      I1 => \^m_axi_awaddr\(2),
      I2 => \mi_wrap_be_next[20]_i_3_n_0\,
      I3 => \mi_wrap_be_next[45]_i_6_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[21]_i_2_n_0\
    );
\mi_wrap_be_next[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[23]_i_3_n_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \mi_wrap_be_next[16]_i_3_n_0\,
      I4 => \mi_wrap_be_next[34]_i_4_n_0\,
      I5 => size(0),
      O => \mi_wrap_be_next[21]_i_3_n_0\
    );
\mi_wrap_be_next[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBA0000FFBAFFBA"
    )
        port map (
      I0 => \mi_wrap_be_next[23]_i_3_n_0\,
      I1 => \mi_wrap_be_next[22]_i_2_n_0\,
      I2 => \mi_wrap_be_next[62]_i_2_n_0\,
      I3 => \mi_wrap_be_next[62]_i_4_n_0\,
      I4 => \mi_wrap_be_next[22]_i_3_n_0\,
      I5 => \mi_wrap_be_next[62]_i_7_n_0\,
      O => \mi_wrap_be_next[22]_i_1_n_0\
    );
\mi_wrap_be_next[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      O => \mi_wrap_be_next[22]_i_2_n_0\
    );
\mi_wrap_be_next[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[23]_i_2_n_0\,
      I1 => \mi_wrap_be_next[20]_i_3_n_0\,
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(1),
      I4 => \mi_wrap_be_next[62]_i_6_n_0\,
      O => \mi_wrap_be_next[22]_i_3_n_0\
    );
\mi_wrap_be_next[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF554040FF55"
    )
        port map (
      I0 => \mi_wrap_be_next[62]_i_7_n_0\,
      I1 => size(1),
      I2 => size(2),
      I3 => \mi_wrap_be_next[23]_i_2_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_wrap_be_next[23]_i_3_n_0\,
      O => \mi_wrap_be_next[23]_i_1_n_0\
    );
\mi_wrap_be_next[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000200000000"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \mi_wrap_be_next[29]_i_5_n_0\,
      I2 => \^d\(1),
      I3 => \^d\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[23]_i_2_n_0\
    );
\mi_wrap_be_next[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000080"
    )
        port map (
      I0 => size(0),
      I1 => size(1),
      I2 => \mi_wrap_be_next[16]_i_3_n_0\,
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => p_2_in,
      I5 => size(2),
      O => \mi_wrap_be_next[23]_i_3_n_0\
    );
\mi_wrap_be_next[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E0EEEEEEEE"
    )
        port map (
      I0 => \mi_wrap_be_next[24]_i_2_n_0\,
      I1 => \mi_wrap_be_next[62]_i_4_n_0\,
      I2 => \mi_wrap_be_next[24]_i_3_n_0\,
      I3 => \mi_wrap_be_next[25]_i_5_n_0\,
      I4 => \mi_wrap_be_next[24]_i_4_n_0\,
      I5 => \mi_wrap_be_next[62]_i_7_n_0\,
      O => \mi_wrap_be_next[24]_i_1_n_0\
    );
\mi_wrap_be_next[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF04"
    )
        port map (
      I0 => \mi_wrap_be_next[24]_i_5_n_0\,
      I1 => \mi_wrap_be_next[27]_i_2_n_0\,
      I2 => \mi_wrap_be_next[56]_i_3_n_0\,
      I3 => \mi_wrap_be_next[25]_i_2_n_0\,
      I4 => \mi_wrap_be_next[25]_i_3_n_0\,
      I5 => \mi_wrap_be_next[18]_i_4_n_0\,
      O => \mi_wrap_be_next[24]_i_2_n_0\
    );
\mi_wrap_be_next[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECEFCCCCECECCCCC"
    )
        port map (
      I0 => \mi_wrap_be_next[59]_i_7_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^d\(3),
      I4 => \mi_wrap_be_next[24]_i_6_n_0\,
      I5 => \mi_wrap_be_next[24]_i_7_n_0\,
      O => \mi_wrap_be_next[24]_i_3_n_0\
    );
\mi_wrap_be_next[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[24]_i_4_n_0\
    );
\mi_wrap_be_next[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_3_in,
      I1 => size(1),
      O => \mi_wrap_be_next[24]_i_5_n_0\
    );
\mi_wrap_be_next[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[24]_i_6_n_0\
    );
\mi_wrap_be_next[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(1),
      O => \mi_wrap_be_next[24]_i_7_n_0\
    );
\mi_wrap_be_next[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F200F2F2F2F2"
    )
        port map (
      I0 => \mi_wrap_be_next[25]_i_2_n_0\,
      I1 => \mi_wrap_be_next[25]_i_3_n_0\,
      I2 => \mi_wrap_be_next[62]_i_4_n_0\,
      I3 => \mi_wrap_be_next[25]_i_4_n_0\,
      I4 => \mi_wrap_be_next[25]_i_5_n_0\,
      I5 => \mi_wrap_be_next[62]_i_7_n_0\,
      O => \mi_wrap_be_next[25]_i_1_n_0\
    );
\mi_wrap_be_next[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => size(0),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => size(1),
      I4 => p_0_in(4),
      I5 => \mi_wrap_be_next[59]_i_5_n_0\,
      O => \mi_wrap_be_next[25]_i_2_n_0\
    );
\mi_wrap_be_next[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000000BF00"
    )
        port map (
      I0 => \mi_wrap_be_next[57]_i_5_n_0\,
      I1 => p_0_in(2),
      I2 => \mi_wrap_be_next[16]_i_3_n_0\,
      I3 => size(0),
      I4 => size(2),
      I5 => size(1),
      O => \mi_wrap_be_next[25]_i_3_n_0\
    );
\mi_wrap_be_next[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \mi_wrap_be_next[59]_i_7_n_0\,
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[25]_i_4_n_0\
    );
\mi_wrap_be_next[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000000FB00"
    )
        port map (
      I0 => \mi_wrap_be_next[29]_i_5_n_0\,
      I1 => \^m_axi_awaddr\(3),
      I2 => \mi_wrap_be_next[25]_i_6_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[25]_i_5_n_0\
    );
\mi_wrap_be_next[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(3),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(2),
      O => \mi_wrap_be_next[25]_i_6_n_0\
    );
\mi_wrap_be_next[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[26]_i_2_n_0\,
      I1 => \mi_wrap_be_next[26]_i_3_n_0\,
      I2 => \mi_wrap_be_next[27]_i_3_n_0\,
      I3 => \mi_wrap_be_next[26]_i_4_n_0\,
      I4 => \mi_wrap_be_next[62]_i_6_n_0\,
      I5 => \mi_wrap_be_next[31]_i_2_n_0\,
      O => \mi_wrap_be_next[26]_i_1_n_0\
    );
\mi_wrap_be_next[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAAFFFFABAA"
    )
        port map (
      I0 => \mi_wrap_be_next[30]_i_3_n_0\,
      I1 => size(0),
      I2 => size(2),
      I3 => \mi_wrap_be_next[26]_i_5_n_0\,
      I4 => \mi_wrap_be_next[62]_i_2_n_0\,
      I5 => \mi_wrap_be_next[26]_i_6_n_0\,
      O => \mi_wrap_be_next[26]_i_2_n_0\
    );
\mi_wrap_be_next[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[26]_i_3_n_0\
    );
\mi_wrap_be_next[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[26]_i_4_n_0\
    );
\mi_wrap_be_next[26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \mi_wrap_be_next[59]_i_5_n_0\,
      I1 => p_0_in(4),
      I2 => size(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \mi_wrap_be_next[26]_i_5_n_0\
    );
\mi_wrap_be_next[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      O => \mi_wrap_be_next[26]_i_6_n_0\
    );
\mi_wrap_be_next[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F800F8F8F8F8"
    )
        port map (
      I0 => \mi_wrap_be_next[43]_i_2_n_0\,
      I1 => \mi_wrap_be_next[27]_i_2_n_0\,
      I2 => \mi_wrap_be_next[30]_i_3_n_0\,
      I3 => \mi_wrap_be_next[27]_i_3_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \mi_wrap_be_next[31]_i_2_n_0\,
      O => \mi_wrap_be_next[27]_i_1_n_0\
    );
\mi_wrap_be_next[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      O => \mi_wrap_be_next[27]_i_2_n_0\
    );
\mi_wrap_be_next[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \mi_wrap_be_next[29]_i_5_n_0\,
      I1 => \^m_axi_awaddr\(3),
      I2 => \^d\(3),
      I3 => \^d\(2),
      I4 => \^d\(1),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[27]_i_3_n_0\
    );
\mi_wrap_be_next[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF08AA"
    )
        port map (
      I0 => \mi_wrap_be_next[52]_i_3_n_0\,
      I1 => \mi_wrap_be_next[60]_i_4_n_0\,
      I2 => \mi_wrap_be_next[28]_i_2_n_0\,
      I3 => \mi_wrap_be_next[29]_i_2_n_0\,
      I4 => \mi_wrap_be_next[30]_i_3_n_0\,
      I5 => \mi_wrap_be_next[28]_i_3_n_0\,
      O => \mi_wrap_be_next[28]_i_1_n_0\
    );
\mi_wrap_be_next[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      O => \mi_wrap_be_next[28]_i_2_n_0\
    );
\mi_wrap_be_next[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A2A200"
    )
        port map (
      I0 => \mi_wrap_be_next[31]_i_2_n_0\,
      I1 => \mi_wrap_be_next[20]_i_4_n_0\,
      I2 => \mi_wrap_be_next[28]_i_4_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \mi_wrap_be_next[29]_i_3_n_0\,
      O => \mi_wrap_be_next[28]_i_3_n_0\
    );
\mi_wrap_be_next[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(4),
      I3 => \^m_axi_awaddr\(2),
      O => \mi_wrap_be_next[28]_i_4_n_0\
    );
\mi_wrap_be_next[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F1F1F1F1F1"
    )
        port map (
      I0 => size(1),
      I1 => \mi_wrap_be_next[29]_i_2_n_0\,
      I2 => \mi_wrap_be_next[30]_i_3_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \mi_wrap_be_next[29]_i_3_n_0\,
      I5 => \mi_wrap_be_next[31]_i_2_n_0\,
      O => \mi_wrap_be_next[29]_i_1_n_0\
    );
\mi_wrap_be_next[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_3_in,
      I3 => size(0),
      I4 => \mi_wrap_be_next[29]_i_4_n_0\,
      I5 => \mi_wrap_be_next[16]_i_3_n_0\,
      O => \mi_wrap_be_next[29]_i_2_n_0\
    );
\mi_wrap_be_next[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^d\(3),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_wrap_be_next[55]_i_5_n_0\,
      I5 => \mi_wrap_be_next[29]_i_5_n_0\,
      O => \mi_wrap_be_next[29]_i_3_n_0\
    );
\mi_wrap_be_next[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => p_2_in,
      O => \mi_wrap_be_next[29]_i_4_n_0\
    );
\mi_wrap_be_next[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[29]_i_5_n_0\
    );
\mi_wrap_be_next[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004544FFFF"
    )
        port map (
      I0 => \mi_wrap_be_next[2]_i_2_n_0\,
      I1 => \mi_wrap_be_next[2]_i_3_n_0\,
      I2 => \mi_wrap_be_next[2]_i_4_n_0\,
      I3 => \mi_wrap_be_next[2]_i_5_n_0\,
      I4 => \mi_wrap_be_next[45]_i_3_n_0\,
      I5 => \mi_wrap_be_next[2]_i_6_n_0\,
      O => \mi_wrap_be_next[2]_i_1_n_0\
    );
\mi_wrap_be_next[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      O => \mi_wrap_be_next[2]_i_2_n_0\
    );
\mi_wrap_be_next[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => size(0),
      I1 => size(1),
      I2 => size(2),
      I3 => \mi_wrap_be_next[3]_i_2_n_0\,
      O => \mi_wrap_be_next[2]_i_3_n_0\
    );
\mi_wrap_be_next[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      O => \mi_wrap_be_next[2]_i_4_n_0\
    );
\mi_wrap_be_next[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => size(0),
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_2_in,
      I3 => p_3_in,
      I4 => size(1),
      O => \mi_wrap_be_next[2]_i_5_n_0\
    );
\mi_wrap_be_next[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000AAA8"
    )
        port map (
      I0 => \mi_wrap_be_next[45]_i_5_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \mi_wrap_be_next[45]_i_6_n_0\,
      I3 => \mi_wrap_be_next[2]_i_7_n_0\,
      I4 => \mi_wrap_be_next[2]_i_8_n_0\,
      I5 => \mi_wrap_be_next[4]_i_3_n_0\,
      O => \mi_wrap_be_next[2]_i_6_n_0\
    );
\mi_wrap_be_next[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(1),
      O => \mi_wrap_be_next[2]_i_7_n_0\
    );
\mi_wrap_be_next[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \mi_wrap_be_next[7]_i_4_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_wrap_be_next[3]_i_3_n_0\,
      O => \mi_wrap_be_next[2]_i_8_n_0\
    );
\mi_wrap_be_next[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F200F2F2F2F2"
    )
        port map (
      I0 => \mi_wrap_be_next[62]_i_2_n_0\,
      I1 => \mi_wrap_be_next[30]_i_2_n_0\,
      I2 => \mi_wrap_be_next[30]_i_3_n_0\,
      I3 => \mi_wrap_be_next[62]_i_6_n_0\,
      I4 => \mi_wrap_be_next[30]_i_4_n_0\,
      I5 => \mi_wrap_be_next[31]_i_2_n_0\,
      O => \mi_wrap_be_next[30]_i_1_n_0\
    );
\mi_wrap_be_next[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(4),
      I4 => p_0_in(3),
      O => \mi_wrap_be_next[30]_i_2_n_0\
    );
\mi_wrap_be_next[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => size(2),
      I1 => size(0),
      I2 => size(1),
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[30]_i_3_n_0\
    );
\mi_wrap_be_next[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(1),
      O => \mi_wrap_be_next[30]_i_4_n_0\
    );
\mi_wrap_be_next[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD55"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => size(1),
      I2 => size(0),
      I3 => size(2),
      I4 => \mi_wrap_be_next[31]_i_2_n_0\,
      O => \mi_wrap_be_next[31]_i_1_n_0\
    );
\mi_wrap_be_next[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1115"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[31]_i_2_n_0\
    );
\mi_wrap_be_next[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEFE"
    )
        port map (
      I0 => \mi_wrap_be_next[33]_i_1_n_0\,
      I1 => \mi_wrap_be_next[32]_i_2_n_0\,
      I2 => \mi_wrap_be_next[45]_i_5_n_0\,
      I3 => \mi_wrap_be_next[48]_i_4_n_0\,
      I4 => \mi_wrap_be_next[32]_i_3_n_0\,
      I5 => \mi_wrap_be_next[48]_i_2_n_0\,
      O => \mi_wrap_be_next[32]_i_1_n_0\
    );
\mi_wrap_be_next[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \mi_wrap_be_next[45]_i_3_n_0\,
      I1 => size(0),
      I2 => size(1),
      I3 => p_0_in(4),
      I4 => p_0_in(3),
      I5 => \mi_wrap_be_next[32]_i_4_n_0\,
      O => \mi_wrap_be_next[32]_i_2_n_0\
    );
\mi_wrap_be_next[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[32]_i_3_n_0\
    );
\mi_wrap_be_next[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF000000F2"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_0_in(1),
      I3 => p_3_in,
      I4 => p_2_in,
      I5 => p_0_in(2),
      O => \mi_wrap_be_next[32]_i_4_n_0\
    );
\mi_wrap_be_next[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => \mi_wrap_be_next[34]_i_2_n_0\,
      I1 => \mi_wrap_be_next[33]_i_2_n_0\,
      I2 => \mi_wrap_be_next[45]_i_3_n_0\,
      I3 => \mi_wrap_be_next[33]_i_3_n_0\,
      I4 => \mi_wrap_be_next[45]_i_5_n_0\,
      O => \mi_wrap_be_next[33]_i_1_n_0\
    );
\mi_wrap_be_next[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AE000000AA00"
    )
        port map (
      I0 => \mi_wrap_be_next[33]_i_4_n_0\,
      I1 => p_2_in,
      I2 => p_0_in(3),
      I3 => \mi_wrap_be_next[33]_i_5_n_0\,
      I4 => p_3_in,
      I5 => p_0_in(4),
      O => \mi_wrap_be_next[33]_i_2_n_0\
    );
\mi_wrap_be_next[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA08A8AAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[34]_i_7_n_0\,
      I1 => \mi_wrap_be_next[33]_i_6_n_0\,
      I2 => \^d\(3),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[33]_i_3_n_0\
    );
\mi_wrap_be_next[33]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000000010000"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[33]_i_4_n_0\
    );
\mi_wrap_be_next[33]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => size(0),
      I1 => size(1),
      O => \mi_wrap_be_next[33]_i_5_n_0\
    );
\mi_wrap_be_next[33]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5150FFFF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(5),
      I5 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[33]_i_6_n_0\
    );
\mi_wrap_be_next[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55570000"
    )
        port map (
      I0 => \mi_wrap_be_next[34]_i_2_n_0\,
      I1 => \mi_wrap_be_next[34]_i_3_n_0\,
      I2 => size(0),
      I3 => \mi_wrap_be_next[34]_i_4_n_0\,
      I4 => \mi_wrap_be_next[45]_i_3_n_0\,
      I5 => \mi_wrap_be_next[34]_i_5_n_0\,
      O => \mi_wrap_be_next[34]_i_1_n_0\
    );
\mi_wrap_be_next[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110111"
    )
        port map (
      I0 => \mi_wrap_be_next[39]_i_2_n_0\,
      I1 => size(2),
      I2 => \mi_wrap_be_next[35]_i_3_n_0\,
      I3 => size(1),
      I4 => size(0),
      O => \mi_wrap_be_next[34]_i_2_n_0\
    );
\mi_wrap_be_next[34]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \mi_wrap_be_next[34]_i_3_n_0\
    );
\mi_wrap_be_next[34]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => size(1),
      I1 => p_3_in,
      I2 => p_2_in,
      I3 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[34]_i_4_n_0\
    );
\mi_wrap_be_next[34]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200AAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[45]_i_5_n_0\,
      I1 => \mi_wrap_be_next[45]_i_6_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \mi_wrap_be_next[34]_i_6_n_0\,
      I4 => \mi_wrap_be_next[34]_i_7_n_0\,
      O => \mi_wrap_be_next[34]_i_5_n_0\
    );
\mi_wrap_be_next[34]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(1),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[34]_i_6_n_0\
    );
\mi_wrap_be_next[34]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F7"
    )
        port map (
      I0 => \mi_wrap_be_next[35]_i_6_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \mi_wrap_be_next[39]_i_3_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_wrap_be_next[34]_i_7_n_0\
    );
\mi_wrap_be_next[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF80AA"
    )
        port map (
      I0 => \mi_wrap_be_next[35]_i_2_n_0\,
      I1 => \mi_wrap_be_next[35]_i_3_n_0\,
      I2 => size(1),
      I3 => \mi_wrap_be_next[35]_i_4_n_0\,
      I4 => \mi_wrap_be_next[62]_i_4_n_0\,
      I5 => \mi_wrap_be_next[35]_i_5_n_0\,
      O => \mi_wrap_be_next[35]_i_1_n_0\
    );
\mi_wrap_be_next[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A200FFFFFFFF"
    )
        port map (
      I0 => size(1),
      I1 => p_0_in(3),
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(4),
      I4 => p_2_in,
      I5 => size(0),
      O => \mi_wrap_be_next[35]_i_2_n_0\
    );
\mi_wrap_be_next[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444404000404"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in(4),
      I2 => p_0_in(3),
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => p_0_in(2),
      I5 => p_2_in,
      O => \mi_wrap_be_next[35]_i_3_n_0\
    );
\mi_wrap_be_next[35]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => size(0),
      I1 => size(2),
      I2 => p_0_in(4),
      I3 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[35]_i_4_n_0\
    );
\mi_wrap_be_next[35]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030103011331133"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[38]_i_6_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \mi_wrap_be_next[35]_i_6_n_0\,
      I5 => \mi_wrap_be_next[37]_i_5_n_0\,
      O => \mi_wrap_be_next[35]_i_5_n_0\
    );
\mi_wrap_be_next[35]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050505010100010"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^d\(1),
      I5 => \^d\(2),
      O => \mi_wrap_be_next[35]_i_6_n_0\
    );
\mi_wrap_be_next[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEE0000"
    )
        port map (
      I0 => \mi_wrap_be_next[39]_i_2_n_0\,
      I1 => size(2),
      I2 => \mi_wrap_be_next[36]_i_2_n_0\,
      I3 => \mi_wrap_be_next[36]_i_3_n_0\,
      I4 => \mi_wrap_be_next[45]_i_3_n_0\,
      I5 => \mi_wrap_be_next[36]_i_4_n_0\,
      O => \mi_wrap_be_next[36]_i_1_n_0\
    );
\mi_wrap_be_next[36]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(4),
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      O => \mi_wrap_be_next[36]_i_2_n_0\
    );
\mi_wrap_be_next[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000030000000D"
    )
        port map (
      I0 => p_0_in(0),
      I1 => size(0),
      I2 => size(1),
      I3 => p_3_in,
      I4 => p_2_in,
      I5 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[36]_i_3_n_0\
    );
\mi_wrap_be_next[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8AAA8"
    )
        port map (
      I0 => \mi_wrap_be_next[45]_i_5_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \mi_wrap_be_next[39]_i_3_n_0\,
      I3 => \^m_axi_awaddr\(2),
      I4 => \mi_wrap_be_next[38]_i_7_n_0\,
      I5 => \mi_wrap_be_next[4]_i_5_n_0\,
      O => \mi_wrap_be_next[36]_i_4_n_0\
    );
\mi_wrap_be_next[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFF0000EAFFEAFF"
    )
        port map (
      I0 => \mi_wrap_be_next[37]_i_2_n_0\,
      I1 => size(1),
      I2 => size(2),
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_wrap_be_next[37]_i_3_n_0\,
      I5 => \mi_wrap_be_next[62]_i_7_n_0\,
      O => \mi_wrap_be_next[37]_i_1_n_0\
    );
\mi_wrap_be_next[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F100F100F1"
    )
        port map (
      I0 => \mi_wrap_be_next[34]_i_4_n_0\,
      I1 => \mi_wrap_be_next[36]_i_2_n_0\,
      I2 => \mi_wrap_be_next[35]_i_2_n_0\,
      I3 => \mi_wrap_be_next[35]_i_4_n_0\,
      I4 => size(2),
      I5 => size(0),
      O => \mi_wrap_be_next[37]_i_2_n_0\
    );
\mi_wrap_be_next[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F100F100F1"
    )
        port map (
      I0 => \mi_wrap_be_next[45]_i_6_n_0\,
      I1 => \mi_wrap_be_next[37]_i_4_n_0\,
      I2 => \mi_wrap_be_next[37]_i_5_n_0\,
      I3 => \mi_wrap_be_next[38]_i_6_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[37]_i_3_n_0\
    );
\mi_wrap_be_next[37]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      O => \mi_wrap_be_next[37]_i_4_n_0\
    );
\mi_wrap_be_next[37]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A200FFFFFFFF"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^d\(2),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[37]_i_5_n_0\
    );
\mi_wrap_be_next[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0EEEEEEEE"
    )
        port map (
      I0 => \mi_wrap_be_next[38]_i_2_n_0\,
      I1 => \mi_wrap_be_next[62]_i_4_n_0\,
      I2 => \mi_wrap_be_next[38]_i_3_n_0\,
      I3 => \mi_wrap_be_next[39]_i_3_n_0\,
      I4 => \mi_wrap_be_next[48]_i_4_n_0\,
      I5 => \mi_wrap_be_next[62]_i_7_n_0\,
      O => \mi_wrap_be_next[38]_i_1_n_0\
    );
\mi_wrap_be_next[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF000004FF04FF"
    )
        port map (
      I0 => \mi_wrap_be_next[38]_i_4_n_0\,
      I1 => \mi_wrap_be_next[59]_i_5_n_0\,
      I2 => size(2),
      I3 => \mi_wrap_be_next[35]_i_4_n_0\,
      I4 => \mi_wrap_be_next[39]_i_2_n_0\,
      I5 => \mi_wrap_be_next[38]_i_5_n_0\,
      O => \mi_wrap_be_next[38]_i_2_n_0\
    );
\mi_wrap_be_next[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555D555555555"
    )
        port map (
      I0 => \mi_wrap_be_next[38]_i_6_n_0\,
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \mi_wrap_be_next[38]_i_7_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \mi_wrap_be_next[59]_i_7_n_0\,
      O => \mi_wrap_be_next[38]_i_3_n_0\
    );
\mi_wrap_be_next[38]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \mi_wrap_be_next[38]_i_4_n_0\
    );
\mi_wrap_be_next[38]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => size(1),
      I1 => size(0),
      O => \mi_wrap_be_next[38]_i_5_n_0\
    );
\mi_wrap_be_next[38]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^d\(1),
      O => \mi_wrap_be_next[38]_i_6_n_0\
    );
\mi_wrap_be_next[38]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[38]_i_7_n_0\
    );
\mi_wrap_be_next[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \mi_wrap_be_next[47]_i_2_n_0\,
      I1 => \mi_wrap_be_next[39]_i_2_n_0\,
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => \mi_wrap_be_next[47]_i_3_n_0\,
      I4 => \mi_wrap_be_next[39]_i_3_n_0\,
      O => \mi_wrap_be_next[39]_i_1_n_0\
    );
\mi_wrap_be_next[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A20000000000"
    )
        port map (
      I0 => size(1),
      I1 => p_0_in(3),
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(4),
      I4 => p_2_in,
      I5 => size(0),
      O => \mi_wrap_be_next[39]_i_2_n_0\
    );
\mi_wrap_be_next[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A20000000000"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^d\(2),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[39]_i_3_n_0\
    );
\mi_wrap_be_next[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \mi_wrap_be_next[3]_i_2_n_0\,
      I1 => \mi_wrap_be_next[15]_i_2_n_0\,
      I2 => \mi_wrap_be_next[3]_i_3_n_0\,
      I3 => \mi_wrap_be_next[7]_i_3_n_0\,
      O => \mi_wrap_be_next[3]_i_1_n_0\
    );
\mi_wrap_be_next[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFAAEFAAEEAA"
    )
        port map (
      I0 => \mi_wrap_be_next[7]_i_2_n_0\,
      I1 => p_3_in,
      I2 => p_0_in(4),
      I3 => \mi_wrap_be_next[51]_i_5_n_0\,
      I4 => p_2_in,
      I5 => \mi_wrap_be_next[3]_i_4_n_0\,
      O => \mi_wrap_be_next[3]_i_2_n_0\
    );
\mi_wrap_be_next[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A888A8A"
    )
        port map (
      I0 => \mi_wrap_be_next[3]_i_5_n_0\,
      I1 => \^d\(3),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^d\(2),
      I4 => \mi_wrap_be_next[3]_i_6_n_0\,
      I5 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[3]_i_3_n_0\
    );
\mi_wrap_be_next[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_0_in(2),
      O => \mi_wrap_be_next[3]_i_4_n_0\
    );
\mi_wrap_be_next[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[3]_i_5_n_0\
    );
\mi_wrap_be_next[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^d\(1),
      O => \mi_wrap_be_next[3]_i_6_n_0\
    );
\mi_wrap_be_next[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEAAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[40]_i_2_n_0\,
      I1 => \mi_wrap_be_next[40]_i_3_n_0\,
      I2 => \mi_wrap_be_next[40]_i_4_n_0\,
      I3 => \mi_wrap_be_next[40]_i_5_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \mi_wrap_be_next[45]_i_5_n_0\,
      O => \mi_wrap_be_next[40]_i_1_n_0\
    );
\mi_wrap_be_next[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A888A888A8A8"
    )
        port map (
      I0 => \mi_wrap_be_next[45]_i_3_n_0\,
      I1 => size(2),
      I2 => \mi_wrap_be_next[43]_i_3_n_0\,
      I3 => \mi_wrap_be_next[43]_i_2_n_0\,
      I4 => \mi_wrap_be_next[40]_i_6_n_0\,
      I5 => size(1),
      O => \mi_wrap_be_next[40]_i_2_n_0\
    );
\mi_wrap_be_next[40]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(4),
      I3 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[40]_i_3_n_0\
    );
\mi_wrap_be_next[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCFCF3F3F0F2"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^d\(1),
      I4 => \^m_axi_awaddr\(2),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[40]_i_4_n_0\
    );
\mi_wrap_be_next[40]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \mi_wrap_be_next[59]_i_7_n_0\,
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(4),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[40]_i_5_n_0\
    );
\mi_wrap_be_next[40]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFFFF5504"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in(0),
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(1),
      I4 => p_3_in,
      I5 => size(0),
      O => \mi_wrap_be_next[40]_i_6_n_0\
    );
\mi_wrap_be_next[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA0020"
    )
        port map (
      I0 => \mi_wrap_be_next[41]_i_2_n_0\,
      I1 => \mi_wrap_be_next[41]_i_3_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \mi_wrap_be_next[41]_i_4_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_wrap_be_next[43]_i_4_n_0\,
      O => \mi_wrap_be_next[41]_i_1_n_0\
    );
\mi_wrap_be_next[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFCFCFEFEFCFCF"
    )
        port map (
      I0 => \mi_wrap_be_next[43]_i_2_n_0\,
      I1 => \mi_wrap_be_next[47]_i_2_n_0\,
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => \mi_wrap_be_next[41]_i_5_n_0\,
      I4 => \mi_wrap_be_next[43]_i_3_n_0\,
      I5 => \mi_wrap_be_next[52]_i_3_n_0\,
      O => \mi_wrap_be_next[41]_i_2_n_0\
    );
\mi_wrap_be_next[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^d\(1),
      I2 => \^d\(3),
      I3 => \^d\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_wrap_be_next[41]_i_3_n_0\
    );
\mi_wrap_be_next[41]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[41]_i_4_n_0\
    );
\mi_wrap_be_next[41]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFFFEF"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      I2 => size(0),
      I3 => p_0_in(1),
      I4 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[41]_i_5_n_0\
    );
\mi_wrap_be_next[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \mi_wrap_be_next[43]_i_4_n_0\,
      I1 => \mi_wrap_be_next[45]_i_6_n_0\,
      I2 => \mi_wrap_be_next[42]_i_4_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[42]_i_2_n_0\
    );
\mi_wrap_be_next[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => \mi_wrap_be_next[42]_i_5_n_0\,
      I1 => size(0),
      I2 => size(2),
      I3 => \mi_wrap_be_next[34]_i_4_n_0\,
      I4 => \mi_wrap_be_next[42]_i_6_n_0\,
      I5 => \mi_wrap_be_next[47]_i_2_n_0\,
      O => \mi_wrap_be_next[42]_i_3_n_0\
    );
\mi_wrap_be_next[42]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[42]_i_4_n_0\
    );
\mi_wrap_be_next[42]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => size(1),
      I1 => size(0),
      I2 => p_3_in,
      I3 => p_2_in,
      I4 => \next_mi_len_reg_n_0_[1]\,
      I5 => \mi_wrap_be_next[43]_i_3_n_0\,
      O => \mi_wrap_be_next[42]_i_5_n_0\
    );
\mi_wrap_be_next[42]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      I4 => p_0_in(2),
      O => \mi_wrap_be_next[42]_i_6_n_0\
    );
\mi_wrap_be_next[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FF00"
    )
        port map (
      I0 => \mi_wrap_be_next[43]_i_2_n_0\,
      I1 => \mi_wrap_be_next[43]_i_3_n_0\,
      I2 => \mi_wrap_be_next[47]_i_2_n_0\,
      I3 => \mi_wrap_be_next[43]_i_4_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[43]_i_1_n_0\
    );
\mi_wrap_be_next[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => p_2_in,
      I2 => p_3_in,
      I3 => size(0),
      I4 => size(1),
      O => \mi_wrap_be_next[43]_i_2_n_0\
    );
\mi_wrap_be_next[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(4),
      I2 => p_0_in(3),
      O => \mi_wrap_be_next[43]_i_3_n_0\
    );
\mi_wrap_be_next[43]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[47]_i_3_n_0\,
      I1 => \^m_axi_awaddr\(3),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \mi_wrap_be_next[32]_i_3_n_0\,
      I5 => \mi_wrap_be_next[59]_i_7_n_0\,
      O => \mi_wrap_be_next[43]_i_4_n_0\
    );
\mi_wrap_be_next[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \mi_wrap_be_next[44]_i_2_n_0\,
      I1 => \mi_wrap_be_next[45]_i_5_n_0\,
      I2 => \mi_wrap_be_next[44]_i_3_n_0\,
      I3 => \mi_wrap_be_next[45]_i_3_n_0\,
      O => \mi_wrap_be_next[44]_i_1_n_0\
    );
\mi_wrap_be_next[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111101111111010"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \mi_wrap_be_next[44]_i_4_n_0\,
      I2 => \mi_wrap_be_next[45]_i_6_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_wrap_be_next[44]_i_5_n_0\,
      I5 => \^m_axi_awaddr\(1),
      O => \mi_wrap_be_next[44]_i_2_n_0\
    );
\mi_wrap_be_next[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111101111111010"
    )
        port map (
      I0 => size(2),
      I1 => \mi_wrap_be_next[44]_i_6_n_0\,
      I2 => \mi_wrap_be_next[34]_i_4_n_0\,
      I3 => size(0),
      I4 => \mi_wrap_be_next[46]_i_2_n_0\,
      I5 => p_0_in(0),
      O => \mi_wrap_be_next[44]_i_3_n_0\
    );
\mi_wrap_be_next[44]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \mi_wrap_be_next[40]_i_3_n_0\,
      I1 => \^d\(3),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^d\(1),
      I5 => \^d\(2),
      O => \mi_wrap_be_next[44]_i_4_n_0\
    );
\mi_wrap_be_next[44]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[44]_i_5_n_0\
    );
\mi_wrap_be_next[44]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \mi_wrap_be_next[44]_i_7_n_0\,
      I1 => size(1),
      I2 => size(0),
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => p_2_in,
      I5 => \mi_wrap_be_next[61]_i_2_n_0\,
      O => \mi_wrap_be_next[44]_i_6_n_0\
    );
\mi_wrap_be_next[44]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      O => \mi_wrap_be_next[44]_i_7_n_0\
    );
\mi_wrap_be_next[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00FFFFAB00AB00"
    )
        port map (
      I0 => size(2),
      I1 => \mi_wrap_be_next[45]_i_2_n_0\,
      I2 => \mi_wrap_be_next[46]_i_2_n_0\,
      I3 => \mi_wrap_be_next[45]_i_3_n_0\,
      I4 => \mi_wrap_be_next[45]_i_4_n_0\,
      I5 => \mi_wrap_be_next[45]_i_5_n_0\,
      O => \mi_wrap_be_next[45]_i_1_n_0\
    );
\mi_wrap_be_next[45]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => p_2_in,
      I2 => p_3_in,
      I3 => size(1),
      I4 => size(0),
      O => \mi_wrap_be_next[45]_i_2_n_0\
    );
\mi_wrap_be_next[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0020AAAA"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => size(0),
      I2 => p_0_in(4),
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => size(2),
      I5 => size(1),
      O => \mi_wrap_be_next[45]_i_3_n_0\
    );
\mi_wrap_be_next[45]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555545555555"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \mi_wrap_be_next[45]_i_6_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(2),
      I5 => \mi_wrap_be_next[32]_i_3_n_0\,
      O => \mi_wrap_be_next[45]_i_4_n_0\
    );
\mi_wrap_be_next[45]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151515551515151"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^d\(1),
      I5 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[45]_i_5_n_0\
    );
\mi_wrap_be_next[45]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^d\(3),
      O => \mi_wrap_be_next[45]_i_6_n_0\
    );
\mi_wrap_be_next[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF080000FF08FFFF"
    )
        port map (
      I0 => \mi_wrap_be_next[62]_i_2_n_0\,
      I1 => p_0_in(0),
      I2 => \mi_wrap_be_next[46]_i_2_n_0\,
      I3 => \mi_wrap_be_next[47]_i_2_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_wrap_be_next[46]_i_3_n_0\,
      O => \mi_wrap_be_next[46]_i_1_n_0\
    );
\mi_wrap_be_next[46]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(4),
      I3 => p_0_in(3),
      O => \mi_wrap_be_next[46]_i_2_n_0\
    );
\mi_wrap_be_next[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555555555555"
    )
        port map (
      I0 => \mi_wrap_be_next[47]_i_3_n_0\,
      I1 => \mi_wrap_be_next[32]_i_3_n_0\,
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_wrap_be_next[62]_i_6_n_0\,
      O => \mi_wrap_be_next[46]_i_3_n_0\
    );
\mi_wrap_be_next[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next[47]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[47]_i_3_n_0\,
      O => \mi_wrap_be_next[47]_i_1_n_0\
    );
\mi_wrap_be_next[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => size(1),
      I1 => size(0),
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(4),
      I4 => size(2),
      O => \mi_wrap_be_next[47]_i_2_n_0\
    );
\mi_wrap_be_next[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_wrap_be_next[47]_i_3_n_0\
    );
\mi_wrap_be_next[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF010000"
    )
        port map (
      I0 => \mi_wrap_be_next[48]_i_2_n_0\,
      I1 => \mi_wrap_be_next[48]_i_3_n_0\,
      I2 => \mi_wrap_be_next[48]_i_4_n_0\,
      I3 => \mi_wrap_be_next[48]_i_5_n_0\,
      I4 => \mi_wrap_be_next[48]_i_6_n_0\,
      I5 => \mi_wrap_be_next[48]_i_7_n_0\,
      O => \mi_wrap_be_next[48]_i_1_n_0\
    );
\mi_wrap_be_next[48]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFFFFFA2FFFFFF"
    )
        port map (
      I0 => \mi_wrap_be_next[48]_i_13_n_0\,
      I1 => p_2_in,
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => p_3_in,
      O => \mi_wrap_be_next[48]_i_10_n_0\
    );
\mi_wrap_be_next[48]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004404"
    )
        port map (
      I0 => \mi_wrap_be_next[59]_i_4_n_0\,
      I1 => \mi_wrap_be_next[51]_i_5_n_0\,
      I2 => p_0_in(2),
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => p_3_in,
      I5 => p_2_in,
      O => \mi_wrap_be_next[48]_i_11_n_0\
    );
\mi_wrap_be_next[48]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => size(1),
      I1 => size(0),
      I2 => p_0_in(3),
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => p_0_in(4),
      I5 => p_2_in,
      O => \mi_wrap_be_next[48]_i_12_n_0\
    );
\mi_wrap_be_next[48]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555555545554"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => p_2_in,
      I4 => \next_mi_len_reg_n_0_[1]\,
      I5 => p_0_in(0),
      O => \mi_wrap_be_next[48]_i_13_n_0\
    );
\mi_wrap_be_next[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(1),
      I3 => \^d\(1),
      I4 => \^d\(2),
      I5 => \^d\(3),
      O => \mi_wrap_be_next[48]_i_2_n_0\
    );
\mi_wrap_be_next[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[48]_i_3_n_0\
    );
\mi_wrap_be_next[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[48]_i_4_n_0\
    );
\mi_wrap_be_next[48]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFDFCFDFCFDFFFD"
    )
        port map (
      I0 => \mi_wrap_be_next[49]_i_3_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \mi_wrap_be_next[48]_i_8_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \mi_wrap_be_next[49]_i_4_n_0\,
      I5 => \mi_wrap_be_next[55]_i_5_n_0\,
      O => \mi_wrap_be_next[48]_i_5_n_0\
    );
\mi_wrap_be_next[48]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[48]_i_6_n_0\
    );
\mi_wrap_be_next[48]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A02020A0A02022"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => size(2),
      I2 => \mi_wrap_be_next[48]_i_9_n_0\,
      I3 => size(0),
      I4 => size(1),
      I5 => \mi_wrap_be_next[48]_i_10_n_0\,
      O => \mi_wrap_be_next[48]_i_7_n_0\
    );
\mi_wrap_be_next[48]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004404"
    )
        port map (
      I0 => \mi_wrap_be_next[48]_i_3_n_0\,
      I1 => \mi_wrap_be_next[3]_i_5_n_0\,
      I2 => \^m_axi_awaddr\(3),
      I3 => \^d\(1),
      I4 => \^d\(3),
      I5 => \^d\(2),
      O => \mi_wrap_be_next[48]_i_8_n_0\
    );
\mi_wrap_be_next[48]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF04"
    )
        port map (
      I0 => \mi_wrap_be_next[59]_i_4_n_0\,
      I1 => \mi_wrap_be_next[16]_i_5_n_0\,
      I2 => size(1),
      I3 => size(2),
      I4 => \mi_wrap_be_next[48]_i_11_n_0\,
      I5 => \mi_wrap_be_next[48]_i_12_n_0\,
      O => \mi_wrap_be_next[48]_i_9_n_0\
    );
\mi_wrap_be_next[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => \mi_wrap_be_next[49]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[51]_i_3_n_0\,
      I3 => \mi_wrap_be_next[49]_i_3_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[49]_i_1_n_0\
    );
\mi_wrap_be_next[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[51]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => \mi_wrap_be_next[16]_i_5_n_0\,
      I4 => size(2),
      I5 => size(1),
      O => \mi_wrap_be_next[49]_i_2_n_0\
    );
\mi_wrap_be_next[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00BA"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^d\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^d\(2),
      I4 => \mi_wrap_be_next[49]_i_4_n_0\,
      I5 => \^d\(3),
      O => \mi_wrap_be_next[49]_i_3_n_0\
    );
\mi_wrap_be_next[49]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[49]_i_4_n_0\
    );
\mi_wrap_be_next[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202022AAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[4]_i_2_n_0\,
      I1 => \mi_wrap_be_next[4]_i_3_n_0\,
      I2 => \mi_wrap_be_next[4]_i_4_n_0\,
      I3 => \mi_wrap_be_next[4]_i_5_n_0\,
      I4 => \mi_wrap_be_next[4]_i_6_n_0\,
      I5 => \mi_wrap_be_next[45]_i_5_n_0\,
      O => \mi_wrap_be_next[4]_i_1_n_0\
    );
\mi_wrap_be_next[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FDFFFDFD"
    )
        port map (
      I0 => \mi_wrap_be_next[45]_i_3_n_0\,
      I1 => \mi_wrap_be_next[7]_i_2_n_0\,
      I2 => \mi_wrap_cnt[2]_i_6_n_0\,
      I3 => \mi_wrap_be_next[4]_i_7_n_0\,
      I4 => \mi_wrap_be_next[36]_i_3_n_0\,
      I5 => \mi_wrap_be_next[2]_i_2_n_0\,
      O => \mi_wrap_be_next[4]_i_2_n_0\
    );
\mi_wrap_be_next[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[4]_i_3_n_0\
    );
\mi_wrap_be_next[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \mi_wrap_be_next[7]_i_4_n_0\,
      O => \mi_wrap_be_next[4]_i_4_n_0\
    );
\mi_wrap_be_next[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEEFFBA"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^m_axi_awaddr\(1),
      I3 => \^d\(3),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[4]_i_5_n_0\
    );
\mi_wrap_be_next[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      O => \mi_wrap_be_next[4]_i_6_n_0\
    );
\mi_wrap_be_next[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      O => \mi_wrap_be_next[4]_i_7_n_0\
    );
\mi_wrap_be_next[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F2FFFFFF00"
    )
        port map (
      I0 => \mi_wrap_be_next[62]_i_2_n_0\,
      I1 => \mi_wrap_be_next[50]_i_2_n_0\,
      I2 => \mi_wrap_be_next[51]_i_2_n_0\,
      I3 => \mi_wrap_be_next[51]_i_3_n_0\,
      I4 => \mi_wrap_be_next[50]_i_3_n_0\,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[50]_i_1_n_0\
    );
\mi_wrap_be_next[50]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => p_0_in(4),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \mi_wrap_be_next[50]_i_2_n_0\
    );
\mi_wrap_be_next[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \mi_wrap_be_next[62]_i_6_n_0\,
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(5),
      I5 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[50]_i_3_n_0\
    );
\mi_wrap_be_next[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next[51]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[51]_i_3_n_0\,
      O => \mi_wrap_be_next[51]_i_1_n_0\
    );
\mi_wrap_be_next[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABABBAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[55]_i_2_n_0\,
      I1 => \mi_wrap_be_next[51]_i_4_n_0\,
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(2),
      I4 => \mi_wrap_be_next[51]_i_5_n_0\,
      I5 => \mi_wrap_be_next[59]_i_4_n_0\,
      O => \mi_wrap_be_next[51]_i_2_n_0\
    );
\mi_wrap_be_next[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[55]_i_3_n_0\,
      I1 => \mi_wrap_be_next[51]_i_6_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[51]_i_3_n_0\
    );
\mi_wrap_be_next[51]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_3_in,
      I1 => p_2_in,
      O => \mi_wrap_be_next[51]_i_4_n_0\
    );
\mi_wrap_be_next[51]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => size(1),
      I1 => size(0),
      O => \mi_wrap_be_next[51]_i_5_n_0\
    );
\mi_wrap_be_next[51]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(3),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[51]_i_6_n_0\
    );
\mi_wrap_be_next[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000AAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[52]_i_2_n_0\,
      I1 => \mi_wrap_be_next[60]_i_4_n_0\,
      I2 => \mi_wrap_be_next[52]_i_3_n_0\,
      I3 => p_0_in(1),
      I4 => \mi_wrap_be_next[52]_i_4_n_0\,
      I5 => \mi_wrap_be_next[53]_i_3_n_0\,
      O => \mi_wrap_be_next[52]_i_1_n_0\
    );
\mi_wrap_be_next[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[53]_i_2_n_0\,
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(3),
      I5 => \mi_wrap_be_next[20]_i_4_n_0\,
      O => \mi_wrap_be_next[52]_i_2_n_0\
    );
\mi_wrap_be_next[52]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      O => \mi_wrap_be_next[52]_i_3_n_0\
    );
\mi_wrap_be_next[52]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      O => \mi_wrap_be_next[52]_i_4_n_0\
    );
\mi_wrap_be_next[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_wrap_be_next[53]_i_2_n_0\,
      I1 => \mi_wrap_be_next[53]_i_3_n_0\,
      O => \mi_wrap_be_next[53]_i_1_n_0\
    );
\mi_wrap_be_next[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \mi_wrap_be_next[6]_i_4_n_0\,
      I2 => \^m_axi_awaddr\(2),
      I3 => \mi_wrap_be_next[59]_i_7_n_0\,
      I4 => \mi_wrap_be_next[53]_i_4_n_0\,
      I5 => \mi_wrap_be_next[55]_i_3_n_0\,
      O => \mi_wrap_be_next[53]_i_2_n_0\
    );
\mi_wrap_be_next[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555555555555"
    )
        port map (
      I0 => \mi_wrap_be_next[53]_i_5_n_0\,
      I1 => \mi_wrap_be_next[52]_i_4_n_0\,
      I2 => size(0),
      I3 => \mi_wrap_be_next[59]_i_5_n_0\,
      I4 => p_0_in(1),
      I5 => \mi_wrap_be_next[52]_i_3_n_0\,
      O => \mi_wrap_be_next[53]_i_3_n_0\
    );
\mi_wrap_be_next[53]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(4),
      I3 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[53]_i_4_n_0\
    );
\mi_wrap_be_next[53]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mi_wrap_be_next[55]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[53]_i_5_n_0\
    );
\mi_wrap_be_next[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF2FFF2FFF200"
    )
        port map (
      I0 => \mi_wrap_be_next[62]_i_2_n_0\,
      I1 => \mi_wrap_be_next[54]_i_2_n_0\,
      I2 => \mi_wrap_be_next[55]_i_2_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_wrap_be_next[55]_i_3_n_0\,
      I5 => \mi_wrap_be_next[54]_i_3_n_0\,
      O => \mi_wrap_be_next[54]_i_1_n_0\
    );
\mi_wrap_be_next[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \mi_wrap_be_next[54]_i_2_n_0\
    );
\mi_wrap_be_next[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \mi_wrap_be_next[62]_i_6_n_0\,
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[54]_i_3_n_0\
    );
\mi_wrap_be_next[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next[55]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[55]_i_3_n_0\,
      O => \mi_wrap_be_next[55]_i_1_n_0\
    );
\mi_wrap_be_next[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAA00000000"
    )
        port map (
      I0 => size(2),
      I1 => \mi_wrap_be_next[55]_i_4_n_0\,
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(3),
      I4 => size(0),
      I5 => size(1),
      O => \mi_wrap_be_next[55]_i_2_n_0\
    );
\mi_wrap_be_next[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAAA00000000"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \mi_wrap_be_next[55]_i_5_n_0\,
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[55]_i_3_n_0\
    );
\mi_wrap_be_next[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in(4),
      O => \mi_wrap_be_next[55]_i_4_n_0\
    );
\mi_wrap_be_next[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(2),
      O => \mi_wrap_be_next[55]_i_5_n_0\
    );
\mi_wrap_be_next[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0F0EEEEEEEE"
    )
        port map (
      I0 => \mi_wrap_be_next[56]_i_2_n_0\,
      I1 => \mi_wrap_be_next[57]_i_3_n_0\,
      I2 => \mi_wrap_be_next[57]_i_2_n_0\,
      I3 => \mi_wrap_be_next[56]_i_3_n_0\,
      I4 => \mi_wrap_be_next[56]_i_4_n_0\,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[56]_i_1_n_0\
    );
\mi_wrap_be_next[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000300030303010"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \mi_wrap_be_next[56]_i_5_n_0\,
      I2 => \mi_wrap_be_next[59]_i_6_n_0\,
      I3 => \^d\(2),
      I4 => \^d\(1),
      I5 => \^m_axi_awaddr\(2),
      O => \mi_wrap_be_next[56]_i_2_n_0\
    );
\mi_wrap_be_next[56]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in(0),
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(1),
      O => \mi_wrap_be_next[56]_i_3_n_0\
    );
\mi_wrap_be_next[56]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => \mi_wrap_be_next[52]_i_3_n_0\,
      I4 => p_3_in,
      I5 => size(0),
      O => \mi_wrap_be_next[56]_i_4_n_0\
    );
\mi_wrap_be_next[56]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^d\(3),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_wrap_be_next[56]_i_5_n_0\
    );
\mi_wrap_be_next[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next[57]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[57]_i_3_n_0\,
      O => \mi_wrap_be_next[57]_i_1_n_0\
    );
\mi_wrap_be_next[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0808000000C0"
    )
        port map (
      I0 => \mi_wrap_be_next[59]_i_5_n_0\,
      I1 => \mi_wrap_be_next[57]_i_4_n_0\,
      I2 => size(0),
      I3 => \mi_wrap_be_next[57]_i_5_n_0\,
      I4 => size(2),
      I5 => size(1),
      O => \mi_wrap_be_next[57]_i_2_n_0\
    );
\mi_wrap_be_next[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[59]_i_3_n_0\,
      I1 => \mi_wrap_be_next[41]_i_3_n_0\,
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[57]_i_3_n_0\
    );
\mi_wrap_be_next[57]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      O => \mi_wrap_be_next[57]_i_4_n_0\
    );
\mi_wrap_be_next[57]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(1),
      O => \mi_wrap_be_next[57]_i_5_n_0\
    );
\mi_wrap_be_next[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0EFE0"
    )
        port map (
      I0 => \mi_wrap_be_next[58]_i_2_n_0\,
      I1 => \mi_wrap_be_next[59]_i_2_n_0\,
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => \mi_wrap_be_next[59]_i_3_n_0\,
      I4 => \mi_wrap_be_next[58]_i_3_n_0\,
      I5 => \mi_wrap_be_next[62]_i_6_n_0\,
      O => \mi_wrap_be_next[58]_i_1_n_0\
    );
\mi_wrap_be_next[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \mi_wrap_be_next[62]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \mi_wrap_be_next[58]_i_2_n_0\
    );
\mi_wrap_be_next[58]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[58]_i_3_n_0\
    );
\mi_wrap_be_next[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next[59]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[59]_i_3_n_0\,
      O => \mi_wrap_be_next[59]_i_1_n_0\
    );
\mi_wrap_be_next[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAA00000000"
    )
        port map (
      I0 => size(2),
      I1 => p_0_in(2),
      I2 => \mi_wrap_be_next[59]_i_4_n_0\,
      I3 => \mi_wrap_be_next[59]_i_5_n_0\,
      I4 => size(0),
      I5 => size(1),
      O => \mi_wrap_be_next[59]_i_2_n_0\
    );
\mi_wrap_be_next[59]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE00AA00"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \mi_wrap_be_next[59]_i_6_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \mi_wrap_be_next[59]_i_7_n_0\,
      O => \mi_wrap_be_next[59]_i_3_n_0\
    );
\mi_wrap_be_next[59]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      O => \mi_wrap_be_next[59]_i_4_n_0\
    );
\mi_wrap_be_next[59]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_3_in,
      I1 => p_2_in,
      I2 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[59]_i_5_n_0\
    );
\mi_wrap_be_next[59]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[59]_i_6_n_0\
    );
\mi_wrap_be_next[59]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(1),
      O => \mi_wrap_be_next[59]_i_7_n_0\
    );
\mi_wrap_be_next[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FF500FF30F500"
    )
        port map (
      I0 => \mi_wrap_be_next[5]_i_4_n_0\,
      I1 => \mi_wrap_be_next[5]_i_5_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \mi_wrap_be_next[6]_i_3_n_0\,
      O => \mi_wrap_be_next[5]_i_2_n_0\
    );
\mi_wrap_be_next[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFAAAFFBAFAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[5]_i_6_n_0\,
      I1 => \mi_wrap_be_next[5]_i_7_n_0\,
      I2 => size(1),
      I3 => size(2),
      I4 => size(0),
      I5 => \mi_wrap_be_next[6]_i_5_n_0\,
      O => \mi_wrap_be_next[5]_i_3_n_0\
    );
\mi_wrap_be_next[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^d\(1),
      O => \mi_wrap_be_next[5]_i_4_n_0\
    );
\mi_wrap_be_next[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F4"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^d\(2),
      O => \mi_wrap_be_next[5]_i_5_n_0\
    );
\mi_wrap_be_next[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => size(2),
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_0_in(4),
      O => \mi_wrap_be_next[5]_i_6_n_0\
    );
\mi_wrap_be_next[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F4"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_2_in,
      O => \mi_wrap_be_next[5]_i_7_n_0\
    );
\mi_wrap_be_next[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAFFFFAEAA"
    )
        port map (
      I0 => \mi_wrap_be_next[61]_i_1_n_0\,
      I1 => \mi_wrap_be_next[60]_i_2_n_0\,
      I2 => \mi_wrap_be_next[60]_i_3_n_0\,
      I3 => \mi_wrap_be_next[60]_i_4_n_0\,
      I4 => \mi_wrap_be_next[60]_i_5_n_0\,
      I5 => \mi_wrap_be_next[60]_i_6_n_0\,
      O => \mi_wrap_be_next[60]_i_1_n_0\
    );
\mi_wrap_be_next[60]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => size(2),
      I2 => size(1),
      O => \mi_wrap_be_next[60]_i_2_n_0\
    );
\mi_wrap_be_next[60]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      O => \mi_wrap_be_next[60]_i_3_n_0\
    );
\mi_wrap_be_next[60]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000D"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_2_in,
      I3 => size(0),
      I4 => p_3_in,
      O => \mi_wrap_be_next[60]_i_4_n_0\
    );
\mi_wrap_be_next[60]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001011"
    )
        port map (
      I0 => \mi_wrap_be_next[60]_i_7_n_0\,
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(1),
      I4 => \^d\(3),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[60]_i_5_n_0\
    );
\mi_wrap_be_next[60]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_wrap_be_next[60]_i_6_n_0\
    );
\mi_wrap_be_next[60]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      O => \mi_wrap_be_next[60]_i_7_n_0\
    );
\mi_wrap_be_next[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA000100"
    )
        port map (
      I0 => size(1),
      I1 => \mi_wrap_be_next[61]_i_2_n_0\,
      I2 => \mi_wrap_be_next[61]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => size(2),
      I5 => \mi_wrap_be_next[61]_i_4_n_0\,
      O => \mi_wrap_be_next[61]_i_1_n_0\
    );
\mi_wrap_be_next[61]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      O => \mi_wrap_be_next[61]_i_2_n_0\
    );
\mi_wrap_be_next[61]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in(4),
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(3),
      I4 => size(0),
      O => \mi_wrap_be_next[61]_i_3_n_0\
    );
\mi_wrap_be_next[61]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF000001"
    )
        port map (
      I0 => \mi_wrap_be_next[61]_i_5_n_0\,
      I1 => \mi_wrap_be_next[61]_i_6_n_0\,
      I2 => \^d\(3),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[61]_i_4_n_0\
    );
\mi_wrap_be_next[61]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[61]_i_5_n_0\
    );
\mi_wrap_be_next[61]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[61]_i_6_n_0\
    );
\mi_wrap_be_next[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2000000F2F2F2F2"
    )
        port map (
      I0 => \mi_wrap_be_next[62]_i_2_n_0\,
      I1 => \mi_wrap_be_next[62]_i_3_n_0\,
      I2 => \mi_wrap_be_next[62]_i_4_n_0\,
      I3 => \mi_wrap_be_next[62]_i_5_n_0\,
      I4 => \mi_wrap_be_next[62]_i_6_n_0\,
      I5 => \mi_wrap_be_next[62]_i_7_n_0\,
      O => \mi_wrap_be_next[62]_i_1_n_0\
    );
\mi_wrap_be_next[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => p_3_in,
      I3 => size(0),
      I4 => p_2_in,
      I5 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[62]_i_2_n_0\
    );
\mi_wrap_be_next[62]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \mi_wrap_be_next[62]_i_3_n_0\
    );
\mi_wrap_be_next[62]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => size(1),
      I1 => size(2),
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[62]_i_4_n_0\
    );
\mi_wrap_be_next[62]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(1),
      O => \mi_wrap_be_next[62]_i_5_n_0\
    );
\mi_wrap_be_next[62]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^d\(3),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^d\(1),
      I5 => \^d\(2),
      O => \mi_wrap_be_next[62]_i_6_n_0\
    );
\mi_wrap_be_next[62]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_wrap_be_next[62]_i_7_n_0\
    );
\mi_wrap_be_next[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F000"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[63]_i_1_n_0\
    );
\mi_wrap_be_next[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000AAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[6]_i_2_n_0\,
      I1 => \mi_wrap_be_next[6]_i_3_n_0\,
      I2 => \mi_wrap_be_next[6]_i_4_n_0\,
      I3 => \^m_axi_awaddr\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \mi_wrap_be_next[7]_i_3_n_0\,
      O => \mi_wrap_be_next[6]_i_1_n_0\
    );
\mi_wrap_be_next[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFEEEEEEE"
    )
        port map (
      I0 => \mi_wrap_be_next[7]_i_2_n_0\,
      I1 => \mi_wrap_be_next[15]_i_2_n_0\,
      I2 => \mi_wrap_be_next[6]_i_5_n_0\,
      I3 => \mi_wrap_be_next[52]_i_3_n_0\,
      I4 => p_0_in(0),
      I5 => size(0),
      O => \mi_wrap_be_next[6]_i_2_n_0\
    );
\mi_wrap_be_next[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^m_axi_awaddr\(2),
      I4 => \mi_wrap_be_next[6]_i_6_n_0\,
      O => \mi_wrap_be_next[6]_i_3_n_0\
    );
\mi_wrap_be_next[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[6]_i_4_n_0\
    );
\mi_wrap_be_next[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => p_2_in,
      I2 => p_3_in,
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => \mi_wrap_be_next[0]_i_5_n_0\,
      O => \mi_wrap_be_next[6]_i_5_n_0\
    );
\mi_wrap_be_next[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[6]_i_6_n_0\
    );
\mi_wrap_be_next[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \mi_wrap_be_next[7]_i_2_n_0\,
      I1 => \mi_wrap_be_next[15]_i_2_n_0\,
      I2 => \mi_wrap_be_next[7]_i_3_n_0\,
      O => \mi_wrap_be_next[7]_i_1_n_0\
    );
\mi_wrap_be_next[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088808880808088"
    )
        port map (
      I0 => size(0),
      I1 => size(1),
      I2 => p_2_in,
      I3 => p_0_in(4),
      I4 => p_0_in(3),
      I5 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[7]_i_2_n_0\
    );
\mi_wrap_be_next[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_wrap_be_next[15]_i_3_n_0\,
      I1 => \mi_wrap_be_next[7]_i_4_n_0\,
      O => \mi_wrap_be_next[7]_i_3_n_0\
    );
\mi_wrap_be_next[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088808880808088"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^d\(2),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^d\(1),
      O => \mi_wrap_be_next[7]_i_4_n_0\
    );
\mi_wrap_be_next[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \mi_wrap_be_next[8]_i_2_n_0\,
      I1 => \mi_wrap_be_next[45]_i_5_n_0\,
      I2 => \mi_wrap_be_next[8]_i_3_n_0\,
      I3 => \mi_wrap_be_next[45]_i_3_n_0\,
      O => \mi_wrap_be_next[8]_i_1_n_0\
    );
\mi_wrap_be_next[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF15FF55AF15AF"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \mi_wrap_be_next[59]_i_7_n_0\,
      I2 => \mi_wrap_be_next[13]_i_6_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \mi_wrap_be_next[40]_i_4_n_0\,
      O => \mi_wrap_be_next[8]_i_2_n_0\
    );
\mi_wrap_be_next[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEA0000AAEA4444"
    )
        port map (
      I0 => size(2),
      I1 => \mi_wrap_be_next[10]_i_5_n_0\,
      I2 => \mi_wrap_be_next[59]_i_5_n_0\,
      I3 => size(0),
      I4 => size(1),
      I5 => \mi_wrap_be_next[40]_i_6_n_0\,
      O => \mi_wrap_be_next[8]_i_3_n_0\
    );
\mi_wrap_be_next[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFCDCDCDCD"
    )
        port map (
      I0 => \mi_wrap_be_next[9]_i_4_n_0\,
      I1 => \mi_wrap_be_next[11]_i_4_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^d\(1),
      I5 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_wrap_be_next[9]_i_2_n_0\
    );
\mi_wrap_be_next[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF0B0A0A"
    )
        port map (
      I0 => \mi_wrap_be_next[9]_i_5_n_0\,
      I1 => \mi_wrap_be_next[41]_i_5_n_0\,
      I2 => size(1),
      I3 => \mi_wrap_be_next[43]_i_2_n_0\,
      I4 => \mi_wrap_be_next[10]_i_5_n_0\,
      I5 => \mi_wrap_be_next[9]_i_6_n_0\,
      O => \mi_wrap_be_next[9]_i_3_n_0\
    );
\mi_wrap_be_next[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFDFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      I3 => \mi_wrap_be_next[25]_i_6_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_wrap_be_next[9]_i_4_n_0\
    );
\mi_wrap_be_next[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => size(2),
      I1 => size(0),
      O => \mi_wrap_be_next[9]_i_5_n_0\
    );
\mi_wrap_be_next[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => size(1),
      I1 => p_0_in(4),
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => size(2),
      O => \mi_wrap_be_next[9]_i_6_n_0\
    );
\mi_wrap_be_next_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[0]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[0]\,
      R => '0'
    );
\mi_wrap_be_next_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[10]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[10]\,
      R => '0'
    );
\mi_wrap_be_next_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next_reg[11]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[11]\,
      R => '0'
    );
\mi_wrap_be_next_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_wrap_be_next[11]_i_2_n_0\,
      I1 => \mi_wrap_be_next[11]_i_3_n_0\,
      O => \mi_wrap_be_next_reg[11]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_wrap_be_next_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[12]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[12]\,
      R => '0'
    );
\mi_wrap_be_next_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[13]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[13]\,
      R => '0'
    );
\mi_wrap_be_next_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[14]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[14]\,
      R => '0'
    );
\mi_wrap_be_next_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[15]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[15]\,
      R => '0'
    );
\mi_wrap_be_next_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[16]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[16]\,
      R => '0'
    );
\mi_wrap_be_next_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[17]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[17]\,
      R => '0'
    );
\mi_wrap_be_next_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[18]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[18]\,
      R => '0'
    );
\mi_wrap_be_next_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[19]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[19]\,
      R => '0'
    );
\mi_wrap_be_next_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[1]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[1]\,
      R => '0'
    );
\mi_wrap_be_next_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[20]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[20]\,
      R => '0'
    );
\mi_wrap_be_next_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[21]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[21]\,
      R => '0'
    );
\mi_wrap_be_next_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[22]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[22]\,
      R => '0'
    );
\mi_wrap_be_next_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[23]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[23]\,
      R => '0'
    );
\mi_wrap_be_next_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[24]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[24]\,
      R => '0'
    );
\mi_wrap_be_next_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[25]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[25]\,
      R => '0'
    );
\mi_wrap_be_next_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[26]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[26]\,
      R => '0'
    );
\mi_wrap_be_next_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[27]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[27]\,
      R => '0'
    );
\mi_wrap_be_next_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[28]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[28]\,
      R => '0'
    );
\mi_wrap_be_next_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[29]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[29]\,
      R => '0'
    );
\mi_wrap_be_next_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[2]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[2]\,
      R => '0'
    );
\mi_wrap_be_next_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[30]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[30]\,
      R => '0'
    );
\mi_wrap_be_next_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[31]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[31]\,
      R => '0'
    );
\mi_wrap_be_next_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[32]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[32]\,
      R => '0'
    );
\mi_wrap_be_next_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[33]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[33]\,
      R => '0'
    );
\mi_wrap_be_next_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[34]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[34]\,
      R => '0'
    );
\mi_wrap_be_next_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[35]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[35]\,
      R => '0'
    );
\mi_wrap_be_next_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[36]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[36]\,
      R => '0'
    );
\mi_wrap_be_next_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[37]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[37]\,
      R => '0'
    );
\mi_wrap_be_next_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[38]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[38]\,
      R => '0'
    );
\mi_wrap_be_next_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[39]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[39]\,
      R => '0'
    );
\mi_wrap_be_next_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[3]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[3]\,
      R => '0'
    );
\mi_wrap_be_next_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[40]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[40]\,
      R => '0'
    );
\mi_wrap_be_next_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[41]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[41]\,
      R => '0'
    );
\mi_wrap_be_next_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next_reg[42]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[42]\,
      R => '0'
    );
\mi_wrap_be_next_reg[42]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_wrap_be_next[42]_i_2_n_0\,
      I1 => \mi_wrap_be_next[42]_i_3_n_0\,
      O => \mi_wrap_be_next_reg[42]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_wrap_be_next_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[43]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[43]\,
      R => '0'
    );
\mi_wrap_be_next_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[44]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[44]\,
      R => '0'
    );
\mi_wrap_be_next_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[45]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[45]\,
      R => '0'
    );
\mi_wrap_be_next_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[46]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[46]\,
      R => '0'
    );
\mi_wrap_be_next_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[47]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[47]\,
      R => '0'
    );
\mi_wrap_be_next_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[48]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[48]\,
      R => '0'
    );
\mi_wrap_be_next_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[49]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[49]\,
      R => '0'
    );
\mi_wrap_be_next_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[4]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[4]\,
      R => '0'
    );
\mi_wrap_be_next_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[50]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[50]\,
      R => '0'
    );
\mi_wrap_be_next_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[51]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[51]\,
      R => '0'
    );
\mi_wrap_be_next_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[52]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[52]\,
      R => '0'
    );
\mi_wrap_be_next_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[53]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[53]\,
      R => '0'
    );
\mi_wrap_be_next_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[54]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[54]\,
      R => '0'
    );
\mi_wrap_be_next_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[55]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[55]\,
      R => '0'
    );
\mi_wrap_be_next_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[56]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[56]\,
      R => '0'
    );
\mi_wrap_be_next_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[57]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[57]\,
      R => '0'
    );
\mi_wrap_be_next_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[58]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[58]\,
      R => '0'
    );
\mi_wrap_be_next_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[59]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[59]\,
      R => '0'
    );
\mi_wrap_be_next_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next_reg[5]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[5]\,
      R => '0'
    );
\mi_wrap_be_next_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_wrap_be_next[5]_i_2_n_0\,
      I1 => \mi_wrap_be_next[5]_i_3_n_0\,
      O => \mi_wrap_be_next_reg[5]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_wrap_be_next_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[60]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[60]\,
      R => '0'
    );
\mi_wrap_be_next_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[61]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[61]\,
      R => '0'
    );
\mi_wrap_be_next_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[62]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[62]\,
      R => '0'
    );
\mi_wrap_be_next_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[63]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[63]\,
      R => '0'
    );
\mi_wrap_be_next_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[6]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[6]\,
      R => '0'
    );
\mi_wrap_be_next_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[7]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[7]\,
      R => '0'
    );
\mi_wrap_be_next_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[8]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[8]\,
      R => '0'
    );
\mi_wrap_be_next_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next_reg[9]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[9]\,
      R => '0'
    );
\mi_wrap_be_next_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_wrap_be_next[9]_i_2_n_0\,
      I1 => \mi_wrap_be_next[9]_i_3_n_0\,
      O => \mi_wrap_be_next_reg[9]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_wrap_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8B00"
    )
        port map (
      I0 => \mi_wrap_cnt[0]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => mi_wrap_cnt(0),
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_wrap_cnt[0]_i_3_n_0\,
      O => \mi_wrap_cnt[0]_i_1_n_0\
    );
\mi_wrap_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[6]\,
      I1 => \mi_wrap_cnt[0]_i_4_n_0\,
      I2 => p_0_in(3),
      I3 => \mi_wrap_cnt[2]_i_6_n_0\,
      I4 => p_0_in(4),
      I5 => \mi_wrap_be_next[2]_i_2_n_0\,
      O => \mi_wrap_cnt[0]_i_2_n_0\
    );
\mi_wrap_cnt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFF0F55335533"
    )
        port map (
      I0 => \^m_axi_awaddr\(6),
      I1 => \mi_wrap_cnt[0]_i_5_n_0\,
      I2 => \^m_axi_awaddr\(5),
      I3 => \mi_wrap_cnt[3]_i_7_n_0\,
      I4 => \^m_axi_awaddr\(4),
      I5 => \mi_wrap_be_next[4]_i_3_n_0\,
      O => \mi_wrap_cnt[0]_i_3_n_0\
    );
\mi_wrap_cnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => size(1),
      I3 => p_0_in(0),
      I4 => \next_mi_addr_reg_n_0_[0]\,
      I5 => size(0),
      O => \mi_wrap_cnt[0]_i_4_n_0\
    );
\mi_wrap_cnt[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^m_axi_awaddr\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^m_axi_awaddr\(0),
      O => \mi_wrap_cnt[0]_i_5_n_0\
    );
\mi_wrap_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \mi_wrap_cnt[1]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^d\(1),
      I3 => \mi_wrap_cnt[1]_i_3_n_0\,
      O => \mi_wrap_cnt[1]_i_1_n_0\
    );
\mi_wrap_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F20202F"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => \mi_wrap_cnt[1]_i_4_n_0\,
      I2 => \^mi_last\,
      I3 => mi_wrap_cnt(0),
      I4 => mi_wrap_cnt(1),
      O => \mi_wrap_cnt[1]_i_2_n_0\
    );
\mi_wrap_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(6),
      I2 => \mi_wrap_be_next[4]_i_3_n_0\,
      I3 => \^m_axi_awaddr\(7),
      I4 => \mi_wrap_cnt[3]_i_7_n_0\,
      I5 => \mi_wrap_cnt[1]_i_5_n_0\,
      O => \mi_wrap_cnt[1]_i_3_n_0\
    );
\mi_wrap_cnt[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB3BC808"
    )
        port map (
      I0 => \mi_wrap_cnt[1]_i_6_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \next_mi_addr_reg_n_0_[7]\,
      I4 => \mi_wrap_cnt[1]_i_7_n_0\,
      O => \mi_wrap_cnt[1]_i_4_n_0\
    );
\mi_wrap_cnt[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(2),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_cnt[1]_i_5_n_0\
    );
\mi_wrap_cnt[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[6]\,
      I1 => size(0),
      I2 => p_0_in(4),
      O => \mi_wrap_cnt[1]_i_6_n_0\
    );
\mi_wrap_cnt[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => size(1),
      I3 => p_0_in(1),
      I4 => size(0),
      I5 => p_0_in(0),
      O => \mi_wrap_cnt[1]_i_7_n_0\
    );
\mi_wrap_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BA00BAFFBA00"
    )
        port map (
      I0 => \mi_wrap_cnt[2]_i_2_n_0\,
      I1 => \mi_wrap_cnt[2]_i_3_n_0\,
      I2 => \mi_wrap_cnt[2]_i_4_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \^d\(2),
      I5 => \mi_wrap_cnt[2]_i_5_n_0\,
      O => \mi_wrap_cnt[2]_i_1_n_0\
    );
\mi_wrap_cnt[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => \^mi_last\,
      I1 => mi_wrap_cnt(0),
      I2 => mi_wrap_cnt(1),
      I3 => mi_wrap_cnt(2),
      O => \mi_wrap_cnt[2]_i_2_n_0\
    );
\mi_wrap_cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFFFFFFFFFF"
    )
        port map (
      I0 => \mi_wrap_be_next[2]_i_2_n_0\,
      I1 => \next_mi_addr_reg_n_0_[8]\,
      I2 => \mi_wrap_cnt[2]_i_6_n_0\,
      I3 => \mi_wrap_cnt[2]_i_7_n_0\,
      I4 => p_2_in,
      I5 => \^mi_last\,
      O => \mi_wrap_cnt[2]_i_3_n_0\
    );
\mi_wrap_cnt[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF7FF"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[7]\,
      I1 => size(0),
      I2 => size(1),
      I3 => size(2),
      I4 => \next_mi_addr_reg_n_0_[6]\,
      O => \mi_wrap_cnt[2]_i_4_n_0\
    );
\mi_wrap_cnt[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_axi_awaddr\(6),
      I1 => \^m_axi_awaddr\(7),
      I2 => \mi_wrap_be_next[4]_i_3_n_0\,
      I3 => \^m_axi_awaddr\(8),
      I4 => \mi_wrap_cnt[3]_i_7_n_0\,
      I5 => \mi_wrap_cnt[2]_i_8_n_0\,
      O => \mi_wrap_cnt[2]_i_5_n_0\
    );
\mi_wrap_cnt[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => size(0),
      O => \mi_wrap_cnt[2]_i_6_n_0\
    );
\mi_wrap_cnt[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(4),
      I3 => size(0),
      I4 => p_0_in(3),
      I5 => size(1),
      O => \mi_wrap_cnt[2]_i_7_n_0\
    );
\mi_wrap_cnt[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^m_axi_awaddr\(2),
      O => \mi_wrap_cnt[2]_i_8_n_0\
    );
\mi_wrap_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEFFFF"
    )
        port map (
      I0 => load_mi_d1,
      I1 => load_mi_d2,
      I2 => m_axi_wready,
      I3 => \^m_axi_wvalid_i_reg_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_cnt[3]_i_1_n_0\
    );
\mi_wrap_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \mi_wrap_cnt[3]_i_3_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^d\(3),
      I3 => \mi_wrap_cnt[3]_i_4_n_0\,
      O => \mi_wrap_cnt[3]_i_2_n_0\
    );
\mi_wrap_cnt[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F20202F"
    )
        port map (
      I0 => p_3_in,
      I1 => \mi_wrap_cnt[3]_i_5_n_0\,
      I2 => \^mi_last\,
      I3 => mi_wrap_cnt(3),
      I4 => \mi_wrap_cnt[3]_i_6_n_0\,
      O => \mi_wrap_cnt[3]_i_3_n_0\
    );
\mi_wrap_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_axi_awaddr\(7),
      I1 => \^m_axi_awaddr\(8),
      I2 => \mi_wrap_be_next[4]_i_3_n_0\,
      I3 => \^m_axi_awaddr\(9),
      I4 => \mi_wrap_cnt[3]_i_7_n_0\,
      I5 => \mi_wrap_cnt[3]_i_8_n_0\,
      O => \mi_wrap_cnt[3]_i_4_n_0\
    );
\mi_wrap_cnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[7]\,
      I1 => \next_mi_addr_reg_n_0_[8]\,
      I2 => \mi_wrap_be_next[2]_i_2_n_0\,
      I3 => data6(3),
      I4 => \mi_wrap_cnt[2]_i_6_n_0\,
      I5 => \mi_wrap_cnt[3]_i_9_n_0\,
      O => \mi_wrap_cnt[3]_i_5_n_0\
    );
\mi_wrap_cnt[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mi_wrap_cnt(2),
      I1 => mi_wrap_cnt(1),
      I2 => mi_wrap_cnt(0),
      O => \mi_wrap_cnt[3]_i_6_n_0\
    );
\mi_wrap_cnt[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_cnt[3]_i_7_n_0\
    );
\mi_wrap_cnt[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \^m_axi_awaddr\(6),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^m_axi_awaddr\(4),
      O => \mi_wrap_cnt[3]_i_8_n_0\
    );
\mi_wrap_cnt[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[6]\,
      I1 => p_0_in(4),
      I2 => size(1),
      I3 => p_0_in(3),
      I4 => size(0),
      I5 => p_0_in(2),
      O => \mi_wrap_cnt[3]_i_9_n_0\
    );
\mi_wrap_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wrap_cnt[3]_i_1_n_0\,
      D => \mi_wrap_cnt[0]_i_1_n_0\,
      Q => mi_wrap_cnt(0),
      R => '0'
    );
\mi_wrap_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wrap_cnt[3]_i_1_n_0\,
      D => \mi_wrap_cnt[1]_i_1_n_0\,
      Q => mi_wrap_cnt(1),
      R => '0'
    );
\mi_wrap_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wrap_cnt[3]_i_1_n_0\,
      D => \mi_wrap_cnt[2]_i_1_n_0\,
      Q => mi_wrap_cnt(2),
      R => '0'
    );
\mi_wrap_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wrap_cnt[3]_i_1_n_0\,
      D => \mi_wrap_cnt[3]_i_2_n_0\,
      Q => mi_wrap_cnt(3),
      R => '0'
    );
\mi_wstrb_mask_d2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005700"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(1),
      I2 => addr(0),
      I3 => \mi_be_d1_reg_n_0_[0]\,
      I4 => \mi_wstrb_mask_d2[3]_i_2_n_0\,
      O => mi_wstrb_mask_d20(0)
    );
\mi_wstrb_mask_d2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D000D000D00"
    )
        port map (
      I0 => mi_first_d1,
      I1 => \mi_wstrb_mask_d2[10]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[10]\,
      I4 => \mi_wstrb_mask_d2[10]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      O => mi_wstrb_mask_d20(10)
    );
\mi_wstrb_mask_d2[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07FF"
    )
        port map (
      I0 => addr(0),
      I1 => addr(1),
      I2 => addr(2),
      I3 => addr(3),
      O => \mi_wstrb_mask_d2[10]_i_2_n_0\
    );
\mi_wstrb_mask_d2[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => index(1),
      I1 => index(2),
      I2 => index(3),
      O => \mi_wstrb_mask_d2[10]_i_3_n_0\
    );
\mi_wstrb_mask_d2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000DDD0000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[11]_i_2_n_0\,
      I2 => mi_first_d1,
      I3 => \mi_wstrb_mask_d2[44]_i_2_n_0\,
      I4 => \mi_be_d1_reg_n_0_[11]\,
      I5 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      O => mi_wstrb_mask_d20(11)
    );
\mi_wstrb_mask_d2[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => index(3),
      I1 => index(1),
      I2 => index(0),
      I3 => index(2),
      O => \mi_wstrb_mask_d2[11]_i_2_n_0\
    );
\mi_wstrb_mask_d2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0000000D00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[31]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[12]\,
      I4 => mi_first_d1,
      I5 => \mi_wstrb_mask_d2[12]_i_2_n_0\,
      O => mi_wstrb_mask_d20(12)
    );
\mi_wstrb_mask_d2[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => addr(2),
      I3 => addr(3),
      O => \mi_wstrb_mask_d2[12]_i_2_n_0\
    );
\mi_wstrb_mask_d2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D000D000D00"
    )
        port map (
      I0 => mi_first_d1,
      I1 => \mi_wstrb_mask_d2[45]_i_3_n_0\,
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[13]\,
      I4 => \mi_wstrb_mask_d2[29]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      O => mi_wstrb_mask_d20(13)
    );
\mi_wstrb_mask_d2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDDDDDDD"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I1 => index(4),
      I2 => index(1),
      I3 => index(2),
      I4 => index(3),
      I5 => \mi_wstrb_mask_d2[14]_i_2_n_0\,
      O => mi_wstrb_mask_d20(14)
    );
\mi_wstrb_mask_d2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000FFFF"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[22]_i_2_n_0\,
      I1 => mi_first_d1,
      I2 => addr(3),
      I3 => addr(2),
      I4 => \mi_be_d1_reg_n_0_[14]\,
      I5 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      O => \mi_wstrb_mask_d2[14]_i_2_n_0\
    );
\mi_wstrb_mask_d2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000F0000000F00"
    )
        port map (
      I0 => index(3),
      I1 => index(2),
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[15]\,
      I4 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[39]_i_2_n_0\,
      O => mi_wstrb_mask_d20(15)
    );
\mi_wstrb_mask_d2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => index(5),
      I1 => \^mi_last_d1_reg_0\,
      I2 => index(4),
      O => \mi_wstrb_mask_d2[15]_i_2_n_0\
    );
\mi_wstrb_mask_d2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAA00000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[19]_i_2_n_0\,
      I1 => addr(4),
      I2 => addr(5),
      I3 => \mi_wstrb_mask_d2[56]_i_3_n_0\,
      I4 => mi_first_d1,
      I5 => \mi_be_d1_reg_n_0_[16]\,
      O => mi_wstrb_mask_d20(16)
    );
\mi_wstrb_mask_d2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888088800000888"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[19]_i_2_n_0\,
      I1 => \mi_be_d1_reg_n_0_[17]\,
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => addr(1),
      I4 => \mi_wstrb_mask_d2[17]_i_2_n_0\,
      I5 => index(0),
      O => mi_wstrb_mask_d20(17)
    );
\mi_wstrb_mask_d2[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => index(2),
      I1 => index(1),
      I2 => \^mi_last_d1_reg_0\,
      I3 => index(5),
      I4 => index(3),
      O => \mi_wstrb_mask_d2[17]_i_2_n_0\
    );
\mi_wstrb_mask_d2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888088800000888"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[19]_i_2_n_0\,
      I1 => \mi_be_d1_reg_n_0_[18]\,
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => \mi_wstrb_mask_d2[22]_i_2_n_0\,
      I4 => \mi_wstrb_mask_d2[26]_i_2_n_0\,
      I5 => index(3),
      O => mi_wstrb_mask_d20(18)
    );
\mi_wstrb_mask_d2[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(4),
      I2 => addr(5),
      O => \mi_wstrb_mask_d2[18]_i_2_n_0\
    );
\mi_wstrb_mask_d2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAA00000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[19]_i_2_n_0\,
      I1 => index(2),
      I2 => index(3),
      I3 => \mi_wstrb_mask_d2[39]_i_2_n_0\,
      I4 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I5 => \mi_be_d1_reg_n_0_[19]\,
      O => mi_wstrb_mask_d20(19)
    );
\mi_wstrb_mask_d2[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555500555555"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      I1 => addr(2),
      I2 => addr(3),
      I3 => addr(5),
      I4 => mi_first_d1,
      I5 => addr(4),
      O => \mi_wstrb_mask_d2[19]_i_2_n_0\
    );
\mi_wstrb_mask_d2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0000000D000D0"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[2]_i_2_n_0\,
      I1 => index(0),
      I2 => \mi_be_d1_reg_n_0_[1]\,
      I3 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I4 => \mi_wstrb_mask_d2[1]_i_2_n_0\,
      I5 => mi_first_d1,
      O => mi_wstrb_mask_d20(1)
    );
\mi_wstrb_mask_d2[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addr(1),
      I1 => addr(2),
      I2 => addr(3),
      O => \mi_wstrb_mask_d2[1]_i_2_n_0\
    );
\mi_wstrb_mask_d2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A008A000A00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[20]_i_2_n_0\,
      I1 => index(4),
      I2 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I3 => \mi_be_d1_reg_n_0_[20]\,
      I4 => index(2),
      I5 => index(3),
      O => mi_wstrb_mask_d20(20)
    );
\mi_wstrb_mask_d2[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555577777"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I1 => addr(3),
      I2 => addr(0),
      I3 => addr(1),
      I4 => addr(2),
      I5 => addr(5),
      O => \mi_wstrb_mask_d2[20]_i_2_n_0\
    );
\mi_wstrb_mask_d2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A0000AA0A0000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[21]_i_2_n_0\,
      I1 => index(4),
      I2 => \^mi_last_d1_reg_0\,
      I3 => index(5),
      I4 => \mi_be_d1_reg_n_0_[21]\,
      I5 => \mi_wstrb_mask_d2[53]_i_2_n_0\,
      O => mi_wstrb_mask_d20(21)
    );
\mi_wstrb_mask_d2[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333377777FFF"
    )
        port map (
      I0 => addr(4),
      I1 => mi_first_d1,
      I2 => addr(2),
      I3 => addr(1),
      I4 => addr(3),
      I5 => addr(5),
      O => \mi_wstrb_mask_d2[21]_i_2_n_0\
    );
\mi_wstrb_mask_d2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000557FFFFF"
    )
        port map (
      I0 => mi_first_d1,
      I1 => \mi_wstrb_mask_d2[22]_i_2_n_0\,
      I2 => addr(2),
      I3 => addr(3),
      I4 => addr(4),
      I5 => \mi_wstrb_mask_d2[22]_i_3_n_0\,
      O => mi_wstrb_mask_d20(22)
    );
\mi_wstrb_mask_d2[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr(0),
      I1 => addr(1),
      O => \mi_wstrb_mask_d2[22]_i_2_n_0\
    );
\mi_wstrb_mask_d2[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FFF0FFFFFFF0FF"
    )
        port map (
      I0 => index(3),
      I1 => \mi_wstrb_mask_d2[62]_i_3_n_0\,
      I2 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[22]\,
      I4 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I5 => index(4),
      O => \mi_wstrb_mask_d2[22]_i_3_n_0\
    );
\mi_wstrb_mask_d2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000300030"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[55]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[55]_i_4_n_0\,
      I2 => \mi_be_d1_reg_n_0_[23]\,
      I3 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I4 => index(4),
      I5 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      O => mi_wstrb_mask_d20(23)
    );
\mi_wstrb_mask_d2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000005D0000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[55]_i_4_n_0\,
      I1 => \mi_wstrb_mask_d2[56]_i_3_n_0\,
      I2 => addr(2),
      I3 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I4 => \mi_be_d1_reg_n_0_[24]\,
      I5 => \mi_wstrb_mask_d2[26]_i_3_n_0\,
      O => mi_wstrb_mask_d20(24)
    );
\mi_wstrb_mask_d2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A200A200A2A2A2"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[25]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[26]_i_2_n_0\,
      I2 => index(0),
      I3 => \mi_wstrb_mask_d2[55]_i_4_n_0\,
      I4 => addr(1),
      I5 => addr(2),
      O => mi_wstrb_mask_d20(25)
    );
\mi_wstrb_mask_d2[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440004444"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I1 => \mi_be_d1_reg_n_0_[25]\,
      I2 => index(3),
      I3 => index(4),
      I4 => \^mi_last_d1_reg_0\,
      I5 => index(5),
      O => \mi_wstrb_mask_d2[25]_i_2_n_0\
    );
\mi_wstrb_mask_d2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D0"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[55]_i_4_n_0\,
      I1 => \mi_wstrb_mask_d2[58]_i_2_n_0\,
      I2 => \mi_be_d1_reg_n_0_[26]\,
      I3 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I4 => \mi_wstrb_mask_d2[26]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[26]_i_3_n_0\,
      O => mi_wstrb_mask_d20(26)
    );
\mi_wstrb_mask_d2[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => index(5),
      I1 => \^mi_last_d1_reg_0\,
      I2 => index(1),
      I3 => index(2),
      O => \mi_wstrb_mask_d2[26]_i_2_n_0\
    );
\mi_wstrb_mask_d2[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => index(5),
      I1 => \^mi_last_d1_reg_0\,
      I2 => index(4),
      I3 => index(3),
      O => \mi_wstrb_mask_d2[26]_i_3_n_0\
    );
\mi_wstrb_mask_d2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5D5D555"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I1 => index(3),
      I2 => index(4),
      I3 => \mi_wstrb_mask_d2[39]_i_2_n_0\,
      I4 => index(2),
      I5 => \mi_wstrb_mask_d2[27]_i_2_n_0\,
      O => mi_wstrb_mask_d20(27)
    );
\mi_wstrb_mask_d2[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF00FF00FF"
    )
        port map (
      I0 => addr(4),
      I1 => addr(2),
      I2 => addr(3),
      I3 => \mi_be_d1_reg_n_0_[27]\,
      I4 => addr(5),
      I5 => mi_first_d1,
      O => \mi_wstrb_mask_d2[27]_i_2_n_0\
    );
\mi_wstrb_mask_d2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA00000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[28]_i_2_n_0\,
      I1 => addr(3),
      I2 => addr(4),
      I3 => addr(2),
      I4 => \mi_wstrb_mask_d2[28]_i_3_n_0\,
      I5 => \mi_be_d1_reg_n_0_[28]\,
      O => mi_wstrb_mask_d20(28)
    );
\mi_wstrb_mask_d2[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8FFF0FF"
    )
        port map (
      I0 => index(3),
      I1 => index(2),
      I2 => index(5),
      I3 => \^mi_last_d1_reg_0\,
      I4 => index(4),
      I5 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      O => \mi_wstrb_mask_d2[28]_i_2_n_0\
    );
\mi_wstrb_mask_d2[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(1),
      I2 => addr(0),
      O => \mi_wstrb_mask_d2[28]_i_3_n_0\
    );
\mi_wstrb_mask_d2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000D0D0D0"
    )
        port map (
      I0 => addr(4),
      I1 => \mi_wstrb_mask_d2[29]_i_2_n_0\,
      I2 => \mi_be_d1_reg_n_0_[29]\,
      I3 => \mi_wstrb_mask_d2[29]_i_3_n_0\,
      I4 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[29]_i_4_n_0\,
      O => mi_wstrb_mask_d20(29)
    );
\mi_wstrb_mask_d2[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      I2 => addr(3),
      I3 => mi_first_d1,
      O => \mi_wstrb_mask_d2[29]_i_2_n_0\
    );
\mi_wstrb_mask_d2[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      O => \mi_wstrb_mask_d2[29]_i_3_n_0\
    );
\mi_wstrb_mask_d2[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(5),
      I2 => index(4),
      I3 => \^mi_last_d1_reg_0\,
      I4 => index(5),
      O => \mi_wstrb_mask_d2[29]_i_4_n_0\
    );
\mi_wstrb_mask_d2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007F00"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(0),
      I2 => addr(1),
      I3 => \mi_be_d1_reg_n_0_[2]\,
      I4 => \mi_wstrb_mask_d2[2]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[3]_i_2_n_0\,
      O => mi_wstrb_mask_d20(2)
    );
\mi_wstrb_mask_d2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => index(3),
      I1 => index(4),
      I2 => index(2),
      I3 => index(1),
      I4 => \^mi_last_d1_reg_0\,
      I5 => index(5),
      O => \mi_wstrb_mask_d2[2]_i_2_n_0\
    );
\mi_wstrb_mask_d2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDDDDDDD"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(5),
      I2 => index(1),
      I3 => index(2),
      I4 => index(3),
      I5 => \mi_wstrb_mask_d2[30]_i_2_n_0\,
      O => mi_wstrb_mask_d20(30)
    );
\mi_wstrb_mask_d2[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF80FFFF"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[22]_i_2_n_0\,
      I1 => addr(2),
      I2 => \mi_wstrb_mask_d2[55]_i_4_n_0\,
      I3 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I4 => \mi_be_d1_reg_n_0_[30]\,
      I5 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      O => \mi_wstrb_mask_d2[30]_i_2_n_0\
    );
\mi_wstrb_mask_d2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000550000005500"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I1 => index(4),
      I2 => \mi_wstrb_mask_d2[31]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[31]\,
      I4 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[39]_i_2_n_0\,
      O => mi_wstrb_mask_d20(31)
    );
\mi_wstrb_mask_d2[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => index(3),
      I1 => index(2),
      O => \mi_wstrb_mask_d2[31]_i_2_n_0\
    );
\mi_wstrb_mask_d2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100011001100"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[39]_i_3_n_0\,
      I1 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I2 => \mi_wstrb_mask_d2[49]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[32]\,
      I4 => addr(0),
      I5 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      O => mi_wstrb_mask_d20(32)
    );
\mi_wstrb_mask_d2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000000000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[33]_i_2_n_0\,
      I1 => index(2),
      I2 => index(3),
      I3 => index(4),
      I4 => \mi_wstrb_mask_d2[33]_i_3_n_0\,
      I5 => \mi_be_d1_reg_n_0_[33]\,
      O => mi_wstrb_mask_d20(33)
    );
\mi_wstrb_mask_d2[33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => \^mi_last_d1_reg_0\,
      O => \mi_wstrb_mask_d2[33]_i_2_n_0\
    );
\mi_wstrb_mask_d2[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000010F0F0F0F"
    )
        port map (
      I0 => addr(1),
      I1 => addr(2),
      I2 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I3 => addr(4),
      I4 => addr(3),
      I5 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      O => \mi_wstrb_mask_d2[33]_i_3_n_0\
    );
\mi_wstrb_mask_d2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFEF"
    )
        port map (
      I0 => index(3),
      I1 => index(4),
      I2 => \^mi_last_d1_reg_0\,
      I3 => index(2),
      I4 => index(1),
      I5 => \mi_wstrb_mask_d2[34]_i_2_n_0\,
      O => mi_wstrb_mask_d20(34)
    );
\mi_wstrb_mask_d2[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFCFFFCFDFCF"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[58]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I2 => \mi_be_d1_reg_n_0_[34]\,
      I3 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I4 => addr(3),
      I5 => addr(4),
      O => \mi_wstrb_mask_d2[34]_i_2_n_0\
    );
\mi_wstrb_mask_d2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0000008A00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[35]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[48]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[35]\,
      I4 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I5 => addr(4),
      O => mi_wstrb_mask_d20(35)
    );
\mi_wstrb_mask_d2[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFEFFFEFF"
    )
        port map (
      I0 => index(4),
      I1 => index(3),
      I2 => index(2),
      I3 => \^mi_last_d1_reg_0\,
      I4 => index(0),
      I5 => index(1),
      O => \mi_wstrb_mask_d2[35]_i_2_n_0\
    );
\mi_wstrb_mask_d2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057FFFFFF"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      I2 => addr(0),
      I3 => addr(5),
      I4 => mi_first_d1,
      I5 => \mi_wstrb_mask_d2[36]_i_2_n_0\,
      O => mi_wstrb_mask_d20(36)
    );
\mi_wstrb_mask_d2[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F44FFFF"
    )
        port map (
      I0 => index(2),
      I1 => \mi_wstrb_mask_d2[40]_i_4_n_0\,
      I2 => index(5),
      I3 => \^mi_last_d1_reg_0\,
      I4 => \mi_be_d1_reg_n_0_[36]\,
      I5 => \mi_wstrb_mask_d2[39]_i_3_n_0\,
      O => \mi_wstrb_mask_d2[36]_i_2_n_0\
    );
\mi_wstrb_mask_d2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000D00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[40]_i_4_n_0\,
      I1 => \mi_wstrb_mask_d2[37]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[37]_i_3_n_0\,
      I3 => \mi_be_d1_reg_n_0_[37]\,
      I4 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[39]_i_3_n_0\,
      O => mi_wstrb_mask_d20(37)
    );
\mi_wstrb_mask_d2[37]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => index(2),
      I1 => index(0),
      I2 => index(1),
      O => \mi_wstrb_mask_d2[37]_i_2_n_0\
    );
\mi_wstrb_mask_d2[37]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(5),
      I2 => addr(1),
      I3 => addr(2),
      O => \mi_wstrb_mask_d2[37]_i_3_n_0\
    );
\mi_wstrb_mask_d2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEFEFEF"
    )
        port map (
      I0 => index(3),
      I1 => index(4),
      I2 => \^mi_last_d1_reg_0\,
      I3 => index(2),
      I4 => index(1),
      I5 => \mi_wstrb_mask_d2[38]_i_2_n_0\,
      O => mi_wstrb_mask_d20(38)
    );
\mi_wstrb_mask_d2[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F88FFFF"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[37]_i_3_n_0\,
      I1 => addr(0),
      I2 => index(5),
      I3 => \^mi_last_d1_reg_0\,
      I4 => \mi_be_d1_reg_n_0_[38]\,
      I5 => \mi_wstrb_mask_d2[39]_i_3_n_0\,
      O => \mi_wstrb_mask_d2[38]_i_2_n_0\
    );
\mi_wstrb_mask_d2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000D50000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[40]_i_4_n_0\,
      I1 => \mi_wstrb_mask_d2[39]_i_2_n_0\,
      I2 => index(2),
      I3 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I4 => \mi_be_d1_reg_n_0_[39]\,
      I5 => \mi_wstrb_mask_d2[39]_i_3_n_0\,
      O => mi_wstrb_mask_d20(39)
    );
\mi_wstrb_mask_d2[39]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => index(1),
      I1 => index(0),
      O => \mi_wstrb_mask_d2[39]_i_2_n_0\
    );
\mi_wstrb_mask_d2[39]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(5),
      I2 => addr(3),
      I3 => addr(4),
      O => \mi_wstrb_mask_d2[39]_i_3_n_0\
    );
\mi_wstrb_mask_d2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[35]_i_2_n_0\,
      I1 => index(5),
      I2 => \mi_be_d1_reg_n_0_[3]\,
      I3 => \mi_wstrb_mask_d2[3]_i_2_n_0\,
      O => mi_wstrb_mask_d20(3)
    );
\mi_wstrb_mask_d2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(5),
      I2 => addr(4),
      I3 => addr(3),
      I4 => addr(2),
      O => \mi_wstrb_mask_d2[3]_i_2_n_0\
    );
\mi_wstrb_mask_d2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002F00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[40]_i_2_n_0\,
      I1 => addr(4),
      I2 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[40]\,
      I4 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[40]_i_4_n_0\,
      O => mi_wstrb_mask_d20(40)
    );
\mi_wstrb_mask_d2[40]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => addr(2),
      I1 => addr(0),
      I2 => addr(1),
      I3 => addr(3),
      O => \mi_wstrb_mask_d2[40]_i_2_n_0\
    );
\mi_wstrb_mask_d2[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(5),
      O => \mi_wstrb_mask_d2[40]_i_3_n_0\
    );
\mi_wstrb_mask_d2[40]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => index(3),
      I1 => index(4),
      I2 => \^mi_last_d1_reg_0\,
      O => \mi_wstrb_mask_d2[40]_i_4_n_0\
    );
\mi_wstrb_mask_d2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7555555"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I1 => \mi_wstrb_mask_d2[41]_i_2_n_0\,
      I2 => index(2),
      I3 => index(3),
      I4 => index(5),
      I5 => \mi_wstrb_mask_d2[41]_i_3_n_0\,
      O => mi_wstrb_mask_d20(41)
    );
\mi_wstrb_mask_d2[41]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => index(1),
      I1 => index(0),
      O => \mi_wstrb_mask_d2[41]_i_2_n_0\
    );
\mi_wstrb_mask_d2[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFE0FF00FF"
    )
        port map (
      I0 => addr(1),
      I1 => addr(2),
      I2 => addr(3),
      I3 => \mi_be_d1_reg_n_0_[41]\,
      I4 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I5 => addr(4),
      O => \mi_wstrb_mask_d2[41]_i_3_n_0\
    );
\mi_wstrb_mask_d2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222AA2A00000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[42]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I2 => addr(3),
      I3 => \mi_wstrb_mask_d2[58]_i_2_n_0\,
      I4 => addr(4),
      I5 => \mi_be_d1_reg_n_0_[42]\,
      O => mi_wstrb_mask_d20(42)
    );
\mi_wstrb_mask_d2[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE00000FFFFFFFF"
    )
        port map (
      I0 => index(1),
      I1 => index(2),
      I2 => index(3),
      I3 => index(4),
      I4 => index(5),
      I5 => \^mi_last_d1_reg_0\,
      O => \mi_wstrb_mask_d2[42]_i_2_n_0\
    );
\mi_wstrb_mask_d2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A002A002A002A00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[43]_i_2_n_0\,
      I1 => addr(4),
      I2 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[43]\,
      I4 => addr(2),
      I5 => addr(3),
      O => mi_wstrb_mask_d20(43)
    );
\mi_wstrb_mask_d2[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888000FFFFFFFF"
    )
        port map (
      I0 => index(5),
      I1 => index(3),
      I2 => index(1),
      I3 => index(0),
      I4 => index(2),
      I5 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      O => \mi_wstrb_mask_d2[43]_i_2_n_0\
    );
\mi_wstrb_mask_d2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000BFF0000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[56]_i_3_n_0\,
      I1 => \mi_wstrb_mask_d2[44]_i_2_n_0\,
      I2 => addr(4),
      I3 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I4 => \mi_be_d1_reg_n_0_[44]\,
      I5 => \mi_wstrb_mask_d2[47]_i_2_n_0\,
      O => mi_wstrb_mask_d20(44)
    );
\mi_wstrb_mask_d2[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr(3),
      I1 => addr(2),
      O => \mi_wstrb_mask_d2[44]_i_2_n_0\
    );
\mi_wstrb_mask_d2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004004400000044"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[47]_i_2_n_0\,
      I1 => \mi_be_d1_reg_n_0_[45]\,
      I2 => addr(4),
      I3 => \mi_wstrb_mask_d2[45]_i_2_n_0\,
      I4 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[45]_i_3_n_0\,
      O => mi_wstrb_mask_d20(45)
    );
\mi_wstrb_mask_d2[45]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020202"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(1),
      I2 => index(0),
      I3 => index(5),
      I4 => index(4),
      O => \mi_wstrb_mask_d2[45]_i_2_n_0\
    );
\mi_wstrb_mask_d2[45]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => addr(3),
      I1 => addr(1),
      I2 => addr(2),
      O => \mi_wstrb_mask_d2[45]_i_3_n_0\
    );
\mi_wstrb_mask_d2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D0"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I1 => index(1),
      I2 => \mi_be_d1_reg_n_0_[46]\,
      I3 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I4 => \mi_wstrb_mask_d2[46]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[47]_i_2_n_0\,
      O => mi_wstrb_mask_d20(46)
    );
\mi_wstrb_mask_d2[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => addr(5),
      I1 => mi_first_d1,
      I2 => addr(0),
      I3 => addr(2),
      I4 => addr(1),
      I5 => addr(3),
      O => \mi_wstrb_mask_d2[46]_i_2_n_0\
    );
\mi_wstrb_mask_d2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044040404"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I1 => \mi_be_d1_reg_n_0_[47]\,
      I2 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I3 => index(0),
      I4 => index(1),
      I5 => \mi_wstrb_mask_d2[47]_i_2_n_0\,
      O => mi_wstrb_mask_d20(47)
    );
\mi_wstrb_mask_d2[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C4C4C4C"
    )
        port map (
      I0 => index(4),
      I1 => \^mi_last_d1_reg_0\,
      I2 => index(5),
      I3 => index(3),
      I4 => index(2),
      O => \mi_wstrb_mask_d2[47]_i_2_n_0\
    );
\mi_wstrb_mask_d2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222222A2"
    )
        port map (
      I0 => \mi_be_d1_reg_n_0_[48]\,
      I1 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[48]_i_2_n_0\,
      I3 => addr(0),
      I4 => addr(1),
      I5 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      O => mi_wstrb_mask_d20(48)
    );
\mi_wstrb_mask_d2[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr(3),
      I1 => addr(2),
      O => \mi_wstrb_mask_d2[48]_i_2_n_0\
    );
\mi_wstrb_mask_d2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000005D0000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[49]_i_2_n_0\,
      I2 => addr(3),
      I3 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I4 => \mi_be_d1_reg_n_0_[49]\,
      I5 => \mi_wstrb_mask_d2[49]_i_3_n_0\,
      O => mi_wstrb_mask_d20(49)
    );
\mi_wstrb_mask_d2[49]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      O => \mi_wstrb_mask_d2[49]_i_2_n_0\
    );
\mi_wstrb_mask_d2[49]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(1),
      I2 => index(0),
      I3 => index(2),
      I4 => index(3),
      O => \mi_wstrb_mask_d2[49]_i_3_n_0\
    );
\mi_wstrb_mask_d2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000707070"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[28]_i_3_n_0\,
      I1 => addr(2),
      I2 => \mi_be_d1_reg_n_0_[4]\,
      I3 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      I4 => \mi_wstrb_mask_d2[52]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[7]_i_2_n_0\,
      O => mi_wstrb_mask_d20(4)
    );
\mi_wstrb_mask_d2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000007FFFF"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => addr(2),
      I3 => addr(3),
      I4 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[50]_i_2_n_0\,
      O => mi_wstrb_mask_d20(50)
    );
\mi_wstrb_mask_d2[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0002FFFFFFFF"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(3),
      I2 => index(2),
      I3 => index(1),
      I4 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I5 => \mi_be_d1_reg_n_0_[50]\,
      O => \mi_wstrb_mask_d2[50]_i_2_n_0\
    );
\mi_wstrb_mask_d2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000570000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I1 => addr(3),
      I2 => addr(2),
      I3 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I4 => \mi_be_d1_reg_n_0_[51]\,
      I5 => \mi_wstrb_mask_d2[51]_i_2_n_0\,
      O => mi_wstrb_mask_d20(51)
    );
\mi_wstrb_mask_d2[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => index(1),
      I1 => index(0),
      I2 => \^mi_last_d1_reg_0\,
      I3 => index(2),
      I4 => index(3),
      O => \mi_wstrb_mask_d2[51]_i_2_n_0\
    );
\mi_wstrb_mask_d2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000D0D0D0"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[52]_i_2_n_0\,
      I2 => \mi_be_d1_reg_n_0_[52]\,
      I3 => \^mi_last_d1_reg_0\,
      I4 => \mi_wstrb_mask_d2[52]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      O => mi_wstrb_mask_d20(52)
    );
\mi_wstrb_mask_d2[52]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => addr(3),
      I1 => addr(0),
      I2 => addr(1),
      I3 => addr(2),
      O => \mi_wstrb_mask_d2[52]_i_2_n_0\
    );
\mi_wstrb_mask_d2[52]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => index(3),
      I1 => index(2),
      O => \mi_wstrb_mask_d2[52]_i_3_n_0\
    );
\mi_wstrb_mask_d2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0000000D00"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => \mi_wstrb_mask_d2[53]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I3 => \mi_be_d1_reg_n_0_[53]\,
      I4 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[53]_i_3_n_0\,
      O => mi_wstrb_mask_d20(53)
    );
\mi_wstrb_mask_d2[53]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => index(3),
      I1 => index(1),
      I2 => index(0),
      I3 => index(2),
      O => \mi_wstrb_mask_d2[53]_i_2_n_0\
    );
\mi_wstrb_mask_d2[53]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => addr(3),
      I1 => addr(1),
      I2 => addr(2),
      O => \mi_wstrb_mask_d2[53]_i_3_n_0\
    );
\mi_wstrb_mask_d2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D000D000D00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[54]_i_3_n_0\,
      I2 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I3 => \mi_be_d1_reg_n_0_[54]\,
      I4 => \mi_wstrb_mask_d2[54]_i_4_n_0\,
      I5 => \^mi_last_d1_reg_0\,
      O => mi_wstrb_mask_d20(54)
    );
\mi_wstrb_mask_d2[54]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr(5),
      I1 => mi_first_d1,
      O => \mi_wstrb_mask_d2[54]_i_2_n_0\
    );
\mi_wstrb_mask_d2[54]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFFFF"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => addr(2),
      I3 => addr(3),
      I4 => addr(4),
      O => \mi_wstrb_mask_d2[54]_i_3_n_0\
    );
\mi_wstrb_mask_d2[54]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => index(3),
      I1 => index(1),
      I2 => index(2),
      O => \mi_wstrb_mask_d2[54]_i_4_n_0\
    );
\mi_wstrb_mask_d2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D000D000D00"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => \mi_wstrb_mask_d2[55]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I3 => \mi_be_d1_reg_n_0_[55]\,
      I4 => addr(5),
      I5 => \mi_wstrb_mask_d2[55]_i_4_n_0\,
      O => mi_wstrb_mask_d20(55)
    );
\mi_wstrb_mask_d2[55]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => index(3),
      I1 => index(2),
      I2 => index(1),
      I3 => index(0),
      O => \mi_wstrb_mask_d2[55]_i_2_n_0\
    );
\mi_wstrb_mask_d2[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(5),
      I2 => index(4),
      O => \mi_wstrb_mask_d2[55]_i_3_n_0\
    );
\mi_wstrb_mask_d2[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addr(3),
      I1 => addr(4),
      I2 => mi_first_d1,
      O => \mi_wstrb_mask_d2[55]_i_4_n_0\
    );
\mi_wstrb_mask_d2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF000000000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I1 => addr(2),
      I2 => \mi_wstrb_mask_d2[56]_i_3_n_0\,
      I3 => addr(3),
      I4 => \mi_wstrb_mask_d2[62]_i_4_n_0\,
      I5 => \mi_be_d1_reg_n_0_[56]\,
      O => mi_wstrb_mask_d20(56)
    );
\mi_wstrb_mask_d2[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(5),
      I2 => addr(4),
      O => \mi_wstrb_mask_d2[56]_i_2_n_0\
    );
\mi_wstrb_mask_d2[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr(0),
      I1 => addr(1),
      O => \mi_wstrb_mask_d2[56]_i_3_n_0\
    );
\mi_wstrb_mask_d2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFF0000"
    )
        port map (
      I0 => index(2),
      I1 => index(1),
      I2 => index(0),
      I3 => \^mi_last_d1_reg_0\,
      I4 => \mi_be_d1_reg_n_0_[57]\,
      I5 => \mi_wstrb_mask_d2[57]_i_2_n_0\,
      O => mi_wstrb_mask_d20(57)
    );
\mi_wstrb_mask_d2[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5555555555555"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[62]_i_4_n_0\,
      I1 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I2 => addr(1),
      I3 => addr(2),
      I4 => addr(4),
      I5 => addr(3),
      O => \mi_wstrb_mask_d2[57]_i_2_n_0\
    );
\mi_wstrb_mask_d2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0D0D000000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[60]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[58]_i_2_n_0\,
      I2 => \mi_be_d1_reg_n_0_[58]\,
      I3 => \mi_wstrb_mask_d2[58]_i_3_n_0\,
      I4 => \^mi_last_d1_reg_0\,
      I5 => \mi_wstrb_mask_d2[62]_i_4_n_0\,
      O => mi_wstrb_mask_d20(58)
    );
\mi_wstrb_mask_d2[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      I2 => addr(0),
      O => \mi_wstrb_mask_d2[58]_i_2_n_0\
    );
\mi_wstrb_mask_d2[58]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => index(2),
      I1 => index(1),
      O => \mi_wstrb_mask_d2[58]_i_3_n_0\
    );
\mi_wstrb_mask_d2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000700070007000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[59]_i_2_n_0\,
      I1 => \^mi_last_d1_reg_0\,
      I2 => \mi_wstrb_mask_d2[62]_i_4_n_0\,
      I3 => \mi_be_d1_reg_n_0_[59]\,
      I4 => \mi_wstrb_mask_d2[59]_i_3_n_0\,
      I5 => addr(4),
      O => mi_wstrb_mask_d20(59)
    );
\mi_wstrb_mask_d2[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => index(2),
      I1 => index(0),
      I2 => index(1),
      O => \mi_wstrb_mask_d2[59]_i_2_n_0\
    );
\mi_wstrb_mask_d2[59]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(5),
      I2 => addr(2),
      I3 => addr(3),
      O => \mi_wstrb_mask_d2[59]_i_3_n_0\
    );
\mi_wstrb_mask_d2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FD00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I1 => index(4),
      I2 => \mi_wstrb_mask_d2[53]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[5]\,
      I4 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[5]_i_2_n_0\,
      O => mi_wstrb_mask_d20(5)
    );
\mi_wstrb_mask_d2[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(2),
      I2 => addr(1),
      I3 => addr(3),
      O => \mi_wstrb_mask_d2[5]_i_2_n_0\
    );
\mi_wstrb_mask_d2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000777F0000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[60]_i_2_n_0\,
      I1 => addr(2),
      I2 => addr(1),
      I3 => addr(0),
      I4 => \mi_be_d1_reg_n_0_[60]\,
      I5 => \mi_wstrb_mask_d2[63]_i_3_n_0\,
      O => mi_wstrb_mask_d20(60)
    );
\mi_wstrb_mask_d2[60]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addr(5),
      I1 => mi_first_d1,
      I2 => addr(4),
      I3 => addr(3),
      O => \mi_wstrb_mask_d2[60]_i_2_n_0\
    );
\mi_wstrb_mask_d2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FD00"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(1),
      I2 => index(0),
      I3 => \mi_be_d1_reg_n_0_[61]\,
      I4 => \mi_wstrb_mask_d2[62]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[63]_i_3_n_0\,
      O => mi_wstrb_mask_d20(61)
    );
\mi_wstrb_mask_d2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070007000000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[62]_i_2_n_0\,
      I1 => addr(0),
      I2 => \mi_be_d1_reg_n_0_[62]\,
      I3 => \^mi_last_d1_reg_0\,
      I4 => \mi_wstrb_mask_d2[62]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[62]_i_4_n_0\,
      O => mi_wstrb_mask_d20(62)
    );
\mi_wstrb_mask_d2[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => addr(3),
      I1 => addr(4),
      I2 => addr(2),
      I3 => addr(1),
      I4 => addr(5),
      I5 => mi_first_d1,
      O => \mi_wstrb_mask_d2[62]_i_2_n_0\
    );
\mi_wstrb_mask_d2[62]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => index(2),
      I1 => index(1),
      O => \mi_wstrb_mask_d2[62]_i_3_n_0\
    );
\mi_wstrb_mask_d2[62]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => index(4),
      I1 => index(3),
      I2 => index(5),
      I3 => \^mi_last_d1_reg_0\,
      O => \mi_wstrb_mask_d2[62]_i_4_n_0\
    );
\mi_wstrb_mask_d2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8000000000"
    )
        port map (
      I0 => first_load_mi_d1,
      I1 => \^m_axi_wvalid_i_reg_0\,
      I2 => m_axi_wready,
      I3 => load_mi_d2,
      I4 => load_mi_d1,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => mi_wstrb_mask_d2
    );
\mi_wstrb_mask_d2[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D500"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(0),
      I2 => index(1),
      I3 => \mi_be_d1_reg_n_0_[63]\,
      I4 => \mi_wstrb_mask_d2[63]_i_3_n_0\,
      O => mi_wstrb_mask_d20(63)
    );
\mi_wstrb_mask_d2[63]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(3),
      I2 => index(2),
      I3 => index(4),
      I4 => index(5),
      O => \mi_wstrb_mask_d2[63]_i_3_n_0\
    );
\mi_wstrb_mask_d2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A200A2A2"
    )
        port map (
      I0 => \mi_be_d1_reg_n_0_[6]\,
      I1 => mi_first_d1,
      I2 => \mi_wstrb_mask_d2[6]_i_2_n_0\,
      I3 => index(5),
      I4 => \mi_wstrb_mask_d2[40]_i_4_n_0\,
      I5 => \mi_wstrb_mask_d2[62]_i_3_n_0\,
      O => mi_wstrb_mask_d20(6)
    );
\mi_wstrb_mask_d2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010101010101"
    )
        port map (
      I0 => addr(5),
      I1 => addr(4),
      I2 => addr(3),
      I3 => addr(2),
      I4 => addr(0),
      I5 => addr(1),
      O => \mi_wstrb_mask_d2[6]_i_2_n_0\
    );
\mi_wstrb_mask_d2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDDD0000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      I1 => index(3),
      I2 => index(2),
      I3 => \mi_wstrb_mask_d2[39]_i_2_n_0\,
      I4 => \mi_be_d1_reg_n_0_[7]\,
      I5 => \mi_wstrb_mask_d2[7]_i_2_n_0\,
      O => mi_wstrb_mask_d20(7)
    );
\mi_wstrb_mask_d2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(5),
      I2 => addr(4),
      I3 => addr(3),
      O => \mi_wstrb_mask_d2[7]_i_2_n_0\
    );
\mi_wstrb_mask_d2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0000000D00"
    )
        port map (
      I0 => mi_first_d1,
      I1 => \mi_wstrb_mask_d2[40]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[8]\,
      I4 => \mi_wstrb_mask_d2[40]_i_4_n_0\,
      I5 => index(5),
      O => mi_wstrb_mask_d20(8)
    );
\mi_wstrb_mask_d2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0000000D00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[9]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[9]\,
      I4 => mi_first_d1,
      I5 => \mi_wstrb_mask_d2[9]_i_3_n_0\,
      O => mi_wstrb_mask_d20(9)
    );
\mi_wstrb_mask_d2[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => index(3),
      I1 => index(2),
      I2 => index(1),
      I3 => index(0),
      O => \mi_wstrb_mask_d2[9]_i_2_n_0\
    );
\mi_wstrb_mask_d2[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => addr(1),
      I1 => addr(2),
      I2 => addr(3),
      O => \mi_wstrb_mask_d2[9]_i_3_n_0\
    );
\mi_wstrb_mask_d2_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(0),
      Q => \mi_wstrb_mask_d2_reg_n_0_[0]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(10),
      Q => \mi_wstrb_mask_d2_reg_n_0_[10]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(11),
      Q => \mi_wstrb_mask_d2_reg_n_0_[11]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(12),
      Q => \mi_wstrb_mask_d2_reg_n_0_[12]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(13),
      Q => \mi_wstrb_mask_d2_reg_n_0_[13]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(14),
      Q => \mi_wstrb_mask_d2_reg_n_0_[14]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(15),
      Q => \mi_wstrb_mask_d2_reg_n_0_[15]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(16),
      Q => \mi_wstrb_mask_d2_reg_n_0_[16]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(17),
      Q => \mi_wstrb_mask_d2_reg_n_0_[17]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(18),
      Q => \mi_wstrb_mask_d2_reg_n_0_[18]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(19),
      Q => \mi_wstrb_mask_d2_reg_n_0_[19]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(1),
      Q => \mi_wstrb_mask_d2_reg_n_0_[1]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(20),
      Q => \mi_wstrb_mask_d2_reg_n_0_[20]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(21),
      Q => \mi_wstrb_mask_d2_reg_n_0_[21]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(22),
      Q => \mi_wstrb_mask_d2_reg_n_0_[22]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(23),
      Q => \mi_wstrb_mask_d2_reg_n_0_[23]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(24),
      Q => \mi_wstrb_mask_d2_reg_n_0_[24]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(25),
      Q => \mi_wstrb_mask_d2_reg_n_0_[25]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(26),
      Q => \mi_wstrb_mask_d2_reg_n_0_[26]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(27),
      Q => \mi_wstrb_mask_d2_reg_n_0_[27]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(28),
      Q => \mi_wstrb_mask_d2_reg_n_0_[28]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(29),
      Q => \mi_wstrb_mask_d2_reg_n_0_[29]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(2),
      Q => \mi_wstrb_mask_d2_reg_n_0_[2]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(30),
      Q => \mi_wstrb_mask_d2_reg_n_0_[30]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(31),
      Q => \mi_wstrb_mask_d2_reg_n_0_[31]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(32),
      Q => \mi_wstrb_mask_d2_reg_n_0_[32]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[33]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(33),
      Q => \mi_wstrb_mask_d2_reg_n_0_[33]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(34),
      Q => \mi_wstrb_mask_d2_reg_n_0_[34]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(35),
      Q => \mi_wstrb_mask_d2_reg_n_0_[35]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(36),
      Q => \mi_wstrb_mask_d2_reg_n_0_[36]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[37]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(37),
      Q => \mi_wstrb_mask_d2_reg_n_0_[37]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(38),
      Q => \mi_wstrb_mask_d2_reg_n_0_[38]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(39),
      Q => \mi_wstrb_mask_d2_reg_n_0_[39]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(3),
      Q => \mi_wstrb_mask_d2_reg_n_0_[3]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(40),
      Q => \mi_wstrb_mask_d2_reg_n_0_[40]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[41]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(41),
      Q => \mi_wstrb_mask_d2_reg_n_0_[41]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(42),
      Q => \mi_wstrb_mask_d2_reg_n_0_[42]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[43]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(43),
      Q => \mi_wstrb_mask_d2_reg_n_0_[43]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(44),
      Q => \mi_wstrb_mask_d2_reg_n_0_[44]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[45]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(45),
      Q => \mi_wstrb_mask_d2_reg_n_0_[45]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(46),
      Q => \mi_wstrb_mask_d2_reg_n_0_[46]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[47]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(47),
      Q => \mi_wstrb_mask_d2_reg_n_0_[47]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(48),
      Q => \mi_wstrb_mask_d2_reg_n_0_[48]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[49]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(49),
      Q => \mi_wstrb_mask_d2_reg_n_0_[49]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(4),
      Q => \mi_wstrb_mask_d2_reg_n_0_[4]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(50),
      Q => \mi_wstrb_mask_d2_reg_n_0_[50]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[51]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(51),
      Q => \mi_wstrb_mask_d2_reg_n_0_[51]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(52),
      Q => \mi_wstrb_mask_d2_reg_n_0_[52]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[53]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(53),
      Q => \mi_wstrb_mask_d2_reg_n_0_[53]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(54),
      Q => \mi_wstrb_mask_d2_reg_n_0_[54]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[55]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(55),
      Q => \mi_wstrb_mask_d2_reg_n_0_[55]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(56),
      Q => \mi_wstrb_mask_d2_reg_n_0_[56]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[57]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(57),
      Q => \mi_wstrb_mask_d2_reg_n_0_[57]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(58),
      Q => \mi_wstrb_mask_d2_reg_n_0_[58]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[59]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(59),
      Q => \mi_wstrb_mask_d2_reg_n_0_[59]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(5),
      Q => \mi_wstrb_mask_d2_reg_n_0_[5]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[60]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(60),
      Q => \mi_wstrb_mask_d2_reg_n_0_[60]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[61]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(61),
      Q => \mi_wstrb_mask_d2_reg_n_0_[61]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[62]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(62),
      Q => \mi_wstrb_mask_d2_reg_n_0_[62]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[63]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(63),
      Q => \mi_wstrb_mask_d2_reg_n_0_[63]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(6),
      Q => \mi_wstrb_mask_d2_reg_n_0_[6]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(7),
      Q => \mi_wstrb_mask_d2_reg_n_0_[7]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(8),
      Q => \mi_wstrb_mask_d2_reg_n_0_[8]\,
      S => \^m_fifo_rst\
    );
\mi_wstrb_mask_d2_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(9),
      Q => \mi_wstrb_mask_d2_reg_n_0_[9]\,
      S => \^m_fifo_rst\
    );
\next_mi_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(0),
      Q => \next_mi_addr_reg_n_0_[0]\,
      R => '0'
    );
\next_mi_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(1),
      Q => p_0_in(0),
      R => '0'
    );
\next_mi_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(2),
      Q => p_0_in(1),
      R => '0'
    );
\next_mi_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(3),
      Q => p_0_in(2),
      R => '0'
    );
\next_mi_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(4),
      Q => p_0_in(3),
      R => '0'
    );
\next_mi_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(5),
      Q => p_0_in(4),
      R => '0'
    );
\next_mi_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(6),
      Q => \next_mi_addr_reg_n_0_[6]\,
      R => '0'
    );
\next_mi_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(7),
      Q => \next_mi_addr_reg_n_0_[7]\,
      R => '0'
    );
\next_mi_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(8),
      Q => \next_mi_addr_reg_n_0_[8]\,
      R => '0'
    );
\next_mi_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(9),
      Q => data6(3),
      R => '0'
    );
\next_mi_burst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^goreg_dm.dout_i_reg[23]\(0),
      Q => next_mi_burst(0),
      R => '0'
    );
\next_mi_burst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^goreg_dm.dout_i_reg[23]\(1),
      Q => next_mi_burst(1),
      R => '0'
    );
\next_mi_last_index_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => mi_last_index_reg(0),
      Q => next_mi_last_index_reg(0),
      R => '0'
    );
\next_mi_last_index_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => mi_last_index_reg(1),
      Q => next_mi_last_index_reg(1),
      R => '0'
    );
\next_mi_last_index_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => mi_last_index_reg(2),
      Q => next_mi_last_index_reg(2),
      R => '0'
    );
\next_mi_last_index_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => mi_last_index_reg(3),
      Q => next_mi_last_index_reg(3),
      R => '0'
    );
\next_mi_last_index_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => mi_last_index_reg(4),
      Q => next_mi_last_index_reg(4),
      R => '0'
    );
\next_mi_last_index_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => mi_last_index_reg(5),
      Q => next_mi_last_index_reg(5),
      R => '0'
    );
\next_mi_len[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => mi_awvalid,
      I1 => \^mi_last_d1_reg_0\,
      I2 => \^mi_state\(0),
      I3 => \^mi_last\,
      I4 => \^m_axi_wlast_i_reg_0\,
      I5 => \next_mi_len[7]_i_2_n_0\,
      O => load_mi_next
    );
\next_mi_len[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mi_state\(1),
      I1 => \^mi_state\(2),
      O => \next_mi_len[7]_i_2_n_0\
    );
\next_mi_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^d\(0),
      Q => \next_mi_len_reg_n_0_[0]\,
      R => '0'
    );
\next_mi_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^d\(1),
      Q => \next_mi_len_reg_n_0_[1]\,
      R => '0'
    );
\next_mi_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^d\(2),
      Q => p_2_in,
      R => '0'
    );
\next_mi_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^d\(3),
      Q => p_3_in,
      R => '0'
    );
\next_mi_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^d\(4),
      Q => \next_mi_len_reg_n_0_[4]\,
      R => '0'
    );
\next_mi_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^d\(5),
      Q => \next_mi_len_reg_n_0_[5]\,
      R => '0'
    );
\next_mi_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^d\(6),
      Q => \next_mi_len_reg_n_0_[6]\,
      R => '0'
    );
\next_mi_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^d\(7),
      Q => \next_mi_len_reg_n_0_[7]\,
      R => '0'
    );
\next_mi_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^goreg_dm.dout_i_reg[26]\(0),
      Q => size(0),
      R => '0'
    );
\next_mi_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^goreg_dm.dout_i_reg[26]\(1),
      Q => size(1),
      R => '0'
    );
\next_mi_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^goreg_dm.dout_i_reg[26]\(2),
      Q => size(2),
      R => '0'
    );
next_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000E0E0"
    )
        port map (
      I0 => load_mi_next,
      I1 => next_valid,
      I2 => mi_last_reg_1,
      I3 => \^m_axi_wvalid_i_reg_1\,
      I4 => \^mi_last\,
      O => next_valid_i_1_n_0
    );
next_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_valid_i_1_n_0,
      Q => next_valid,
      R => '0'
    );
s_aw_reg: entity work.design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axi_register_slice
     port map (
      D(5) => s_aw_reg_n_3,
      D(4) => s_aw_reg_n_4,
      D(3) => s_aw_reg_n_5,
      D(2) => s_aw_reg_n_6,
      D(1) => s_aw_reg_n_7,
      D(0) => s_aw_reg_n_8,
      E(0) => \^aw_push\,
      \FSM_sequential_si_state_reg[0]\(0) => \^load_si_ptr\,
      \FSM_sequential_si_state_reg[0]_0\ => s_aw_reg_n_19,
      \FSM_sequential_si_state_reg[0]_1\ => s_aw_reg_n_20,
      \FSM_sequential_si_state_reg[0]_2\ => \FSM_sequential_si_state_reg[0]_1\,
      \FSM_sequential_si_state_reg[0]_3\ => \^fsm_sequential_si_state_reg[0]_0\(0),
      Q(5 downto 0) => si_buf_addr(5 downto 0),
      SR(0) => s_aw_reg_n_16,
      S_AXI_WREADY_i_reg(0) => s_aw_reg_n_11,
      S_AXI_WREADY_ns => S_AXI_WREADY_ns,
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      buf_cnt(2 downto 0) => buf_cnt(2 downto 0),
      \buf_cnt_reg[1]\ => s_aw_reg_n_21,
      \buf_cnt_reg[1]_0\ => s_aw_reg_n_22,
      cmd_push_block0 => cmd_push_block0,
      empty => aw_pop_event,
      empty_fwft_i_reg => s_aw_reg_n_23,
      f_si_be_init31_in => f_si_be_init31_in,
      f_si_be_rot(0) => f_si_be_rot(15),
      f_si_wrap_cnt_return(1 downto 0) => f_si_wrap_cnt_return(1 downto 0),
      \m_payload_i_reg[4]\ => s_aw_reg_n_25,
      \m_payload_i_reg[68]\ => \m_payload_i_reg[68]\,
      \m_payload_i_reg[69]\(0) => s_aw_reg_n_17,
      \m_payload_i_reg[69]_0\ => \m_payload_i_reg[69]\,
      \m_payload_i_reg[93]\(77 downto 61) => Q(78 downto 62),
      \m_payload_i_reg[93]\(60 downto 0) => Q(60 downto 0),
      \m_payload_i_reg[99]\(96 downto 91) => si_last_index_reg(5 downto 0),
      \m_payload_i_reg[99]\(90 downto 87) => s_awregion_reg(3 downto 0),
      \m_payload_i_reg[99]\(86 downto 83) => s_awqos_reg(3 downto 0),
      \m_payload_i_reg[99]\(82) => s_awlock_reg,
      \m_payload_i_reg[99]\(81 downto 74) => s_awlen_reg(7 downto 0),
      \m_payload_i_reg[99]\(73 downto 70) => s_awcache_reg(3 downto 0),
      \m_payload_i_reg[99]\(69 downto 68) => s_awburst_reg(1 downto 0),
      \m_payload_i_reg[99]\(67) => s_awsize_reg(0),
      \m_payload_i_reg[99]\(66 downto 64) => s_awprot_reg(2 downto 0),
      \m_payload_i_reg[99]\(63 downto 0) => s_awaddr_reg(63 downto 0),
      \m_payload_i_reg[99]_0\(24 downto 0) => \m_payload_i_reg[99]\(24 downto 0),
      m_valid_i_reg => s_awvalid_reg,
      m_valid_i_reg_0 => m_valid_i_reg,
      p_173_in => p_173_in,
      s_axi_awready => aw_ready,
      s_axi_awsize(1 downto 0) => s_awsize_reg(2 downto 1),
      s_axi_wlast => s_axi_wlast,
      s_axi_wvalid => s_axi_wvalid,
      s_ready_i_reg => s_ready_i_reg,
      \si_be_reg[0]\(1 downto 0) => si_burst(1 downto 0),
      \si_be_reg[0]_0\ => \^s_axi_wready_i_reg_0\,
      \si_be_reg[15]\ => \si_be[15]_i_4_n_0\,
      \si_be_reg[15]_0\ => \si_size_reg_n_0_[2]\,
      \si_burst_reg[0]\(0) => s_aw_reg_n_15,
      si_ptr0(1 downto 0) => si_ptr0(1 downto 0),
      \si_ptr_reg[0]\(0) => p_1_in,
      \si_ptr_reg[0]_0\ => \si_ptr[5]_i_4_n_0\,
      \si_ptr_reg[5]\ => \si_ptr[5]_i_5_n_0\,
      si_state(0) => si_state(1),
      \si_word_reg[0]\(0) => s_aw_reg_n_10,
      \si_word_reg[1]\ => s_aw_reg_n_24,
      \si_word_reg[1]_0\(1 downto 0) => si_wrap_word_next(1 downto 0),
      \si_wrap_cnt_reg[1]\(1 downto 0) => \p_0_in__0\(2 downto 1),
      \si_wrap_cnt_reg[2]\(2 downto 1) => si_wrap_cnt_reg(2 downto 1),
      \si_wrap_cnt_reg[2]\(0) => \^si_wrap_cnt_reg[0]_0\(0),
      word(1 downto 0) => word(1 downto 0)
    );
\si_be[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => si_wrap_be_next(0),
      I1 => \si_be[15]_i_4_n_0\,
      I2 => \si_size_reg_n_0_[2]\,
      I3 => f_si_be_rot(0),
      O => \si_wrap_be_next_reg[0]_0\
    );
\si_be[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \si_be_reg_n_0_[14]\,
      I1 => p_1_in,
      I2 => \si_be_reg_n_0_[8]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[12]\,
      O => f_si_be_rot(0)
    );
\si_be[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => si_wrap_be_next(10),
      I1 => \si_be[15]_i_4_n_0\,
      I2 => \si_size_reg_n_0_[2]\,
      I3 => f_si_be_rot(10),
      O => \si_wrap_be_next_reg[10]_0\
    );
\si_be[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \si_be_reg_n_0_[8]\,
      I1 => \si_be_reg_n_0_[9]\,
      I2 => \si_be_reg_n_0_[2]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[6]\,
      O => f_si_be_rot(10)
    );
\si_be[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => si_wrap_be_next(11),
      I1 => \si_be[15]_i_4_n_0\,
      I2 => \si_size_reg_n_0_[2]\,
      I3 => f_si_be_rot(11),
      O => \si_wrap_be_next_reg[11]_0\
    );
\si_be[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \si_be_reg_n_0_[9]\,
      I1 => \si_be_reg_n_0_[10]\,
      I2 => \si_be_reg_n_0_[3]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[7]\,
      O => f_si_be_rot(11)
    );
\si_be[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => si_wrap_be_next(12),
      I1 => \si_be[15]_i_4_n_0\,
      I2 => \si_size_reg_n_0_[2]\,
      I3 => f_si_be_rot(12),
      O => \si_wrap_be_next_reg[12]_0\
    );
\si_be[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \si_be_reg_n_0_[10]\,
      I1 => \si_be_reg_n_0_[11]\,
      I2 => \si_be_reg_n_0_[4]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[8]\,
      O => f_si_be_rot(12)
    );
\si_be[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => si_wrap_be_next(13),
      I1 => \si_be[15]_i_4_n_0\,
      I2 => \si_size_reg_n_0_[2]\,
      I3 => f_si_be_rot(13),
      O => \si_wrap_be_next_reg[13]_0\
    );
\si_be[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \si_be_reg_n_0_[11]\,
      I1 => \si_be_reg_n_0_[12]\,
      I2 => \si_be_reg_n_0_[5]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[9]\,
      O => f_si_be_rot(13)
    );
\si_be[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => si_wrap_be_next(14),
      I1 => \si_be[15]_i_4_n_0\,
      I2 => \si_size_reg_n_0_[2]\,
      I3 => f_si_be_rot(14),
      O => \si_wrap_be_next_reg[14]_0\
    );
\si_be[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \si_be_reg_n_0_[12]\,
      I1 => \si_be_reg_n_0_[13]\,
      I2 => \si_be_reg_n_0_[6]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[10]\,
      O => f_si_be_rot(14)
    );
\si_be[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => si_burst(0),
      I1 => si_burst(1),
      I2 => si_wrap_cnt_reg(1),
      I3 => \^si_wrap_cnt_reg[0]_0\(0),
      I4 => si_wrap_cnt_reg(2),
      I5 => si_wrap_cnt_reg(3),
      O => \si_be[15]_i_4_n_0\
    );
\si_be[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \si_be_reg_n_0_[13]\,
      I1 => \si_be_reg_n_0_[14]\,
      I2 => \si_be_reg_n_0_[7]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[11]\,
      O => f_si_be_rot(15)
    );
\si_be[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => si_wrap_be_next(1),
      I1 => \si_be[15]_i_4_n_0\,
      I2 => \si_size_reg_n_0_[2]\,
      I3 => f_si_be_rot(1),
      O => \si_wrap_be_next_reg[1]_0\
    );
\si_be[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => p_1_in,
      I1 => \si_be_reg_n_0_[0]\,
      I2 => \si_be_reg_n_0_[9]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[13]\,
      O => f_si_be_rot(1)
    );
\si_be[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => si_wrap_be_next(2),
      I1 => \si_be[15]_i_4_n_0\,
      I2 => \si_size_reg_n_0_[2]\,
      I3 => f_si_be_rot(2),
      O => \si_wrap_be_next_reg[2]_0\
    );
\si_be[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \si_be_reg_n_0_[0]\,
      I1 => \si_be_reg_n_0_[1]\,
      I2 => \si_be_reg_n_0_[10]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[14]\,
      O => f_si_be_rot(2)
    );
\si_be[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => si_wrap_be_next(3),
      I1 => \si_be[15]_i_4_n_0\,
      I2 => \si_size_reg_n_0_[2]\,
      I3 => f_si_be_rot(3),
      O => \si_wrap_be_next_reg[3]_0\
    );
\si_be[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \si_be_reg_n_0_[1]\,
      I1 => \si_be_reg_n_0_[2]\,
      I2 => \si_be_reg_n_0_[11]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => p_1_in,
      O => f_si_be_rot(3)
    );
\si_be[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => si_wrap_be_next(4),
      I1 => \si_be[15]_i_4_n_0\,
      I2 => \si_size_reg_n_0_[2]\,
      I3 => f_si_be_rot(4),
      O => \si_wrap_be_next_reg[4]_0\
    );
\si_be[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \si_be_reg_n_0_[2]\,
      I1 => \si_be_reg_n_0_[3]\,
      I2 => \si_be_reg_n_0_[12]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[0]\,
      O => f_si_be_rot(4)
    );
\si_be[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => si_wrap_be_next(5),
      I1 => \si_be[15]_i_4_n_0\,
      I2 => \si_size_reg_n_0_[2]\,
      I3 => f_si_be_rot(5),
      O => \si_wrap_be_next_reg[5]_0\
    );
\si_be[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \si_be_reg_n_0_[3]\,
      I1 => \si_be_reg_n_0_[4]\,
      I2 => \si_be_reg_n_0_[13]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[1]\,
      O => f_si_be_rot(5)
    );
\si_be[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => si_wrap_be_next(6),
      I1 => \si_be[15]_i_4_n_0\,
      I2 => \si_size_reg_n_0_[2]\,
      I3 => f_si_be_rot(6),
      O => \si_wrap_be_next_reg[6]_0\
    );
\si_be[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \si_be_reg_n_0_[4]\,
      I1 => \si_be_reg_n_0_[5]\,
      I2 => \si_be_reg_n_0_[14]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[2]\,
      O => f_si_be_rot(6)
    );
\si_be[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => si_wrap_be_next(7),
      I1 => \si_be[15]_i_4_n_0\,
      I2 => \si_size_reg_n_0_[2]\,
      I3 => f_si_be_rot(7),
      O => \si_wrap_be_next_reg[7]_0\
    );
\si_be[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \si_be_reg_n_0_[5]\,
      I1 => \si_be_reg_n_0_[6]\,
      I2 => p_1_in,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[3]\,
      O => f_si_be_rot(7)
    );
\si_be[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => si_wrap_be_next(8),
      I1 => \si_be[15]_i_4_n_0\,
      I2 => \si_size_reg_n_0_[2]\,
      I3 => f_si_be_rot(8),
      O => \si_wrap_be_next_reg[8]_0\
    );
\si_be[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \si_be_reg_n_0_[6]\,
      I1 => \si_be_reg_n_0_[7]\,
      I2 => \si_be_reg_n_0_[0]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[4]\,
      O => f_si_be_rot(8)
    );
\si_be[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => si_wrap_be_next(9),
      I1 => \si_be[15]_i_4_n_0\,
      I2 => \si_size_reg_n_0_[2]\,
      I3 => f_si_be_rot(9),
      O => \si_wrap_be_next_reg[9]_0\
    );
\si_be[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \si_be_reg_n_0_[7]\,
      I1 => \si_be_reg_n_0_[8]\,
      I2 => \si_be_reg_n_0_[1]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[5]\,
      O => f_si_be_rot(9)
    );
\si_be_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_15,
      D => \si_be_reg[14]_0\(0),
      Q => \si_be_reg_n_0_[0]\,
      R => '0'
    );
\si_be_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_15,
      D => \si_be_reg[14]_0\(10),
      Q => \si_be_reg_n_0_[10]\,
      R => '0'
    );
\si_be_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_15,
      D => \si_be_reg[14]_0\(11),
      Q => \si_be_reg_n_0_[11]\,
      R => '0'
    );
\si_be_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_15,
      D => \si_be_reg[14]_0\(12),
      Q => \si_be_reg_n_0_[12]\,
      R => '0'
    );
\si_be_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_15,
      D => \si_be_reg[14]_0\(13),
      Q => \si_be_reg_n_0_[13]\,
      R => '0'
    );
\si_be_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_15,
      D => \si_be_reg[14]_0\(14),
      Q => \si_be_reg_n_0_[14]\,
      R => '0'
    );
\si_be_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_15,
      D => s_aw_reg_n_17,
      Q => p_1_in,
      R => '0'
    );
\si_be_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_15,
      D => \si_be_reg[14]_0\(1),
      Q => \si_be_reg_n_0_[1]\,
      R => '0'
    );
\si_be_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_15,
      D => \si_be_reg[14]_0\(2),
      Q => \si_be_reg_n_0_[2]\,
      R => '0'
    );
\si_be_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_15,
      D => \si_be_reg[14]_0\(3),
      Q => \si_be_reg_n_0_[3]\,
      R => '0'
    );
\si_be_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_15,
      D => \si_be_reg[14]_0\(4),
      Q => \si_be_reg_n_0_[4]\,
      R => '0'
    );
\si_be_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_15,
      D => \si_be_reg[14]_0\(5),
      Q => \si_be_reg_n_0_[5]\,
      R => '0'
    );
\si_be_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_15,
      D => \si_be_reg[14]_0\(6),
      Q => \si_be_reg_n_0_[6]\,
      R => '0'
    );
\si_be_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_15,
      D => \si_be_reg[14]_0\(7),
      Q => \si_be_reg_n_0_[7]\,
      R => '0'
    );
\si_be_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_15,
      D => \si_be_reg[14]_0\(8),
      Q => \si_be_reg_n_0_[8]\,
      R => '0'
    );
\si_be_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_15,
      D => \si_be_reg[14]_0\(9),
      Q => \si_be_reg_n_0_[9]\,
      R => '0'
    );
\si_buf[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => si_buf_addr(6),
      O => \si_buf[0]_i_1_n_0\
    );
\si_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => si_buf_addr(6),
      I1 => si_buf_addr(7),
      O => \si_buf[1]_i_1_n_0\
    );
\si_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => si_buf_addr(6),
      I1 => si_buf_addr(7),
      I2 => si_buf_addr(8),
      O => \si_buf[2]_i_1_n_0\
    );
\si_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^aw_push\,
      D => \si_buf[0]_i_1_n_0\,
      Q => si_buf_addr(6),
      R => SR(0)
    );
\si_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^aw_push\,
      D => \si_buf[1]_i_1_n_0\,
      Q => si_buf_addr(7),
      R => SR(0)
    );
\si_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^aw_push\,
      D => \si_buf[2]_i_1_n_0\,
      Q => si_buf_addr(8),
      R => SR(0)
    );
\si_burst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => Q(64),
      Q => si_burst(0),
      R => '0'
    );
\si_burst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => Q(65),
      Q => si_burst(1),
      R => '0'
    );
\si_ptr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => si_burst(0),
      I1 => si_burst(1),
      O => \si_ptr[5]_i_4_n_0\
    );
\si_ptr[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => si_buf_addr(3),
      I1 => si_buf_addr(1),
      I2 => si_buf_addr(0),
      I3 => si_buf_addr(2),
      O => \si_ptr[5]_i_5_n_0\
    );
\si_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_10,
      D => s_aw_reg_n_8,
      Q => si_buf_addr(0),
      R => s_aw_reg_n_16
    );
\si_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_10,
      D => s_aw_reg_n_7,
      Q => si_buf_addr(1),
      R => s_aw_reg_n_16
    );
\si_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_10,
      D => s_aw_reg_n_6,
      Q => si_buf_addr(2),
      R => s_aw_reg_n_16
    );
\si_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_10,
      D => s_aw_reg_n_5,
      Q => si_buf_addr(3),
      R => s_aw_reg_n_16
    );
\si_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_10,
      D => s_aw_reg_n_4,
      Q => si_buf_addr(4),
      R => s_aw_reg_n_16
    );
\si_ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_10,
      D => s_aw_reg_n_3,
      Q => si_buf_addr(5),
      R => s_aw_reg_n_16
    );
\si_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => Q(61),
      Q => \si_size_reg_n_0_[0]\,
      R => '0'
    );
\si_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => Q(62),
      Q => \si_size_reg_n_0_[1]\,
      R => '0'
    );
\si_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => Q(63),
      Q => \si_size_reg_n_0_[2]\,
      R => '0'
    );
\si_word_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => '1',
      D => s_aw_reg_n_25,
      Q => word(0),
      R => '0'
    );
\si_word_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => '1',
      D => s_aw_reg_n_24,
      Q => word(1),
      R => '0'
    );
\si_wrap_be_next_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => f_si_wrap_be,
      Q => si_wrap_be_next(0),
      S => \si_wrap_be_next_reg[14]_1\
    );
\si_wrap_be_next_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => \si_wrap_be_next_reg[10]_1\,
      Q => si_wrap_be_next(10),
      S => '0'
    );
\si_wrap_be_next_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => \si_wrap_be_next_reg[11]_1\,
      Q => si_wrap_be_next(11),
      S => '0'
    );
\si_wrap_be_next_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => \si_wrap_be_next_reg[12]_1\,
      Q => si_wrap_be_next(12),
      S => \si_wrap_be_next_reg[14]_1\
    );
\si_wrap_be_next_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => \si_wrap_be_next_reg[13]_1\,
      Q => si_wrap_be_next(13),
      S => \si_wrap_be_next_reg[14]_1\
    );
\si_wrap_be_next_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => \si_wrap_be_next_reg[14]_2\,
      Q => si_wrap_be_next(14),
      S => \si_wrap_be_next_reg[14]_1\
    );
\si_wrap_be_next_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => \si_wrap_be_next_reg[1]_1\,
      Q => si_wrap_be_next(1),
      S => \si_wrap_be_next_reg[14]_1\
    );
\si_wrap_be_next_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => \si_wrap_be_next_reg[2]_1\,
      Q => si_wrap_be_next(2),
      S => '0'
    );
\si_wrap_be_next_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => \si_wrap_be_next_reg[3]_1\,
      Q => si_wrap_be_next(3),
      S => '0'
    );
\si_wrap_be_next_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => \si_wrap_be_next_reg[4]_1\,
      Q => si_wrap_be_next(4),
      S => \si_wrap_be_next_reg[14]_1\
    );
\si_wrap_be_next_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => \si_wrap_be_next_reg[5]_1\,
      Q => si_wrap_be_next(5),
      S => \si_wrap_be_next_reg[14]_1\
    );
\si_wrap_be_next_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => \si_wrap_be_next_reg[6]_1\,
      Q => si_wrap_be_next(6),
      S => \si_wrap_be_next_reg[14]_1\
    );
\si_wrap_be_next_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => \si_wrap_be_next_reg[7]_1\,
      Q => si_wrap_be_next(7),
      S => '0'
    );
\si_wrap_be_next_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => \si_wrap_be_next_reg[8]_1\,
      Q => si_wrap_be_next(8),
      S => \si_wrap_be_next_reg[14]_1\
    );
\si_wrap_be_next_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => \si_wrap_be_next_reg[9]_1\,
      Q => si_wrap_be_next(9),
      S => \si_wrap_be_next_reg[14]_1\
    );
\si_wrap_cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => si_wrap_cnt_reg(2),
      I1 => \^si_wrap_cnt_reg[0]_0\(0),
      I2 => si_wrap_cnt_reg(1),
      I3 => si_wrap_cnt_reg(3),
      O => \si_wrap_cnt_reg[2]_0\
    );
\si_wrap_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_11,
      D => \si_wrap_cnt_reg[3]_0\(0),
      Q => \^si_wrap_cnt_reg[0]_0\(0),
      R => '0'
    );
\si_wrap_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_11,
      D => \p_0_in__0\(1),
      Q => si_wrap_cnt_reg(1),
      R => '0'
    );
\si_wrap_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_11,
      D => \p_0_in__0\(2),
      Q => si_wrap_cnt_reg(2),
      R => '0'
    );
\si_wrap_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => s_aw_reg_n_11,
      D => \si_wrap_cnt_reg[3]_0\(1),
      Q => si_wrap_cnt_reg(3),
      R => '0'
    );
\si_wrap_word_next_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => \si_wrap_word_next_reg[1]_0\(0),
      Q => si_wrap_word_next(0),
      R => '0'
    );
\si_wrap_word_next_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[68]\,
      CE => \^load_si_ptr\,
      D => \si_wrap_word_next_reg[1]_0\(1),
      Q => si_wrap_word_next(1),
      R => '0'
    );
w_buffer: entity work.design_1_auto_us_cc_df_0_blk_mem_gen_v8_4_3
     port map (
      addra(8 downto 0) => si_buf_addr(8 downto 0),
      addrb(8 downto 0) => mi_buf_addr(8 downto 0),
      clka => \m_payload_i_reg[68]\,
      clkb => \out\,
      dbiterr => NLW_w_buffer_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(575 downto 432) => dina(143 downto 0),
      dina(431 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      dinb(575 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(575 downto 0) => NLW_w_buffer_douta_UNCONNECTED(575 downto 0),
      doutb(575) => mi_wpayload(575),
      doutb(574 downto 567) => m_axi_wdata(511 downto 504),
      doutb(566) => mi_wpayload(566),
      doutb(565 downto 558) => m_axi_wdata(503 downto 496),
      doutb(557) => mi_wpayload(557),
      doutb(556 downto 549) => m_axi_wdata(495 downto 488),
      doutb(548) => mi_wpayload(548),
      doutb(547 downto 540) => m_axi_wdata(487 downto 480),
      doutb(539) => mi_wpayload(539),
      doutb(538 downto 531) => m_axi_wdata(479 downto 472),
      doutb(530) => mi_wpayload(530),
      doutb(529 downto 522) => m_axi_wdata(471 downto 464),
      doutb(521) => mi_wpayload(521),
      doutb(520 downto 513) => m_axi_wdata(463 downto 456),
      doutb(512) => mi_wpayload(512),
      doutb(511 downto 504) => m_axi_wdata(455 downto 448),
      doutb(503) => mi_wpayload(503),
      doutb(502 downto 495) => m_axi_wdata(447 downto 440),
      doutb(494) => mi_wpayload(494),
      doutb(493 downto 486) => m_axi_wdata(439 downto 432),
      doutb(485) => mi_wpayload(485),
      doutb(484 downto 477) => m_axi_wdata(431 downto 424),
      doutb(476) => mi_wpayload(476),
      doutb(475 downto 468) => m_axi_wdata(423 downto 416),
      doutb(467) => mi_wpayload(467),
      doutb(466 downto 459) => m_axi_wdata(415 downto 408),
      doutb(458) => mi_wpayload(458),
      doutb(457 downto 450) => m_axi_wdata(407 downto 400),
      doutb(449) => mi_wpayload(449),
      doutb(448 downto 441) => m_axi_wdata(399 downto 392),
      doutb(440) => mi_wpayload(440),
      doutb(439 downto 432) => m_axi_wdata(391 downto 384),
      doutb(431) => mi_wpayload(431),
      doutb(430 downto 423) => m_axi_wdata(383 downto 376),
      doutb(422) => mi_wpayload(422),
      doutb(421 downto 414) => m_axi_wdata(375 downto 368),
      doutb(413) => mi_wpayload(413),
      doutb(412 downto 405) => m_axi_wdata(367 downto 360),
      doutb(404) => mi_wpayload(404),
      doutb(403 downto 396) => m_axi_wdata(359 downto 352),
      doutb(395) => mi_wpayload(395),
      doutb(394 downto 387) => m_axi_wdata(351 downto 344),
      doutb(386) => mi_wpayload(386),
      doutb(385 downto 378) => m_axi_wdata(343 downto 336),
      doutb(377) => mi_wpayload(377),
      doutb(376 downto 369) => m_axi_wdata(335 downto 328),
      doutb(368) => mi_wpayload(368),
      doutb(367 downto 360) => m_axi_wdata(327 downto 320),
      doutb(359) => mi_wpayload(359),
      doutb(358 downto 351) => m_axi_wdata(319 downto 312),
      doutb(350) => mi_wpayload(350),
      doutb(349 downto 342) => m_axi_wdata(311 downto 304),
      doutb(341) => mi_wpayload(341),
      doutb(340 downto 333) => m_axi_wdata(303 downto 296),
      doutb(332) => mi_wpayload(332),
      doutb(331 downto 324) => m_axi_wdata(295 downto 288),
      doutb(323) => mi_wpayload(323),
      doutb(322 downto 315) => m_axi_wdata(287 downto 280),
      doutb(314) => mi_wpayload(314),
      doutb(313 downto 306) => m_axi_wdata(279 downto 272),
      doutb(305) => mi_wpayload(305),
      doutb(304 downto 297) => m_axi_wdata(271 downto 264),
      doutb(296) => mi_wpayload(296),
      doutb(295 downto 288) => m_axi_wdata(263 downto 256),
      doutb(287) => mi_wpayload(287),
      doutb(286 downto 279) => m_axi_wdata(255 downto 248),
      doutb(278) => mi_wpayload(278),
      doutb(277 downto 270) => m_axi_wdata(247 downto 240),
      doutb(269) => mi_wpayload(269),
      doutb(268 downto 261) => m_axi_wdata(239 downto 232),
      doutb(260) => mi_wpayload(260),
      doutb(259 downto 252) => m_axi_wdata(231 downto 224),
      doutb(251) => mi_wpayload(251),
      doutb(250 downto 243) => m_axi_wdata(223 downto 216),
      doutb(242) => mi_wpayload(242),
      doutb(241 downto 234) => m_axi_wdata(215 downto 208),
      doutb(233) => mi_wpayload(233),
      doutb(232 downto 225) => m_axi_wdata(207 downto 200),
      doutb(224) => mi_wpayload(224),
      doutb(223 downto 216) => m_axi_wdata(199 downto 192),
      doutb(215) => mi_wpayload(215),
      doutb(214 downto 207) => m_axi_wdata(191 downto 184),
      doutb(206) => mi_wpayload(206),
      doutb(205 downto 198) => m_axi_wdata(183 downto 176),
      doutb(197) => mi_wpayload(197),
      doutb(196 downto 189) => m_axi_wdata(175 downto 168),
      doutb(188) => mi_wpayload(188),
      doutb(187 downto 180) => m_axi_wdata(167 downto 160),
      doutb(179) => mi_wpayload(179),
      doutb(178 downto 171) => m_axi_wdata(159 downto 152),
      doutb(170) => mi_wpayload(170),
      doutb(169 downto 162) => m_axi_wdata(151 downto 144),
      doutb(161) => mi_wpayload(161),
      doutb(160 downto 153) => m_axi_wdata(143 downto 136),
      doutb(152) => mi_wpayload(152),
      doutb(151 downto 144) => m_axi_wdata(135 downto 128),
      doutb(143) => mi_wpayload(143),
      doutb(142 downto 135) => m_axi_wdata(127 downto 120),
      doutb(134) => mi_wpayload(134),
      doutb(133 downto 126) => m_axi_wdata(119 downto 112),
      doutb(125) => mi_wpayload(125),
      doutb(124 downto 117) => m_axi_wdata(111 downto 104),
      doutb(116) => mi_wpayload(116),
      doutb(115 downto 108) => m_axi_wdata(103 downto 96),
      doutb(107) => mi_wpayload(107),
      doutb(106 downto 99) => m_axi_wdata(95 downto 88),
      doutb(98) => mi_wpayload(98),
      doutb(97 downto 90) => m_axi_wdata(87 downto 80),
      doutb(89) => mi_wpayload(89),
      doutb(88 downto 81) => m_axi_wdata(79 downto 72),
      doutb(80) => mi_wpayload(80),
      doutb(79 downto 72) => m_axi_wdata(71 downto 64),
      doutb(71) => mi_wpayload(71),
      doutb(70 downto 63) => m_axi_wdata(63 downto 56),
      doutb(62) => mi_wpayload(62),
      doutb(61 downto 54) => m_axi_wdata(55 downto 48),
      doutb(53) => mi_wpayload(53),
      doutb(52 downto 45) => m_axi_wdata(47 downto 40),
      doutb(44) => mi_wpayload(44),
      doutb(43 downto 36) => m_axi_wdata(39 downto 32),
      doutb(35) => mi_wpayload(35),
      doutb(34 downto 27) => m_axi_wdata(31 downto 24),
      doutb(26) => mi_wpayload(26),
      doutb(25 downto 18) => m_axi_wdata(23 downto 16),
      doutb(17) => mi_wpayload(17),
      doutb(16 downto 9) => m_axi_wdata(15 downto 8),
      doutb(8) => mi_wpayload(8),
      doutb(7 downto 0) => m_axi_wdata(7 downto 0),
      eccpipece => '0',
      ena => p_173_in,
      enb => mi_buf_en,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(8 downto 0) => NLW_w_buffer_rdaddrecc_UNCONNECTED(8 downto 0),
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rsta_busy => NLW_w_buffer_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_w_buffer_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_w_buffer_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_w_buffer_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_w_buffer_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_w_buffer_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_w_buffer_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_w_buffer_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(8 downto 0) => NLW_w_buffer_s_axi_rdaddrecc_UNCONNECTED(8 downto 0),
      s_axi_rdata(575 downto 0) => NLW_w_buffer_s_axi_rdata_UNCONNECTED(575 downto 0),
      s_axi_rid(3 downto 0) => NLW_w_buffer_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_w_buffer_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_w_buffer_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_w_buffer_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_w_buffer_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(575 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_w_buffer_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wvalid => '0',
      sbiterr => NLW_w_buffer_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(63 downto 32) => f_si_we_return(63 downto 32),
      wea(31) => w_buffer_i_34_n_0,
      wea(30) => w_buffer_i_35_n_0,
      wea(29) => w_buffer_i_36_n_0,
      wea(28) => w_buffer_i_37_n_0,
      wea(27) => w_buffer_i_38_n_0,
      wea(26) => w_buffer_i_39_n_0,
      wea(25) => w_buffer_i_40_n_0,
      wea(24) => w_buffer_i_41_n_0,
      wea(23) => w_buffer_i_42_n_0,
      wea(22) => w_buffer_i_43_n_0,
      wea(21) => w_buffer_i_44_n_0,
      wea(20) => w_buffer_i_45_n_0,
      wea(19) => w_buffer_i_46_n_0,
      wea(18) => w_buffer_i_47_n_0,
      wea(17) => w_buffer_i_48_n_0,
      wea(16) => w_buffer_i_49_n_0,
      wea(15 downto 0) => f_si_we_return(15 downto 0),
      web(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000"
    );
w_buffer_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => \^s_axi_wready_i_reg_0\,
      O => p_173_in
    );
w_buffer_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[7]\,
      O => f_si_we_return(55)
    );
w_buffer_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[6]\,
      O => f_si_we_return(54)
    );
w_buffer_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[5]\,
      O => f_si_we_return(53)
    );
w_buffer_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[4]\,
      O => f_si_we_return(52)
    );
w_buffer_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[3]\,
      O => f_si_we_return(51)
    );
w_buffer_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[2]\,
      O => f_si_we_return(50)
    );
w_buffer_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[1]\,
      O => f_si_we_return(49)
    );
w_buffer_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[0]\,
      O => f_si_we_return(48)
    );
w_buffer_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => word(0),
      I1 => p_1_in,
      I2 => word(1),
      O => f_si_we_return(47)
    );
w_buffer_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[14]\,
      I2 => word(1),
      O => f_si_we_return(46)
    );
w_buffer_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => p_1_in,
      O => f_si_we_return(63)
    );
w_buffer_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[13]\,
      I2 => word(1),
      O => f_si_we_return(45)
    );
w_buffer_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[12]\,
      I2 => word(1),
      O => f_si_we_return(44)
    );
w_buffer_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[11]\,
      I2 => word(1),
      O => f_si_we_return(43)
    );
w_buffer_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[10]\,
      I2 => word(1),
      O => f_si_we_return(42)
    );
w_buffer_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[9]\,
      I2 => word(1),
      O => f_si_we_return(41)
    );
w_buffer_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[8]\,
      I2 => word(1),
      O => f_si_we_return(40)
    );
w_buffer_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[7]\,
      I2 => word(1),
      O => f_si_we_return(39)
    );
w_buffer_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[6]\,
      I2 => word(1),
      O => f_si_we_return(38)
    );
w_buffer_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[5]\,
      I2 => word(1),
      O => f_si_we_return(37)
    );
w_buffer_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[4]\,
      I2 => word(1),
      O => f_si_we_return(36)
    );
w_buffer_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[14]\,
      O => f_si_we_return(62)
    );
w_buffer_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[3]\,
      I2 => word(1),
      O => f_si_we_return(35)
    );
w_buffer_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[2]\,
      I2 => word(1),
      O => f_si_we_return(34)
    );
w_buffer_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[1]\,
      I2 => word(1),
      O => f_si_we_return(33)
    );
w_buffer_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[0]\,
      I2 => word(1),
      O => f_si_we_return(32)
    );
w_buffer_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => word(0),
      I1 => p_1_in,
      I2 => word(1),
      O => w_buffer_i_34_n_0
    );
w_buffer_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[14]\,
      I2 => word(1),
      O => w_buffer_i_35_n_0
    );
w_buffer_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[13]\,
      I2 => word(1),
      O => w_buffer_i_36_n_0
    );
w_buffer_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[12]\,
      I2 => word(1),
      O => w_buffer_i_37_n_0
    );
w_buffer_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[11]\,
      I2 => word(1),
      O => w_buffer_i_38_n_0
    );
w_buffer_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[10]\,
      I2 => word(1),
      O => w_buffer_i_39_n_0
    );
w_buffer_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[13]\,
      O => f_si_we_return(61)
    );
w_buffer_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[9]\,
      I2 => word(1),
      O => w_buffer_i_40_n_0
    );
w_buffer_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[8]\,
      I2 => word(1),
      O => w_buffer_i_41_n_0
    );
w_buffer_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[7]\,
      I2 => word(1),
      O => w_buffer_i_42_n_0
    );
w_buffer_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[6]\,
      I2 => word(1),
      O => w_buffer_i_43_n_0
    );
w_buffer_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[5]\,
      I2 => word(1),
      O => w_buffer_i_44_n_0
    );
w_buffer_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[4]\,
      I2 => word(1),
      O => w_buffer_i_45_n_0
    );
w_buffer_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[3]\,
      I2 => word(1),
      O => w_buffer_i_46_n_0
    );
w_buffer_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[2]\,
      I2 => word(1),
      O => w_buffer_i_47_n_0
    );
w_buffer_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[1]\,
      I2 => word(1),
      O => w_buffer_i_48_n_0
    );
w_buffer_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[0]\,
      I2 => word(1),
      O => w_buffer_i_49_n_0
    );
w_buffer_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[12]\,
      O => f_si_we_return(60)
    );
w_buffer_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_1_in,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(15)
    );
w_buffer_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[14]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(14)
    );
w_buffer_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[13]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(13)
    );
w_buffer_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[12]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(12)
    );
w_buffer_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[11]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(11)
    );
w_buffer_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[10]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(10)
    );
w_buffer_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[9]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(9)
    );
w_buffer_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[8]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(8)
    );
w_buffer_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[7]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(7)
    );
w_buffer_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[6]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(6)
    );
w_buffer_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[11]\,
      O => f_si_we_return(59)
    );
w_buffer_i_60: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[5]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(5)
    );
w_buffer_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[4]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(4)
    );
w_buffer_i_62: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[3]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(3)
    );
w_buffer_i_63: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[2]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(2)
    );
w_buffer_i_64: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[1]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(1)
    );
w_buffer_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[0]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(0)
    );
w_buffer_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => load_mi_d1,
      I1 => load_mi_d2,
      I2 => m_axi_wready,
      I3 => \^m_axi_wvalid_i_reg_0\,
      O => mi_buf_en
    );
w_buffer_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[10]\,
      O => f_si_we_return(58)
    );
w_buffer_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[9]\,
      O => f_si_we_return(57)
    );
w_buffer_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[8]\,
      O => f_si_we_return(56)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 4;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 4;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ : entity is "fifo_generator_v13_2_4";
end \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\;

architecture STRUCTURE of \design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i\ : STD_LOGIC;
  signal \gconvfifo.rf/grf.rf/p_0_out\ : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal select_piped_1_reg_pipe_9_reg_n_0 : STD_LOGIC;
  signal select_piped_5_reg_pipe_10_reg_n_0 : STD_LOGIC;
  signal select_piped_7_reg_pipe_11_reg_n_0 : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1 downto 0) <= \^dout\(1 downto 0);
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\design_1_auto_us_cc_df_0_fifo_generator_v13_2_4_synth__parameterized5\
     port map (
      Q(2 downto 0) => \gconvfifo.rf/grf.rf/p_0_out\(8 downto 6),
      din(1 downto 0) => din(1 downto 0),
      dout(1 downto 0) => \^dout\(1 downto 0),
      empty => empty,
      full => full,
      \goreg_dm.dout_i_reg[0]\ => select_piped_7_reg_pipe_11_reg_n_0,
      \goreg_dm.dout_i_reg[0]_0\ => select_piped_5_reg_pipe_10_reg_n_0,
      \goreg_dm.dout_i_reg[0]_1\ => select_piped_1_reg_pipe_9_reg_n_0,
      ram_rd_en_i => \gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
select_piped_1_reg_pipe_9_reg: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i\,
      D => \gconvfifo.rf/grf.rf/p_0_out\(6),
      Q => select_piped_1_reg_pipe_9_reg_n_0,
      R => '0'
    );
select_piped_5_reg_pipe_10_reg: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i\,
      D => \gconvfifo.rf/grf.rf/p_0_out\(7),
      Q => select_piped_5_reg_pipe_10_reg_n_0,
      R => '0'
    );
select_piped_7_reg_pipe_11_reg: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => \gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i\,
      D => \gconvfifo.rf/grf.rf/p_0_out\(8),
      Q => select_piped_7_reg_pipe_11_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_r_upsizer_pktfifo is
  port (
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    din : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_aresetn : out STD_LOGIC;
    s_cmd_push : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_rvalid_d2_reg_0 : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    \USE_READ.m_axi_arready_i\ : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    M_AXI_RREADY_i_reg_0 : out STD_LOGIC;
    cmd_push_block0 : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    s_rlast_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 96 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_fifo_rst : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC;
    \arststages_ff_reg[1]_0\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    sr_arvalid : in STD_LOGIC;
    cmd_push_block_reg : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_r_upsizer_pktfifo;

architecture STRUCTURE of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_r_upsizer_pktfifo is
  signal M_AXI_ARVALID_i_i_1_n_0 : STD_LOGIC;
  signal M_AXI_RREADY_i_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_rready_i_reg_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_ARREADY_i_i_1_n_0 : STD_LOGIC;
  signal S_AXI_ARREADY_i_i_2_n_0 : STD_LOGIC;
  signal \^use_read.m_axi_arready_i\ : STD_LOGIC;
  signal ar_fifo_ready : STD_LOGIC;
  signal ar_fifo_valid : STD_LOGIC;
  signal ar_pop : STD_LOGIC;
  signal buf_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \buf_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal burst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data5 : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal dw_fifogen_rresp_i_10_n_0 : STD_LOGIC;
  signal dw_fifogen_rresp_i_11_n_0 : STD_LOGIC;
  signal dw_fifogen_rresp_i_4_n_0 : STD_LOGIC;
  signal dw_fifogen_rresp_i_5_n_0 : STD_LOGIC;
  signal dw_fifogen_rresp_i_6_n_0 : STD_LOGIC;
  signal dw_fifogen_rresp_i_7_n_0 : STD_LOGIC;
  signal dw_fifogen_rresp_i_8_n_0 : STD_LOGIC;
  signal dw_fifogen_rresp_i_9_n_0 : STD_LOGIC;
  signal f_large_incr_mask_return : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal f_m_rbuf_we : STD_LOGIC_VECTOR ( 0 to 0 );
  signal f_m_wrap_addr_return : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal f_s_wrap_addr_return : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal first_rvalid_d1 : STD_LOGIC;
  signal first_rvalid_d1_i_1_n_0 : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_19_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_20_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_21_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_22_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_23_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_24_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_25_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_26_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_27_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_28_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_29_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_30_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_31_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_32_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_33_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_34_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_35_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_36_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_3_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_4_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_5_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_6_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_7_n_0\ : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_8_n_0\ : STD_LOGIC;
  signal large_incr_last_i_1_n_0 : STD_LOGIC;
  signal large_incr_last_i_2_n_0 : STD_LOGIC;
  signal large_incr_last_i_3_n_0 : STD_LOGIC;
  signal large_incr_last_i_4_n_0 : STD_LOGIC;
  signal large_incr_last_reg_n_0 : STD_LOGIC;
  signal large_incr_mask : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \large_incr_mask[2]_i_1_n_0\ : STD_LOGIC;
  signal \^m_axi_araddr\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^m_axi_arvalid\ : STD_LOGIC;
  signal m_buf : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \m_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal m_cmd_empty : STD_LOGIC;
  signal m_cmd_full : STD_LOGIC;
  signal m_cmd_pop : STD_LOGIC;
  signal m_cmd_valid_i_1_n_0 : STD_LOGIC;
  signal m_cmd_valid_i_2_n_0 : STD_LOGIC;
  signal m_cmd_valid_i_3_n_0 : STD_LOGIC;
  signal m_cmd_valid_reg_n_0 : STD_LOGIC;
  signal m_r_cmd : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \m_raddr0_carry__0_n_2\ : STD_LOGIC;
  signal \m_raddr0_carry__0_n_3\ : STD_LOGIC;
  signal \m_raddr0_carry__0_n_5\ : STD_LOGIC;
  signal \m_raddr0_carry__0_n_6\ : STD_LOGIC;
  signal \m_raddr0_carry__0_n_7\ : STD_LOGIC;
  signal m_raddr0_carry_i_1_n_0 : STD_LOGIC;
  signal m_raddr0_carry_n_0 : STD_LOGIC;
  signal m_raddr0_carry_n_1 : STD_LOGIC;
  signal m_raddr0_carry_n_2 : STD_LOGIC;
  signal m_raddr0_carry_n_3 : STD_LOGIC;
  signal m_raddr0_carry_n_4 : STD_LOGIC;
  signal m_raddr0_carry_n_5 : STD_LOGIC;
  signal m_raddr0_carry_n_6 : STD_LOGIC;
  signal m_raddr0_carry_n_7 : STD_LOGIC;
  signal \m_raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[10]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[11]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[11]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[11]_i_5_n_0\ : STD_LOGIC;
  signal \m_raddr[11]_i_6_n_0\ : STD_LOGIC;
  signal \m_raddr[11]_i_7_n_0\ : STD_LOGIC;
  signal \m_raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[3]_i_4_n_0\ : STD_LOGIC;
  signal \m_raddr[3]_i_5_n_0\ : STD_LOGIC;
  signal \m_raddr[3]_i_6_n_0\ : STD_LOGIC;
  signal \m_raddr[3]_i_7_n_0\ : STD_LOGIC;
  signal \m_raddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[6]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[8]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[8]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[9]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[9]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[9]_i_3_n_0\ : STD_LOGIC;
  signal m_raddr_incr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \m_raddr_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \m_raddr_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \m_raddr_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \m_raddr_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \m_raddr_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \m_raddr_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \m_raddr_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \m_raddr_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \m_raddr_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \m_raddr_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[5]\ : STD_LOGIC;
  signal m_rbuf_addr : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal m_rbuf_en : STD_LOGIC_VECTOR ( 15 downto 7 );
  signal m_rbuf_we : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \m_rburst_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_rburst_reg_n_0_[1]\ : STD_LOGIC;
  signal m_rresp_fifo_stall : STD_LOGIC;
  signal m_rresp_fifo_stall_i_1_n_0 : STD_LOGIC;
  signal m_rresp_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m_rresp_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_rresp_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_rresp_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_rresp_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_rsize_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_rsize_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_rsize_reg_n_0_[2]\ : STD_LOGIC;
  signal m_wrap_addr : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \m_wrap_addr[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_8_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_wrap_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_wrap_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_wrap_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rresp_fifo_empty : STD_LOGIC;
  signal rresp_fifo_full : STD_LOGIC;
  signal rresp_fifo_rst : STD_LOGIC;
  signal rresp_wrap_i_1_n_0 : STD_LOGIC;
  signal rresp_wrap_i_2_n_0 : STD_LOGIC;
  signal rresp_wrap_i_3_n_0 : STD_LOGIC;
  signal rresp_wrap_reg_n_0 : STD_LOGIC;
  signal \^s_aresetn\ : STD_LOGIC;
  signal s_buf : STD_LOGIC;
  signal \s_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal s_cmd_empty : STD_LOGIC;
  signal s_cmd_fifo_i_2_n_0 : STD_LOGIC;
  signal s_cmd_full : STD_LOGIC;
  signal \^s_cmd_push\ : STD_LOGIC;
  signal s_conv_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \s_conv_len[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_conv_len[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_conv_len[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_conv_len[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_conv_len[3]_i_2_n_0\ : STD_LOGIC;
  signal s_conv_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_id_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_id_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_r_cmd : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal s_raddr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \s_raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[10]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[11]_i_3_n_0\ : STD_LOGIC;
  signal \s_raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_raddr[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_raddr[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_raddr[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_raddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_raddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_raddr[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_raddr[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_raddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[9]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \s_raddr_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \s_raddr_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \s_raddr_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \s_raddr_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \s_raddr_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \s_raddr_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_raddr_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \s_raddr_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \s_raddr_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[9]\ : STD_LOGIC;
  signal s_rbuf_en : STD_LOGIC;
  signal \s_rcnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_rcnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_rcnt[7]_i_3_n_0\ : STD_LOGIC;
  signal s_rcnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_rlast : STD_LOGIC;
  signal s_rlast_d1 : STD_LOGIC;
  signal s_rlast_i_1_n_0 : STD_LOGIC;
  signal s_rlast_i_2_n_0 : STD_LOGIC;
  signal s_rlast_i_3_n_0 : STD_LOGIC;
  signal s_rlast_i_4_n_0 : STD_LOGIC;
  signal s_rlast_i_5_n_0 : STD_LOGIC;
  signal s_rresp_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_rresp_d2 : STD_LOGIC;
  signal s_rresp_fifo_stall_i_1_n_0 : STD_LOGIC;
  signal s_rresp_fifo_stall_i_2_n_0 : STD_LOGIC;
  signal s_rresp_fifo_stall_reg_n_0 : STD_LOGIC;
  signal s_rresp_first : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_rresp_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_rresp_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_rresp_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_rresp_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_rresp_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_rresp_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_rresp_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_rresp_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal s_rsize : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_rvalid_d1 : STD_LOGIC;
  signal \^s_rvalid_d2_reg_0\ : STD_LOGIC;
  signal s_rvalid_i_1_n_0 : STD_LOGIC;
  signal s_rvalid_i_2_n_0 : STD_LOGIC;
  signal s_rvalid_i_3_n_0 : STD_LOGIC;
  signal s_rvalid_reg_n_0 : STD_LOGIC;
  signal s_wrap_addr : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \s_wrap_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_wrap_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal s_wrap_cnt : STD_LOGIC;
  signal \s_wrap_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal s_wrap_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_ar_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_ar_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_ar_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_dw_fifogen_ar_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_ar_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_ar_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_dw_fifogen_ar_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_ar_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_ar_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_ar_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_dw_fifogen_rresp_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_dw_fifogen_rresp_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_dw_fifogen_rresp_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_rresp_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_rresp_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_rresp_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_ramb[0].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[0].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[0].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[0].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[10].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[10].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[10].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[10].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[11].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[11].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[11].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[11].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[12].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[12].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[12].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[12].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[13].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[13].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[13].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[13].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[14].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[14].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[14].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[14].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[15].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[15].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[15].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[15].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[1].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[1].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[1].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[1].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[2].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[2].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[2].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[2].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[3].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[3].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[3].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[3].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[4].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[4].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[4].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[4].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[5].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[5].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[5].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[5].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[6].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[6].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[6].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[6].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[7].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[7].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[7].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[7].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[8].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[8].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[8].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[8].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[9].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[9].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[9].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[9].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal NLW_m_cmd_fifo_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_cmd_fifo_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_cmd_fifo_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_cmd_fifo_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_m_cmd_fifo_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_cmd_fifo_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_cmd_fifo_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_cmd_fifo_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_m_raddr0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_raddr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_raddr_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_cmd_fifo_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 33 to 33 );
  signal NLW_s_cmd_fifo_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_s_cmd_fifo_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_s_cmd_fifo_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_s_cmd_fifo_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_s_cmd_fifo_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_s_cmd_fifo_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_s_cmd_fifo_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_s_cmd_fifo_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_s_raddr_reg[11]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of M_AXI_ARVALID_i_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of S_AXI_ARREADY_i_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \buf_cnt[1]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \buf_cnt[2]_i_1__0\ : label is "soft_lutpair39";
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of dw_fifogen_ar : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of dw_fifogen_ar : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of dw_fifogen_ar : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of dw_fifogen_ar : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of dw_fifogen_ar : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of dw_fifogen_ar : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of dw_fifogen_ar : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of dw_fifogen_ar : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of dw_fifogen_ar : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of dw_fifogen_ar : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of dw_fifogen_ar : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of dw_fifogen_ar : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of dw_fifogen_ar : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of dw_fifogen_ar : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of dw_fifogen_ar : label is 64;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of dw_fifogen_ar : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of dw_fifogen_ar : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of dw_fifogen_ar : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of dw_fifogen_ar : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of dw_fifogen_ar : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of dw_fifogen_ar : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of dw_fifogen_ar : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of dw_fifogen_ar : label is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of dw_fifogen_ar : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of dw_fifogen_ar : label is 93;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of dw_fifogen_ar : label is 35;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of dw_fifogen_ar : label is 93;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of dw_fifogen_ar : label is 37;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of dw_fifogen_ar : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of dw_fifogen_ar : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of dw_fifogen_ar : label is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of dw_fifogen_ar : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of dw_fifogen_ar : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of dw_fifogen_ar : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of dw_fifogen_ar : label is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of dw_fifogen_ar : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of dw_fifogen_ar : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of dw_fifogen_ar : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of dw_fifogen_ar : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of dw_fifogen_ar : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of dw_fifogen_ar : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of dw_fifogen_ar : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of dw_fifogen_ar : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of dw_fifogen_ar : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of dw_fifogen_ar : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of dw_fifogen_ar : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of dw_fifogen_ar : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of dw_fifogen_ar : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of dw_fifogen_ar : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of dw_fifogen_ar : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of dw_fifogen_ar : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of dw_fifogen_ar : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of dw_fifogen_ar : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of dw_fifogen_ar : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of dw_fifogen_ar : label is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of dw_fifogen_ar : label is 11;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of dw_fifogen_ar : label is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of dw_fifogen_ar : label is 11;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of dw_fifogen_ar : label is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of dw_fifogen_ar : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of dw_fifogen_ar : label is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of dw_fifogen_ar : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of dw_fifogen_ar : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of dw_fifogen_ar : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of dw_fifogen_ar : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of dw_fifogen_ar : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of dw_fifogen_ar : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of dw_fifogen_ar : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of dw_fifogen_ar : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of dw_fifogen_ar : label is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of dw_fifogen_ar : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of dw_fifogen_ar : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of dw_fifogen_ar : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of dw_fifogen_ar : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of dw_fifogen_ar : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of dw_fifogen_ar : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of dw_fifogen_ar : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of dw_fifogen_ar : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of dw_fifogen_ar : label is 14;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of dw_fifogen_ar : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of dw_fifogen_ar : label is 30;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of dw_fifogen_ar : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of dw_fifogen_ar : label is 14;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of dw_fifogen_ar : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of dw_fifogen_ar : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of dw_fifogen_ar : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of dw_fifogen_ar : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of dw_fifogen_ar : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of dw_fifogen_ar : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of dw_fifogen_ar : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of dw_fifogen_ar : label is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of dw_fifogen_ar : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of dw_fifogen_ar : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of dw_fifogen_ar : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of dw_fifogen_ar : label is 2;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of dw_fifogen_ar : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of dw_fifogen_ar : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of dw_fifogen_ar : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of dw_fifogen_ar : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of dw_fifogen_ar : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of dw_fifogen_ar : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of dw_fifogen_ar : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of dw_fifogen_ar : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of dw_fifogen_ar : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of dw_fifogen_ar : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of dw_fifogen_ar : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of dw_fifogen_ar : label is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of dw_fifogen_ar : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of dw_fifogen_ar : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of dw_fifogen_ar : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of dw_fifogen_ar : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of dw_fifogen_ar : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of dw_fifogen_ar : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of dw_fifogen_ar : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of dw_fifogen_ar : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of dw_fifogen_ar : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of dw_fifogen_ar : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of dw_fifogen_ar : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of dw_fifogen_ar : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of dw_fifogen_ar : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of dw_fifogen_ar : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of dw_fifogen_ar : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of dw_fifogen_ar : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of dw_fifogen_ar : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of dw_fifogen_ar : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of dw_fifogen_ar : label is 32;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of dw_fifogen_ar : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of dw_fifogen_ar : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of dw_fifogen_ar : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of dw_fifogen_ar : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of dw_fifogen_ar : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of dw_fifogen_ar : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of dw_fifogen_ar : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of dw_fifogen_ar : label is 5;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of dw_fifogen_ar : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of dw_fifogen_ar : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of dw_fifogen_ar : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of dw_fifogen_ar : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of dw_fifogen_ar : label is 1;
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_21 : label is "soft_lutpair40";
  attribute C_ADD_NGC_CONSTRAINT of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_RACH of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_WACH of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_AXIS_TDATA_WIDTH of dw_fifogen_rresp : label is 64;
  attribute C_AXIS_TDEST_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_AXIS_TID_WIDTH of dw_fifogen_rresp : label is 8;
  attribute C_AXIS_TKEEP_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_AXIS_TSTRB_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_AXIS_TUSER_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_AXIS_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_AXI_ADDR_WIDTH of dw_fifogen_rresp : label is 32;
  attribute C_AXI_ARUSER_WIDTH of dw_fifogen_rresp : label is 1;
  attribute C_AXI_AWUSER_WIDTH of dw_fifogen_rresp : label is 1;
  attribute C_AXI_BUSER_WIDTH of dw_fifogen_rresp : label is 1;
  attribute C_AXI_DATA_WIDTH of dw_fifogen_rresp : label is 64;
  attribute C_AXI_ID_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_AXI_LEN_WIDTH of dw_fifogen_rresp : label is 8;
  attribute C_AXI_LOCK_WIDTH of dw_fifogen_rresp : label is 2;
  attribute C_AXI_RUSER_WIDTH of dw_fifogen_rresp : label is 1;
  attribute C_AXI_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_AXI_WUSER_WIDTH of dw_fifogen_rresp : label is 1;
  attribute C_COMMON_CLOCK of dw_fifogen_rresp : label is 0;
  attribute C_COUNT_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_DATA_COUNT_WIDTH of dw_fifogen_rresp : label is 9;
  attribute C_DEFAULT_VALUE of dw_fifogen_rresp : label is "BlankString";
  attribute C_DIN_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_DIN_WIDTH_AXIS of dw_fifogen_rresp : label is 1;
  attribute C_DIN_WIDTH_RACH of dw_fifogen_rresp : label is 32;
  attribute C_DIN_WIDTH_RDCH of dw_fifogen_rresp : label is 64;
  attribute C_DIN_WIDTH_WACH of dw_fifogen_rresp : label is 32;
  attribute C_DIN_WIDTH_WDCH of dw_fifogen_rresp : label is 64;
  attribute C_DIN_WIDTH_WRCH of dw_fifogen_rresp : label is 2;
  attribute C_DOUT_RST_VAL of dw_fifogen_rresp : label is "0";
  attribute C_DOUT_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_ENABLE_RLOCS of dw_fifogen_rresp : label is 0;
  attribute C_ENABLE_RST_SYNC of dw_fifogen_rresp : label is 1;
  attribute C_EN_SAFETY_CKT of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_FAMILY of dw_fifogen_rresp : label is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL of dw_fifogen_rresp : label is 0;
  attribute C_HAS_ALMOST_EMPTY of dw_fifogen_rresp : label is 0;
  attribute C_HAS_ALMOST_FULL of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TDATA of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TDEST of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TID of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TKEEP of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TLAST of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TREADY of dw_fifogen_rresp : label is 1;
  attribute C_HAS_AXIS_TSTRB of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_ARUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_AWUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_BUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_ID of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_RUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_WUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_BACKUP of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNT of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_INT_CLK of dw_fifogen_rresp : label is 0;
  attribute C_HAS_MASTER_CE of dw_fifogen_rresp : label is 0;
  attribute C_HAS_MEMINIT_FILE of dw_fifogen_rresp : label is 0;
  attribute C_HAS_OVERFLOW of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_RD_DATA_COUNT of dw_fifogen_rresp : label is 0;
  attribute C_HAS_RD_RST of dw_fifogen_rresp : label is 0;
  attribute C_HAS_RST of dw_fifogen_rresp : label is 1;
  attribute C_HAS_SLAVE_CE of dw_fifogen_rresp : label is 0;
  attribute C_HAS_SRST of dw_fifogen_rresp : label is 0;
  attribute C_HAS_UNDERFLOW of dw_fifogen_rresp : label is 0;
  attribute C_HAS_VALID of dw_fifogen_rresp : label is 0;
  attribute C_HAS_WR_ACK of dw_fifogen_rresp : label is 0;
  attribute C_HAS_WR_DATA_COUNT of dw_fifogen_rresp : label is 0;
  attribute C_HAS_WR_RST of dw_fifogen_rresp : label is 0;
  attribute C_IMPLEMENTATION_TYPE of dw_fifogen_rresp : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS of dw_fifogen_rresp : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH of dw_fifogen_rresp : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH of dw_fifogen_rresp : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH of dw_fifogen_rresp : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH of dw_fifogen_rresp : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH of dw_fifogen_rresp : label is 1;
  attribute C_INIT_WR_PNTR_VAL of dw_fifogen_rresp : label is 0;
  attribute C_INTERFACE_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_MEMORY_TYPE of dw_fifogen_rresp : label is 2;
  attribute C_MIF_FILE_NAME of dw_fifogen_rresp : label is "BlankString";
  attribute C_MSGON_VAL of dw_fifogen_rresp : label is 1;
  attribute C_OPTIMIZATION_MODE of dw_fifogen_rresp : label is 0;
  attribute C_OVERFLOW_LOW of dw_fifogen_rresp : label is 0;
  attribute C_POWER_SAVING_MODE of dw_fifogen_rresp : label is 0;
  attribute C_PRELOAD_LATENCY of dw_fifogen_rresp : label is 0;
  attribute C_PRELOAD_REGS of dw_fifogen_rresp : label is 1;
  attribute C_PRIM_FIFO_TYPE of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH of dw_fifogen_rresp : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of dw_fifogen_rresp : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of dw_fifogen_rresp : label is 5;
  attribute C_PROG_EMPTY_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of dw_fifogen_rresp : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of dw_fifogen_rresp : label is 30;
  attribute C_PROG_FULL_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_RACH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_WACH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_RACH_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_RDCH_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of dw_fifogen_rresp : label is 9;
  attribute C_RD_DEPTH of dw_fifogen_rresp : label is 512;
  attribute C_RD_FREQ of dw_fifogen_rresp : label is 1;
  attribute C_RD_PNTR_WIDTH of dw_fifogen_rresp : label is 9;
  attribute C_REG_SLICE_MODE_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_REG_SLICE_MODE_RACH of dw_fifogen_rresp : label is 0;
  attribute C_REG_SLICE_MODE_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_REG_SLICE_MODE_WACH of dw_fifogen_rresp : label is 0;
  attribute C_REG_SLICE_MODE_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_REG_SLICE_MODE_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_SELECT_XPM of dw_fifogen_rresp : label is 0;
  attribute C_SYNCHRONIZER_STAGE of dw_fifogen_rresp : label is 3;
  attribute C_UNDERFLOW_LOW of dw_fifogen_rresp : label is 0;
  attribute C_USE_COMMON_OVERFLOW of dw_fifogen_rresp : label is 0;
  attribute C_USE_COMMON_UNDERFLOW of dw_fifogen_rresp : label is 0;
  attribute C_USE_DEFAULT_SETTINGS of dw_fifogen_rresp : label is 0;
  attribute C_USE_DOUT_RST of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_RACH of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_WACH of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_USE_EMBEDDED_REG of dw_fifogen_rresp : label is 0;
  attribute C_USE_FIFO16_FLAGS of dw_fifogen_rresp : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of dw_fifogen_rresp : label is 1;
  attribute C_USE_PIPELINE_REG of dw_fifogen_rresp : label is 0;
  attribute C_VALID_LOW of dw_fifogen_rresp : label is 0;
  attribute C_WACH_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_WDCH_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_WRCH_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_WR_ACK_LOW of dw_fifogen_rresp : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of dw_fifogen_rresp : label is 9;
  attribute C_WR_DEPTH of dw_fifogen_rresp : label is 512;
  attribute C_WR_DEPTH_AXIS of dw_fifogen_rresp : label is 1024;
  attribute C_WR_DEPTH_RACH of dw_fifogen_rresp : label is 16;
  attribute C_WR_DEPTH_RDCH of dw_fifogen_rresp : label is 1024;
  attribute C_WR_DEPTH_WACH of dw_fifogen_rresp : label is 16;
  attribute C_WR_DEPTH_WDCH of dw_fifogen_rresp : label is 1024;
  attribute C_WR_DEPTH_WRCH of dw_fifogen_rresp : label is 16;
  attribute C_WR_FREQ of dw_fifogen_rresp : label is 1;
  attribute C_WR_PNTR_WIDTH of dw_fifogen_rresp : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS of dw_fifogen_rresp : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH of dw_fifogen_rresp : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH of dw_fifogen_rresp : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH of dw_fifogen_rresp : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH of dw_fifogen_rresp : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH of dw_fifogen_rresp : label is 4;
  attribute C_WR_RESPONSE_LATENCY of dw_fifogen_rresp : label is 1;
  attribute SOFT_HLUTNM of dw_fifogen_rresp_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of dw_fifogen_rresp_i_4 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of dw_fifogen_rresp_i_8 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of first_rvalid_d1_i_1 : label is "soft_lutpair54";
  attribute box_type : string;
  attribute box_type of \gen_ramb[0].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[10].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[11].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[12].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[13].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[14].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[15].ramb_inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \gen_ramb[15].ramb_inst_i_26\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gen_ramb[15].ramb_inst_i_27\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_ramb[15].ramb_inst_i_28\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gen_ramb[15].ramb_inst_i_29\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gen_ramb[15].ramb_inst_i_30\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gen_ramb[15].ramb_inst_i_31\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gen_ramb[15].ramb_inst_i_32\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gen_ramb[15].ramb_inst_i_33\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gen_ramb[15].ramb_inst_i_34\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_ramb[15].ramb_inst_i_35\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gen_ramb[15].ramb_inst_i_36\ : label is "soft_lutpair52";
  attribute box_type of \gen_ramb[1].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[2].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[3].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[4].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[5].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[6].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[7].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[8].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[9].ramb_inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \large_incr_mask[2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \large_incr_mask[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \m_buf[1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \m_buf[2]_i_1\ : label is "soft_lutpair61";
  attribute C_ADD_NGC_CONSTRAINT of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_AXIS of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_RACH of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_RDCH of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WACH of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WDCH of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WRCH of m_cmd_fifo : label is 0;
  attribute C_AXIS_TDATA_WIDTH of m_cmd_fifo : label is 64;
  attribute C_AXIS_TDEST_WIDTH of m_cmd_fifo : label is 4;
  attribute C_AXIS_TID_WIDTH of m_cmd_fifo : label is 8;
  attribute C_AXIS_TKEEP_WIDTH of m_cmd_fifo : label is 4;
  attribute C_AXIS_TSTRB_WIDTH of m_cmd_fifo : label is 4;
  attribute C_AXIS_TUSER_WIDTH of m_cmd_fifo : label is 4;
  attribute C_AXIS_TYPE of m_cmd_fifo : label is 0;
  attribute C_AXI_ADDR_WIDTH of m_cmd_fifo : label is 32;
  attribute C_AXI_ARUSER_WIDTH of m_cmd_fifo : label is 1;
  attribute C_AXI_AWUSER_WIDTH of m_cmd_fifo : label is 1;
  attribute C_AXI_BUSER_WIDTH of m_cmd_fifo : label is 1;
  attribute C_AXI_DATA_WIDTH of m_cmd_fifo : label is 64;
  attribute C_AXI_ID_WIDTH of m_cmd_fifo : label is 4;
  attribute C_AXI_LEN_WIDTH of m_cmd_fifo : label is 8;
  attribute C_AXI_LOCK_WIDTH of m_cmd_fifo : label is 2;
  attribute C_AXI_RUSER_WIDTH of m_cmd_fifo : label is 1;
  attribute C_AXI_TYPE of m_cmd_fifo : label is 0;
  attribute C_AXI_WUSER_WIDTH of m_cmd_fifo : label is 1;
  attribute C_COMMON_CLOCK of m_cmd_fifo : label is 1;
  attribute C_COUNT_TYPE of m_cmd_fifo : label is 0;
  attribute C_DATA_COUNT_WIDTH of m_cmd_fifo : label is 5;
  attribute C_DEFAULT_VALUE of m_cmd_fifo : label is "BlankString";
  attribute C_DIN_WIDTH of m_cmd_fifo : label is 23;
  attribute C_DIN_WIDTH_AXIS of m_cmd_fifo : label is 1;
  attribute C_DIN_WIDTH_RACH of m_cmd_fifo : label is 32;
  attribute C_DIN_WIDTH_RDCH of m_cmd_fifo : label is 64;
  attribute C_DIN_WIDTH_WACH of m_cmd_fifo : label is 32;
  attribute C_DIN_WIDTH_WDCH of m_cmd_fifo : label is 64;
  attribute C_DIN_WIDTH_WRCH of m_cmd_fifo : label is 2;
  attribute C_DOUT_RST_VAL of m_cmd_fifo : label is "0";
  attribute C_DOUT_WIDTH of m_cmd_fifo : label is 23;
  attribute C_ENABLE_RLOCS of m_cmd_fifo : label is 0;
  attribute C_ENABLE_RST_SYNC of m_cmd_fifo : label is 1;
  attribute C_EN_SAFETY_CKT of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH of m_cmd_fifo : label is 0;
  attribute C_FAMILY of m_cmd_fifo : label is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL of m_cmd_fifo : label is 0;
  attribute C_HAS_ALMOST_EMPTY of m_cmd_fifo : label is 0;
  attribute C_HAS_ALMOST_FULL of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TDATA of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TDEST of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TID of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TKEEP of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TLAST of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TREADY of m_cmd_fifo : label is 1;
  attribute C_HAS_AXIS_TSTRB of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_ARUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_AWUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_BUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_ID of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_RUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_WUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_BACKUP of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNT of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH of m_cmd_fifo : label is 0;
  attribute C_HAS_INT_CLK of m_cmd_fifo : label is 0;
  attribute C_HAS_MASTER_CE of m_cmd_fifo : label is 0;
  attribute C_HAS_MEMINIT_FILE of m_cmd_fifo : label is 0;
  attribute C_HAS_OVERFLOW of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH of m_cmd_fifo : label is 0;
  attribute C_HAS_RD_DATA_COUNT of m_cmd_fifo : label is 0;
  attribute C_HAS_RD_RST of m_cmd_fifo : label is 0;
  attribute C_HAS_RST of m_cmd_fifo : label is 0;
  attribute C_HAS_SLAVE_CE of m_cmd_fifo : label is 0;
  attribute C_HAS_SRST of m_cmd_fifo : label is 1;
  attribute C_HAS_UNDERFLOW of m_cmd_fifo : label is 0;
  attribute C_HAS_VALID of m_cmd_fifo : label is 0;
  attribute C_HAS_WR_ACK of m_cmd_fifo : label is 0;
  attribute C_HAS_WR_DATA_COUNT of m_cmd_fifo : label is 0;
  attribute C_HAS_WR_RST of m_cmd_fifo : label is 0;
  attribute C_IMPLEMENTATION_TYPE of m_cmd_fifo : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS of m_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH of m_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH of m_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH of m_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH of m_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH of m_cmd_fifo : label is 1;
  attribute C_INIT_WR_PNTR_VAL of m_cmd_fifo : label is 0;
  attribute C_INTERFACE_TYPE of m_cmd_fifo : label is 0;
  attribute C_MEMORY_TYPE of m_cmd_fifo : label is 2;
  attribute C_MIF_FILE_NAME of m_cmd_fifo : label is "BlankString";
  attribute C_MSGON_VAL of m_cmd_fifo : label is 1;
  attribute C_OPTIMIZATION_MODE of m_cmd_fifo : label is 0;
  attribute C_OVERFLOW_LOW of m_cmd_fifo : label is 0;
  attribute C_POWER_SAVING_MODE of m_cmd_fifo : label is 0;
  attribute C_PRELOAD_LATENCY of m_cmd_fifo : label is 0;
  attribute C_PRELOAD_REGS of m_cmd_fifo : label is 1;
  attribute C_PRIM_FIFO_TYPE of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH of m_cmd_fifo : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of m_cmd_fifo : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of m_cmd_fifo : label is 5;
  attribute C_PROG_EMPTY_TYPE of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of m_cmd_fifo : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of m_cmd_fifo : label is 30;
  attribute C_PROG_FULL_TYPE of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_RACH of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WACH of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH of m_cmd_fifo : label is 0;
  attribute C_RACH_TYPE of m_cmd_fifo : label is 0;
  attribute C_RDCH_TYPE of m_cmd_fifo : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of m_cmd_fifo : label is 5;
  attribute C_RD_DEPTH of m_cmd_fifo : label is 32;
  attribute C_RD_FREQ of m_cmd_fifo : label is 1;
  attribute C_RD_PNTR_WIDTH of m_cmd_fifo : label is 5;
  attribute C_REG_SLICE_MODE_AXIS of m_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_RACH of m_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_RDCH of m_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WACH of m_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WDCH of m_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WRCH of m_cmd_fifo : label is 0;
  attribute C_SELECT_XPM of m_cmd_fifo : label is 0;
  attribute C_SYNCHRONIZER_STAGE of m_cmd_fifo : label is 3;
  attribute C_UNDERFLOW_LOW of m_cmd_fifo : label is 0;
  attribute C_USE_COMMON_OVERFLOW of m_cmd_fifo : label is 0;
  attribute C_USE_COMMON_UNDERFLOW of m_cmd_fifo : label is 0;
  attribute C_USE_DEFAULT_SETTINGS of m_cmd_fifo : label is 0;
  attribute C_USE_DOUT_RST of m_cmd_fifo : label is 0;
  attribute C_USE_ECC of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_AXIS of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_RACH of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_RDCH of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_WACH of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_WDCH of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_WRCH of m_cmd_fifo : label is 0;
  attribute C_USE_EMBEDDED_REG of m_cmd_fifo : label is 0;
  attribute C_USE_FIFO16_FLAGS of m_cmd_fifo : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of m_cmd_fifo : label is 1;
  attribute C_USE_PIPELINE_REG of m_cmd_fifo : label is 0;
  attribute C_VALID_LOW of m_cmd_fifo : label is 0;
  attribute C_WACH_TYPE of m_cmd_fifo : label is 0;
  attribute C_WDCH_TYPE of m_cmd_fifo : label is 0;
  attribute C_WRCH_TYPE of m_cmd_fifo : label is 0;
  attribute C_WR_ACK_LOW of m_cmd_fifo : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of m_cmd_fifo : label is 5;
  attribute C_WR_DEPTH of m_cmd_fifo : label is 32;
  attribute C_WR_DEPTH_AXIS of m_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_RACH of m_cmd_fifo : label is 16;
  attribute C_WR_DEPTH_RDCH of m_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_WACH of m_cmd_fifo : label is 16;
  attribute C_WR_DEPTH_WDCH of m_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_WRCH of m_cmd_fifo : label is 16;
  attribute C_WR_FREQ of m_cmd_fifo : label is 1;
  attribute C_WR_PNTR_WIDTH of m_cmd_fifo : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS of m_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH of m_cmd_fifo : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH of m_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH of m_cmd_fifo : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH of m_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH of m_cmd_fifo : label is 4;
  attribute C_WR_RESPONSE_LATENCY of m_cmd_fifo : label is 1;
  attribute SOFT_HLUTNM of m_cmd_valid_i_3 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \m_raddr[0]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \m_raddr[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \m_raddr[5]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \m_raddr[8]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \m_raddr[9]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of m_rresp_fifo_stall_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \m_rresp_reg[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \m_wrap_addr[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \m_wrap_addr[3]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \m_wrap_addr[4]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \m_wrap_addr[5]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \m_wrap_cnt[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \m_wrap_cnt[3]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \m_wrap_cnt[3]_i_6\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \m_wrap_cnt[3]_i_7\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_buf[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \s_buf[2]_i_1\ : label is "soft_lutpair58";
  attribute C_ADD_NGC_CONSTRAINT of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_AXIS of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_RACH of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_RDCH of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WACH of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WDCH of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WRCH of s_cmd_fifo : label is 0;
  attribute C_AXIS_TDATA_WIDTH of s_cmd_fifo : label is 64;
  attribute C_AXIS_TDEST_WIDTH of s_cmd_fifo : label is 4;
  attribute C_AXIS_TID_WIDTH of s_cmd_fifo : label is 8;
  attribute C_AXIS_TKEEP_WIDTH of s_cmd_fifo : label is 4;
  attribute C_AXIS_TSTRB_WIDTH of s_cmd_fifo : label is 4;
  attribute C_AXIS_TUSER_WIDTH of s_cmd_fifo : label is 4;
  attribute C_AXIS_TYPE of s_cmd_fifo : label is 0;
  attribute C_AXI_ADDR_WIDTH of s_cmd_fifo : label is 32;
  attribute C_AXI_ARUSER_WIDTH of s_cmd_fifo : label is 1;
  attribute C_AXI_AWUSER_WIDTH of s_cmd_fifo : label is 1;
  attribute C_AXI_BUSER_WIDTH of s_cmd_fifo : label is 1;
  attribute C_AXI_DATA_WIDTH of s_cmd_fifo : label is 64;
  attribute C_AXI_ID_WIDTH of s_cmd_fifo : label is 4;
  attribute C_AXI_LEN_WIDTH of s_cmd_fifo : label is 8;
  attribute C_AXI_LOCK_WIDTH of s_cmd_fifo : label is 2;
  attribute C_AXI_RUSER_WIDTH of s_cmd_fifo : label is 1;
  attribute C_AXI_TYPE of s_cmd_fifo : label is 0;
  attribute C_AXI_WUSER_WIDTH of s_cmd_fifo : label is 1;
  attribute C_COMMON_CLOCK of s_cmd_fifo : label is 1;
  attribute C_COUNT_TYPE of s_cmd_fifo : label is 0;
  attribute C_DATA_COUNT_WIDTH of s_cmd_fifo : label is 5;
  attribute C_DEFAULT_VALUE of s_cmd_fifo : label is "BlankString";
  attribute C_DIN_WIDTH of s_cmd_fifo : label is 34;
  attribute C_DIN_WIDTH_AXIS of s_cmd_fifo : label is 1;
  attribute C_DIN_WIDTH_RACH of s_cmd_fifo : label is 32;
  attribute C_DIN_WIDTH_RDCH of s_cmd_fifo : label is 64;
  attribute C_DIN_WIDTH_WACH of s_cmd_fifo : label is 32;
  attribute C_DIN_WIDTH_WDCH of s_cmd_fifo : label is 64;
  attribute C_DIN_WIDTH_WRCH of s_cmd_fifo : label is 2;
  attribute C_DOUT_RST_VAL of s_cmd_fifo : label is "0";
  attribute C_DOUT_WIDTH of s_cmd_fifo : label is 34;
  attribute C_ENABLE_RLOCS of s_cmd_fifo : label is 0;
  attribute C_ENABLE_RST_SYNC of s_cmd_fifo : label is 1;
  attribute C_EN_SAFETY_CKT of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH of s_cmd_fifo : label is 0;
  attribute C_FAMILY of s_cmd_fifo : label is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL of s_cmd_fifo : label is 0;
  attribute C_HAS_ALMOST_EMPTY of s_cmd_fifo : label is 0;
  attribute C_HAS_ALMOST_FULL of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TDATA of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TDEST of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TID of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TKEEP of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TLAST of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TREADY of s_cmd_fifo : label is 1;
  attribute C_HAS_AXIS_TSTRB of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_ARUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_AWUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_BUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_ID of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_RUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_WUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_BACKUP of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNT of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH of s_cmd_fifo : label is 0;
  attribute C_HAS_INT_CLK of s_cmd_fifo : label is 0;
  attribute C_HAS_MASTER_CE of s_cmd_fifo : label is 0;
  attribute C_HAS_MEMINIT_FILE of s_cmd_fifo : label is 0;
  attribute C_HAS_OVERFLOW of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH of s_cmd_fifo : label is 0;
  attribute C_HAS_RD_DATA_COUNT of s_cmd_fifo : label is 0;
  attribute C_HAS_RD_RST of s_cmd_fifo : label is 0;
  attribute C_HAS_RST of s_cmd_fifo : label is 0;
  attribute C_HAS_SLAVE_CE of s_cmd_fifo : label is 0;
  attribute C_HAS_SRST of s_cmd_fifo : label is 1;
  attribute C_HAS_UNDERFLOW of s_cmd_fifo : label is 0;
  attribute C_HAS_VALID of s_cmd_fifo : label is 0;
  attribute C_HAS_WR_ACK of s_cmd_fifo : label is 0;
  attribute C_HAS_WR_DATA_COUNT of s_cmd_fifo : label is 0;
  attribute C_HAS_WR_RST of s_cmd_fifo : label is 0;
  attribute C_IMPLEMENTATION_TYPE of s_cmd_fifo : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS of s_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH of s_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH of s_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH of s_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH of s_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH of s_cmd_fifo : label is 1;
  attribute C_INIT_WR_PNTR_VAL of s_cmd_fifo : label is 0;
  attribute C_INTERFACE_TYPE of s_cmd_fifo : label is 0;
  attribute C_MEMORY_TYPE of s_cmd_fifo : label is 2;
  attribute C_MIF_FILE_NAME of s_cmd_fifo : label is "BlankString";
  attribute C_MSGON_VAL of s_cmd_fifo : label is 1;
  attribute C_OPTIMIZATION_MODE of s_cmd_fifo : label is 0;
  attribute C_OVERFLOW_LOW of s_cmd_fifo : label is 0;
  attribute C_POWER_SAVING_MODE of s_cmd_fifo : label is 0;
  attribute C_PRELOAD_LATENCY of s_cmd_fifo : label is 0;
  attribute C_PRELOAD_REGS of s_cmd_fifo : label is 1;
  attribute C_PRIM_FIFO_TYPE of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH of s_cmd_fifo : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of s_cmd_fifo : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of s_cmd_fifo : label is 5;
  attribute C_PROG_EMPTY_TYPE of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of s_cmd_fifo : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of s_cmd_fifo : label is 30;
  attribute C_PROG_FULL_TYPE of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_RACH of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WACH of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH of s_cmd_fifo : label is 0;
  attribute C_RACH_TYPE of s_cmd_fifo : label is 0;
  attribute C_RDCH_TYPE of s_cmd_fifo : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of s_cmd_fifo : label is 5;
  attribute C_RD_DEPTH of s_cmd_fifo : label is 32;
  attribute C_RD_FREQ of s_cmd_fifo : label is 1;
  attribute C_RD_PNTR_WIDTH of s_cmd_fifo : label is 5;
  attribute C_REG_SLICE_MODE_AXIS of s_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_RACH of s_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_RDCH of s_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WACH of s_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WDCH of s_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WRCH of s_cmd_fifo : label is 0;
  attribute C_SELECT_XPM of s_cmd_fifo : label is 0;
  attribute C_SYNCHRONIZER_STAGE of s_cmd_fifo : label is 3;
  attribute C_UNDERFLOW_LOW of s_cmd_fifo : label is 0;
  attribute C_USE_COMMON_OVERFLOW of s_cmd_fifo : label is 0;
  attribute C_USE_COMMON_UNDERFLOW of s_cmd_fifo : label is 0;
  attribute C_USE_DEFAULT_SETTINGS of s_cmd_fifo : label is 0;
  attribute C_USE_DOUT_RST of s_cmd_fifo : label is 0;
  attribute C_USE_ECC of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_AXIS of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_RACH of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_RDCH of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_WACH of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_WDCH of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_WRCH of s_cmd_fifo : label is 0;
  attribute C_USE_EMBEDDED_REG of s_cmd_fifo : label is 0;
  attribute C_USE_FIFO16_FLAGS of s_cmd_fifo : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of s_cmd_fifo : label is 1;
  attribute C_USE_PIPELINE_REG of s_cmd_fifo : label is 0;
  attribute C_VALID_LOW of s_cmd_fifo : label is 0;
  attribute C_WACH_TYPE of s_cmd_fifo : label is 0;
  attribute C_WDCH_TYPE of s_cmd_fifo : label is 0;
  attribute C_WRCH_TYPE of s_cmd_fifo : label is 0;
  attribute C_WR_ACK_LOW of s_cmd_fifo : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of s_cmd_fifo : label is 5;
  attribute C_WR_DEPTH of s_cmd_fifo : label is 32;
  attribute C_WR_DEPTH_AXIS of s_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_RACH of s_cmd_fifo : label is 16;
  attribute C_WR_DEPTH_RDCH of s_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_WACH of s_cmd_fifo : label is 16;
  attribute C_WR_DEPTH_WDCH of s_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_WRCH of s_cmd_fifo : label is 16;
  attribute C_WR_FREQ of s_cmd_fifo : label is 1;
  attribute C_WR_PNTR_WIDTH of s_cmd_fifo : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS of s_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH of s_cmd_fifo : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH of s_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH of s_cmd_fifo : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH of s_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH of s_cmd_fifo : label is 4;
  attribute C_WR_RESPONSE_LATENCY of s_cmd_fifo : label is 1;
  attribute SOFT_HLUTNM of \s_raddr[0]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \s_raddr[1]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s_raddr[2]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \s_raddr[4]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s_raddr[6]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_raddr[7]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \s_rcnt[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \s_rcnt[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \s_rresp_reg[1]_i_4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of s_rvalid_i_3 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \s_wrap_addr[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s_wrap_addr[4]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_wrap_cnt[1]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s_wrap_cnt[2]_i_2\ : label is "soft_lutpair46";
begin
  M_AXI_RREADY_i_reg_0 <= \^m_axi_rready_i_reg_0\;
  SR(0) <= \^sr\(0);
  \USE_READ.m_axi_arready_i\ <= \^use_read.m_axi_arready_i\;
  din(12 downto 0) <= \^din\(12 downto 0);
  m_axi_araddr(63 downto 0) <= \^m_axi_araddr\(63 downto 0);
  m_axi_arvalid <= \^m_axi_arvalid\;
  s_aresetn <= \^s_aresetn\;
  s_cmd_push <= \^s_cmd_push\;
  s_rvalid_d2_reg_0 <= \^s_rvalid_d2_reg_0\;
M_AXI_ARVALID_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA2020"
    )
        port map (
      I0 => \arststages_ff_reg[1]_0\,
      I1 => m_cmd_full,
      I2 => ar_fifo_valid,
      I3 => m_axi_arready,
      I4 => \^m_axi_arvalid\,
      O => M_AXI_ARVALID_i_i_1_n_0
    );
M_AXI_ARVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => M_AXI_ARVALID_i_i_1_n_0,
      Q => \^m_axi_arvalid\,
      R => '0'
    );
M_AXI_RREADY_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557755FF00F300F3"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => m_cmd_empty,
      I2 => m_cmd_valid_reg_n_0,
      I3 => rresp_fifo_full,
      I4 => m_axi_rlast,
      I5 => \^m_axi_rready_i_reg_0\,
      O => M_AXI_RREADY_i_i_1_n_0
    );
M_AXI_RREADY_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => M_AXI_RREADY_i_i_1_n_0,
      Q => \^m_axi_rready_i_reg_0\,
      R => m_fifo_rst
    );
S_AXI_ARREADY_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_ARREADY_i_i_2_n_0,
      I1 => \arststages_ff_reg[1]\,
      I2 => \^s_cmd_push\,
      O => S_AXI_ARREADY_i_i_1_n_0
    );
S_AXI_ARREADY_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04444444"
    )
        port map (
      I0 => s_cmd_full,
      I1 => ar_fifo_ready,
      I2 => buf_cnt(0),
      I3 => buf_cnt(1),
      I4 => buf_cnt(2),
      I5 => \^use_read.m_axi_arready_i\,
      O => S_AXI_ARREADY_i_i_2_n_0
    );
S_AXI_ARREADY_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => S_AXI_ARREADY_i_i_1_n_0,
      Q => \^use_read.m_axi_arready_i\,
      R => '0'
    );
S_AXI_WREADY_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arststages_ff_reg[1]\,
      O => \^sr\(0)
    );
\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arststages_ff_reg[1]\,
      I1 => \arststages_ff_reg[1]_0\,
      O => \^s_aresetn\
    );
\buf_cnt[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99996662"
    )
        port map (
      I0 => \^s_cmd_push\,
      I1 => s_buf,
      I2 => buf_cnt(2),
      I3 => buf_cnt(1),
      I4 => buf_cnt(0),
      O => \buf_cnt[0]_i_1__0_n_0\
    );
\buf_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6698AA"
    )
        port map (
      I0 => buf_cnt(1),
      I1 => buf_cnt(0),
      I2 => buf_cnt(2),
      I3 => s_buf,
      I4 => \^s_cmd_push\,
      O => \buf_cnt[1]_i_1__0_n_0\
    );
\buf_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F078E0F0"
    )
        port map (
      I0 => buf_cnt(1),
      I1 => buf_cnt(0),
      I2 => buf_cnt(2),
      I3 => s_buf,
      I4 => \^s_cmd_push\,
      O => \buf_cnt[2]_i_1__0_n_0\
    );
\buf_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => \buf_cnt[0]_i_1__0_n_0\,
      Q => buf_cnt(0),
      R => \^sr\(0)
    );
\buf_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => \buf_cnt[1]_i_1__0_n_0\,
      Q => buf_cnt(1),
      R => \^sr\(0)
    );
\buf_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => \buf_cnt[2]_i_1__0_n_0\,
      Q => buf_cnt(2),
      R => \^sr\(0)
    );
\cmd_push_block_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^use_read.m_axi_arready_i\,
      I1 => sr_arvalid,
      I2 => cmd_push_block_reg,
      O => cmd_push_block0
    );
dw_fifogen_ar: entity work.\design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized2\
     port map (
      almost_empty => NLW_dw_fifogen_ar_almost_empty_UNCONNECTED,
      almost_full => NLW_dw_fifogen_ar_almost_full_UNCONNECTED,
      axi_ar_data_count(5 downto 0) => NLW_dw_fifogen_ar_axi_ar_data_count_UNCONNECTED(5 downto 0),
      axi_ar_dbiterr => NLW_dw_fifogen_ar_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_dw_fifogen_ar_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_dw_fifogen_ar_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(4 downto 0) => B"00000",
      axi_ar_prog_full => NLW_dw_fifogen_ar_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(4 downto 0) => B"00000",
      axi_ar_rd_data_count(5 downto 0) => NLW_dw_fifogen_ar_axi_ar_rd_data_count_UNCONNECTED(5 downto 0),
      axi_ar_sbiterr => NLW_dw_fifogen_ar_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_dw_fifogen_ar_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(5 downto 0) => NLW_dw_fifogen_ar_axi_ar_wr_data_count_UNCONNECTED(5 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_dw_fifogen_ar_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_dw_fifogen_ar_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_dw_fifogen_ar_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_dw_fifogen_ar_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_dw_fifogen_ar_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_dw_fifogen_ar_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_dw_fifogen_ar_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_dw_fifogen_ar_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_dw_fifogen_ar_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_dw_fifogen_ar_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_dw_fifogen_ar_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_dw_fifogen_ar_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_dw_fifogen_ar_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_dw_fifogen_ar_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_dw_fifogen_ar_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_dw_fifogen_ar_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_dw_fifogen_ar_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_dw_fifogen_ar_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_dw_fifogen_ar_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_dw_fifogen_ar_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_dw_fifogen_ar_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_dw_fifogen_ar_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_dw_fifogen_ar_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_dw_fifogen_ar_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_dw_fifogen_ar_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_dw_fifogen_ar_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_dw_fifogen_ar_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_dw_fifogen_ar_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_dw_fifogen_ar_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_dw_fifogen_ar_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_dw_fifogen_ar_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_dw_fifogen_ar_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_dw_fifogen_ar_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => NLW_dw_fifogen_ar_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_dw_fifogen_ar_dbiterr_UNCONNECTED,
      din(17 downto 0) => B"000000000000000000",
      dout(17 downto 0) => NLW_dw_fifogen_ar_dout_UNCONNECTED(17 downto 0),
      empty => NLW_dw_fifogen_ar_empty_UNCONNECTED,
      full => NLW_dw_fifogen_ar_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => \out\,
      m_aclk_en => '0',
      m_axi_araddr(63 downto 0) => \^m_axi_araddr\(63 downto 0),
      m_axi_arburst(1 downto 0) => \^din\(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(0) => NLW_dw_fifogen_ar_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => \^din\(12 downto 5),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => ar_pop,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => \^din\(4 downto 2),
      m_axi_aruser(0) => NLW_dw_fifogen_ar_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => ar_fifo_valid,
      m_axi_awaddr(63 downto 0) => NLW_dw_fifogen_ar_m_axi_awaddr_UNCONNECTED(63 downto 0),
      m_axi_awburst(1 downto 0) => NLW_dw_fifogen_ar_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_dw_fifogen_ar_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_dw_fifogen_ar_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_dw_fifogen_ar_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_dw_fifogen_ar_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_dw_fifogen_ar_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_dw_fifogen_ar_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_dw_fifogen_ar_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_dw_fifogen_ar_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_dw_fifogen_ar_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_dw_fifogen_ar_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_dw_fifogen_ar_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_dw_fifogen_ar_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(31 downto 0) => NLW_dw_fifogen_ar_m_axi_wdata_UNCONNECTED(31 downto 0),
      m_axi_wid(0) => NLW_dw_fifogen_ar_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_dw_fifogen_ar_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(3 downto 0) => NLW_dw_fifogen_ar_m_axi_wstrb_UNCONNECTED(3 downto 0),
      m_axi_wuser(0) => NLW_dw_fifogen_ar_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_dw_fifogen_ar_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_dw_fifogen_ar_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_dw_fifogen_ar_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_dw_fifogen_ar_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_dw_fifogen_ar_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_dw_fifogen_ar_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_dw_fifogen_ar_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_dw_fifogen_ar_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_dw_fifogen_ar_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_dw_fifogen_ar_overflow_UNCONNECTED,
      prog_empty => NLW_dw_fifogen_ar_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_dw_fifogen_ar_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_dw_fifogen_ar_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => '0',
      rd_rst => '0',
      rd_rst_busy => NLW_dw_fifogen_ar_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => s_rlast_reg_0,
      s_aclk_en => '0',
      s_aresetn => \^s_aresetn\,
      s_axi_araddr(63 downto 6) => Q(63 downto 6),
      s_axi_araddr(5 downto 0) => s_axi_araddr(5 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => Q(75 downto 72),
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => Q(84),
      s_axi_arprot(2 downto 0) => Q(66 downto 64),
      s_axi_arqos(3 downto 0) => Q(92 downto 89),
      s_axi_arready => ar_fifo_ready,
      s_axi_arregion(3 downto 0) => Q(96 downto 93),
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_aruser(0) => '0',
      s_axi_arvalid => \^s_cmd_push\,
      s_axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_dw_fifogen_ar_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_dw_fifogen_ar_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_dw_fifogen_ar_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_dw_fifogen_ar_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_dw_fifogen_ar_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_dw_fifogen_ar_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(0) => NLW_dw_fifogen_ar_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_dw_fifogen_ar_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_dw_fifogen_ar_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_dw_fifogen_ar_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_dw_fifogen_ar_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_dw_fifogen_ar_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_dw_fifogen_ar_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_dw_fifogen_ar_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_dw_fifogen_ar_underflow_UNCONNECTED,
      valid => NLW_dw_fifogen_ar_valid_UNCONNECTED,
      wr_ack => NLW_dw_fifogen_ar_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_dw_fifogen_ar_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => '0',
      wr_rst => '0',
      wr_rst_busy => NLW_dw_fifogen_ar_wr_rst_busy_UNCONNECTED
    );
dw_fifogen_ar_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^use_read.m_axi_arready_i\,
      I1 => sr_arvalid,
      I2 => cmd_push_block_reg,
      O => \^s_cmd_push\
    );
dw_fifogen_ar_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_arvalid\,
      I1 => m_axi_arready,
      O => ar_pop
    );
dw_fifogen_rresp: entity work.\design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized5\
     port map (
      almost_empty => NLW_dw_fifogen_rresp_almost_empty_UNCONNECTED,
      almost_full => NLW_dw_fifogen_rresp_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_dw_fifogen_rresp_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_dw_fifogen_rresp_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_dw_fifogen_rresp_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_dw_fifogen_rresp_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_dw_fifogen_rresp_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_dw_fifogen_rresp_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_dw_fifogen_rresp_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_dw_fifogen_rresp_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_dw_fifogen_rresp_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_dw_fifogen_rresp_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_dw_fifogen_rresp_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_dw_fifogen_rresp_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_dw_fifogen_rresp_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_dw_fifogen_rresp_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_dw_fifogen_rresp_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_dw_fifogen_rresp_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_dw_fifogen_rresp_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_dw_fifogen_rresp_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_dw_fifogen_rresp_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_dw_fifogen_rresp_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_dw_fifogen_rresp_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_dw_fifogen_rresp_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_dw_fifogen_rresp_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_dw_fifogen_rresp_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_dw_fifogen_rresp_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_dw_fifogen_rresp_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_dw_fifogen_rresp_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_dw_fifogen_rresp_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_dw_fifogen_rresp_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_dw_fifogen_rresp_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_dw_fifogen_rresp_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_dw_fifogen_rresp_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_dw_fifogen_rresp_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_dw_fifogen_rresp_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_dw_fifogen_rresp_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_dw_fifogen_rresp_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(8 downto 0) => NLW_dw_fifogen_rresp_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_dw_fifogen_rresp_dbiterr_UNCONNECTED,
      din(3 downto 2) => B"00",
      din(1 downto 0) => m_rresp_i(1 downto 0),
      dout(3 downto 2) => NLW_dw_fifogen_rresp_dout_UNCONNECTED(3 downto 2),
      dout(1 downto 0) => s_rresp_i(1 downto 0),
      empty => rresp_fifo_empty,
      full => rresp_fifo_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_dw_fifogen_rresp_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_dw_fifogen_rresp_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_dw_fifogen_rresp_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_dw_fifogen_rresp_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_dw_fifogen_rresp_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_dw_fifogen_rresp_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_dw_fifogen_rresp_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_dw_fifogen_rresp_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_dw_fifogen_rresp_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_dw_fifogen_rresp_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_dw_fifogen_rresp_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_dw_fifogen_rresp_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_dw_fifogen_rresp_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_dw_fifogen_rresp_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_dw_fifogen_rresp_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_dw_fifogen_rresp_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_dw_fifogen_rresp_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_dw_fifogen_rresp_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_dw_fifogen_rresp_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_dw_fifogen_rresp_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_dw_fifogen_rresp_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_dw_fifogen_rresp_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_dw_fifogen_rresp_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_dw_fifogen_rresp_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_dw_fifogen_rresp_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_dw_fifogen_rresp_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_dw_fifogen_rresp_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_dw_fifogen_rresp_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_dw_fifogen_rresp_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_dw_fifogen_rresp_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_dw_fifogen_rresp_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_dw_fifogen_rresp_overflow_UNCONNECTED,
      prog_empty => NLW_dw_fifogen_rresp_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_dw_fifogen_rresp_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => s_rlast_reg_0,
      rd_data_count(8 downto 0) => NLW_dw_fifogen_rresp_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => dw_fifogen_rresp_i_5_n_0,
      rd_rst => '0',
      rd_rst_busy => NLW_dw_fifogen_rresp_rd_rst_busy_UNCONNECTED,
      rst => rresp_fifo_rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_dw_fifogen_rresp_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_dw_fifogen_rresp_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_dw_fifogen_rresp_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_dw_fifogen_rresp_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_dw_fifogen_rresp_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_dw_fifogen_rresp_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_dw_fifogen_rresp_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_dw_fifogen_rresp_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_dw_fifogen_rresp_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_dw_fifogen_rresp_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_dw_fifogen_rresp_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_dw_fifogen_rresp_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_dw_fifogen_rresp_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_dw_fifogen_rresp_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_dw_fifogen_rresp_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_dw_fifogen_rresp_underflow_UNCONNECTED,
      valid => NLW_dw_fifogen_rresp_valid_UNCONNECTED,
      wr_ack => NLW_dw_fifogen_rresp_wr_ack_UNCONNECTED,
      wr_clk => \out\,
      wr_data_count(8 downto 0) => NLW_dw_fifogen_rresp_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => dw_fifogen_rresp_i_4_n_0,
      wr_rst => '0',
      wr_rst_busy => NLW_dw_fifogen_rresp_wr_rst_busy_UNCONNECTED
    );
dw_fifogen_rresp_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \arststages_ff_reg[1]_0\,
      I1 => \arststages_ff_reg[1]\,
      O => rresp_fifo_rst
    );
dw_fifogen_rresp_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDFFF"
    )
        port map (
      I0 => s_conv_size(1),
      I1 => s_conv_size(0),
      I2 => s_conv_size(2),
      I3 => burst(0),
      I4 => burst(1),
      O => dw_fifogen_rresp_i_10_n_0
    );
dw_fifogen_rresp_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      I0 => s_rsize(1),
      I1 => s_rsize(0),
      I2 => \s_raddr_reg_n_0_[2]\,
      I3 => \s_raddr_reg_n_0_[3]\,
      I4 => \s_raddr_reg_n_0_[4]\,
      O => dw_fifogen_rresp_i_11_n_0
    );
dw_fifogen_rresp_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_rresp_reg_reg_n_0_[1]\,
      I1 => m_rresp_fifo_stall,
      I2 => m_axi_rresp(1),
      O => m_rresp_i(1)
    );
dw_fifogen_rresp_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_rresp_reg_reg_n_0_[0]\,
      I1 => m_rresp_fifo_stall,
      I2 => m_axi_rresp(0),
      O => m_rresp_i(0)
    );
dw_fifogen_rresp_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => rresp_fifo_full,
      I1 => \^m_axi_rready_i_reg_0\,
      I2 => m_axi_rvalid,
      I3 => m_rresp_fifo_stall,
      O => dw_fifogen_rresp_i_4_n_0
    );
dw_fifogen_rresp_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABF00000000"
    )
        port map (
      I0 => s_rresp_fifo_stall_reg_n_0,
      I1 => s_cmd_empty,
      I2 => dw_fifogen_rresp_i_6_n_0,
      I3 => dw_fifogen_rresp_i_7_n_0,
      I4 => rresp_wrap_reg_n_0,
      I5 => dw_fifogen_rresp_i_8_n_0,
      O => dw_fifogen_rresp_i_5_n_0
    );
dw_fifogen_rresp_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_rcnt_reg(6),
      I1 => s_rcnt_reg(7),
      I2 => s_rcnt_reg(4),
      I3 => s_rcnt_reg(5),
      I4 => \s_rcnt[6]_i_2_n_0\,
      O => dw_fifogen_rresp_i_6_n_0
    );
dw_fifogen_rresp_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BBBF"
    )
        port map (
      I0 => dw_fifogen_rresp_i_9_n_0,
      I1 => data5,
      I2 => s_rsize(0),
      I3 => \s_raddr_reg_n_0_[4]\,
      I4 => dw_fifogen_rresp_i_10_n_0,
      O => dw_fifogen_rresp_i_7_n_0
    );
dw_fifogen_rresp_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5155"
    )
        port map (
      I0 => rresp_fifo_empty,
      I1 => \^s_rvalid_d2_reg_0\,
      I2 => s_axi_rready,
      I3 => s_rvalid_reg_n_0,
      O => dw_fifogen_rresp_i_8_n_0
    );
dw_fifogen_rresp_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0155"
    )
        port map (
      I0 => s_rsize(1),
      I1 => s_rsize(0),
      I2 => \s_raddr_reg_n_0_[0]\,
      I3 => \s_raddr_reg_n_0_[1]\,
      I4 => dw_fifogen_rresp_i_11_n_0,
      I5 => s_rsize(2),
      O => dw_fifogen_rresp_i_9_n_0
    );
first_rvalid_d1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => \^s_rvalid_d2_reg_0\,
      I1 => s_axi_rready,
      I2 => s_rvalid_reg_n_0,
      I3 => first_rvalid_d1,
      O => first_rvalid_d1_i_1_n_0
    );
first_rvalid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => first_rvalid_d1_i_1_n_0,
      Q => first_rvalid_d1,
      R => \^sr\(0)
    );
\gen_ramb[0].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[15].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[15].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[15].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[15].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[15].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[15].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data5,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => \out\,
      DIADI(15) => m_axi_rdata(240),
      DIADI(14) => m_axi_rdata(224),
      DIADI(13) => m_axi_rdata(208),
      DIADI(12) => m_axi_rdata(192),
      DIADI(11) => m_axi_rdata(176),
      DIADI(10) => m_axi_rdata(160),
      DIADI(9) => m_axi_rdata(144),
      DIADI(8) => m_axi_rdata(128),
      DIADI(7) => m_axi_rdata(112),
      DIADI(6) => m_axi_rdata(96),
      DIADI(5) => m_axi_rdata(80),
      DIADI(4) => m_axi_rdata(64),
      DIADI(3) => m_axi_rdata(48),
      DIADI(2) => m_axi_rdata(32),
      DIADI(1) => m_axi_rdata(16),
      DIADI(0) => m_axi_rdata(0),
      DIBDI(15) => m_axi_rdata(496),
      DIBDI(14) => m_axi_rdata(480),
      DIBDI(13) => m_axi_rdata(464),
      DIBDI(12) => m_axi_rdata(448),
      DIBDI(11) => m_axi_rdata(432),
      DIBDI(10) => m_axi_rdata(416),
      DIBDI(9) => m_axi_rdata(400),
      DIBDI(8) => m_axi_rdata(384),
      DIBDI(7) => m_axi_rdata(368),
      DIBDI(6) => m_axi_rdata(352),
      DIBDI(5) => m_axi_rdata(336),
      DIBDI(4) => m_axi_rdata(320),
      DIBDI(3) => m_axi_rdata(304),
      DIBDI(2) => m_axi_rdata(288),
      DIBDI(1) => m_axi_rdata(272),
      DIBDI(0) => m_axi_rdata(256),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_ramb[0].ramb_inst_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => s_axi_rdata(112),
      DOADO(6) => s_axi_rdata(96),
      DOADO(5) => s_axi_rdata(80),
      DOADO(4) => s_axi_rdata(64),
      DOADO(3) => s_axi_rdata(48),
      DOADO(2) => s_axi_rdata(32),
      DOADO(1) => s_axi_rdata(16),
      DOADO(0) => s_axi_rdata(0),
      DOBDO(15 downto 0) => \NLW_gen_ramb[0].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[0].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[0].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_rbuf_en(7),
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[10].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[15].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[15].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[15].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[15].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[15].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[15].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data5,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => \out\,
      DIADI(15) => m_axi_rdata(250),
      DIADI(14) => m_axi_rdata(234),
      DIADI(13) => m_axi_rdata(218),
      DIADI(12) => m_axi_rdata(202),
      DIADI(11) => m_axi_rdata(186),
      DIADI(10) => m_axi_rdata(170),
      DIADI(9) => m_axi_rdata(154),
      DIADI(8) => m_axi_rdata(138),
      DIADI(7) => m_axi_rdata(122),
      DIADI(6) => m_axi_rdata(106),
      DIADI(5) => m_axi_rdata(90),
      DIADI(4) => m_axi_rdata(74),
      DIADI(3) => m_axi_rdata(58),
      DIADI(2) => m_axi_rdata(42),
      DIADI(1) => m_axi_rdata(26),
      DIADI(0) => m_axi_rdata(10),
      DIBDI(15) => m_axi_rdata(506),
      DIBDI(14) => m_axi_rdata(490),
      DIBDI(13) => m_axi_rdata(474),
      DIBDI(12) => m_axi_rdata(458),
      DIBDI(11) => m_axi_rdata(442),
      DIBDI(10) => m_axi_rdata(426),
      DIBDI(9) => m_axi_rdata(410),
      DIBDI(8) => m_axi_rdata(394),
      DIBDI(7) => m_axi_rdata(378),
      DIBDI(6) => m_axi_rdata(362),
      DIBDI(5) => m_axi_rdata(346),
      DIBDI(4) => m_axi_rdata(330),
      DIBDI(3) => m_axi_rdata(314),
      DIBDI(2) => m_axi_rdata(298),
      DIBDI(1) => m_axi_rdata(282),
      DIBDI(0) => m_axi_rdata(266),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_ramb[10].ramb_inst_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => s_axi_rdata(122),
      DOADO(6) => s_axi_rdata(106),
      DOADO(5) => s_axi_rdata(90),
      DOADO(4) => s_axi_rdata(74),
      DOADO(3) => s_axi_rdata(58),
      DOADO(2) => s_axi_rdata(42),
      DOADO(1) => s_axi_rdata(26),
      DOADO(0) => s_axi_rdata(10),
      DOBDO(15 downto 0) => \NLW_gen_ramb[10].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[10].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[10].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_rbuf_en(15),
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[11].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[15].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[15].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[15].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[15].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[15].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[15].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data5,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => \out\,
      DIADI(15) => m_axi_rdata(251),
      DIADI(14) => m_axi_rdata(235),
      DIADI(13) => m_axi_rdata(219),
      DIADI(12) => m_axi_rdata(203),
      DIADI(11) => m_axi_rdata(187),
      DIADI(10) => m_axi_rdata(171),
      DIADI(9) => m_axi_rdata(155),
      DIADI(8) => m_axi_rdata(139),
      DIADI(7) => m_axi_rdata(123),
      DIADI(6) => m_axi_rdata(107),
      DIADI(5) => m_axi_rdata(91),
      DIADI(4) => m_axi_rdata(75),
      DIADI(3) => m_axi_rdata(59),
      DIADI(2) => m_axi_rdata(43),
      DIADI(1) => m_axi_rdata(27),
      DIADI(0) => m_axi_rdata(11),
      DIBDI(15) => m_axi_rdata(507),
      DIBDI(14) => m_axi_rdata(491),
      DIBDI(13) => m_axi_rdata(475),
      DIBDI(12) => m_axi_rdata(459),
      DIBDI(11) => m_axi_rdata(443),
      DIBDI(10) => m_axi_rdata(427),
      DIBDI(9) => m_axi_rdata(411),
      DIBDI(8) => m_axi_rdata(395),
      DIBDI(7) => m_axi_rdata(379),
      DIBDI(6) => m_axi_rdata(363),
      DIBDI(5) => m_axi_rdata(347),
      DIBDI(4) => m_axi_rdata(331),
      DIBDI(3) => m_axi_rdata(315),
      DIBDI(2) => m_axi_rdata(299),
      DIBDI(1) => m_axi_rdata(283),
      DIBDI(0) => m_axi_rdata(267),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_ramb[11].ramb_inst_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => s_axi_rdata(123),
      DOADO(6) => s_axi_rdata(107),
      DOADO(5) => s_axi_rdata(91),
      DOADO(4) => s_axi_rdata(75),
      DOADO(3) => s_axi_rdata(59),
      DOADO(2) => s_axi_rdata(43),
      DOADO(1) => s_axi_rdata(27),
      DOADO(0) => s_axi_rdata(11),
      DOBDO(15 downto 0) => \NLW_gen_ramb[11].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[11].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[11].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_rbuf_en(15),
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[12].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[15].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[15].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[15].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[15].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[15].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[15].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data5,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => \out\,
      DIADI(15) => m_axi_rdata(252),
      DIADI(14) => m_axi_rdata(236),
      DIADI(13) => m_axi_rdata(220),
      DIADI(12) => m_axi_rdata(204),
      DIADI(11) => m_axi_rdata(188),
      DIADI(10) => m_axi_rdata(172),
      DIADI(9) => m_axi_rdata(156),
      DIADI(8) => m_axi_rdata(140),
      DIADI(7) => m_axi_rdata(124),
      DIADI(6) => m_axi_rdata(108),
      DIADI(5) => m_axi_rdata(92),
      DIADI(4) => m_axi_rdata(76),
      DIADI(3) => m_axi_rdata(60),
      DIADI(2) => m_axi_rdata(44),
      DIADI(1) => m_axi_rdata(28),
      DIADI(0) => m_axi_rdata(12),
      DIBDI(15) => m_axi_rdata(508),
      DIBDI(14) => m_axi_rdata(492),
      DIBDI(13) => m_axi_rdata(476),
      DIBDI(12) => m_axi_rdata(460),
      DIBDI(11) => m_axi_rdata(444),
      DIBDI(10) => m_axi_rdata(428),
      DIBDI(9) => m_axi_rdata(412),
      DIBDI(8) => m_axi_rdata(396),
      DIBDI(7) => m_axi_rdata(380),
      DIBDI(6) => m_axi_rdata(364),
      DIBDI(5) => m_axi_rdata(348),
      DIBDI(4) => m_axi_rdata(332),
      DIBDI(3) => m_axi_rdata(316),
      DIBDI(2) => m_axi_rdata(300),
      DIBDI(1) => m_axi_rdata(284),
      DIBDI(0) => m_axi_rdata(268),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_ramb[12].ramb_inst_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => s_axi_rdata(124),
      DOADO(6) => s_axi_rdata(108),
      DOADO(5) => s_axi_rdata(92),
      DOADO(4) => s_axi_rdata(76),
      DOADO(3) => s_axi_rdata(60),
      DOADO(2) => s_axi_rdata(44),
      DOADO(1) => s_axi_rdata(28),
      DOADO(0) => s_axi_rdata(12),
      DOBDO(15 downto 0) => \NLW_gen_ramb[12].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[12].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[12].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_rbuf_en(15),
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[13].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[15].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[15].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[15].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[15].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[15].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[15].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data5,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => \out\,
      DIADI(15) => m_axi_rdata(253),
      DIADI(14) => m_axi_rdata(237),
      DIADI(13) => m_axi_rdata(221),
      DIADI(12) => m_axi_rdata(205),
      DIADI(11) => m_axi_rdata(189),
      DIADI(10) => m_axi_rdata(173),
      DIADI(9) => m_axi_rdata(157),
      DIADI(8) => m_axi_rdata(141),
      DIADI(7) => m_axi_rdata(125),
      DIADI(6) => m_axi_rdata(109),
      DIADI(5) => m_axi_rdata(93),
      DIADI(4) => m_axi_rdata(77),
      DIADI(3) => m_axi_rdata(61),
      DIADI(2) => m_axi_rdata(45),
      DIADI(1) => m_axi_rdata(29),
      DIADI(0) => m_axi_rdata(13),
      DIBDI(15) => m_axi_rdata(509),
      DIBDI(14) => m_axi_rdata(493),
      DIBDI(13) => m_axi_rdata(477),
      DIBDI(12) => m_axi_rdata(461),
      DIBDI(11) => m_axi_rdata(445),
      DIBDI(10) => m_axi_rdata(429),
      DIBDI(9) => m_axi_rdata(413),
      DIBDI(8) => m_axi_rdata(397),
      DIBDI(7) => m_axi_rdata(381),
      DIBDI(6) => m_axi_rdata(365),
      DIBDI(5) => m_axi_rdata(349),
      DIBDI(4) => m_axi_rdata(333),
      DIBDI(3) => m_axi_rdata(317),
      DIBDI(2) => m_axi_rdata(301),
      DIBDI(1) => m_axi_rdata(285),
      DIBDI(0) => m_axi_rdata(269),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_ramb[13].ramb_inst_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => s_axi_rdata(125),
      DOADO(6) => s_axi_rdata(109),
      DOADO(5) => s_axi_rdata(93),
      DOADO(4) => s_axi_rdata(77),
      DOADO(3) => s_axi_rdata(61),
      DOADO(2) => s_axi_rdata(45),
      DOADO(1) => s_axi_rdata(29),
      DOADO(0) => s_axi_rdata(13),
      DOBDO(15 downto 0) => \NLW_gen_ramb[13].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[13].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[13].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_rbuf_en(15),
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[14].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[15].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[15].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[15].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[15].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[15].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[15].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data5,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => \out\,
      DIADI(15) => m_axi_rdata(254),
      DIADI(14) => m_axi_rdata(238),
      DIADI(13) => m_axi_rdata(222),
      DIADI(12) => m_axi_rdata(206),
      DIADI(11) => m_axi_rdata(190),
      DIADI(10) => m_axi_rdata(174),
      DIADI(9) => m_axi_rdata(158),
      DIADI(8) => m_axi_rdata(142),
      DIADI(7) => m_axi_rdata(126),
      DIADI(6) => m_axi_rdata(110),
      DIADI(5) => m_axi_rdata(94),
      DIADI(4) => m_axi_rdata(78),
      DIADI(3) => m_axi_rdata(62),
      DIADI(2) => m_axi_rdata(46),
      DIADI(1) => m_axi_rdata(30),
      DIADI(0) => m_axi_rdata(14),
      DIBDI(15) => m_axi_rdata(510),
      DIBDI(14) => m_axi_rdata(494),
      DIBDI(13) => m_axi_rdata(478),
      DIBDI(12) => m_axi_rdata(462),
      DIBDI(11) => m_axi_rdata(446),
      DIBDI(10) => m_axi_rdata(430),
      DIBDI(9) => m_axi_rdata(414),
      DIBDI(8) => m_axi_rdata(398),
      DIBDI(7) => m_axi_rdata(382),
      DIBDI(6) => m_axi_rdata(366),
      DIBDI(5) => m_axi_rdata(350),
      DIBDI(4) => m_axi_rdata(334),
      DIBDI(3) => m_axi_rdata(318),
      DIBDI(2) => m_axi_rdata(302),
      DIBDI(1) => m_axi_rdata(286),
      DIBDI(0) => m_axi_rdata(270),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_ramb[14].ramb_inst_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => s_axi_rdata(126),
      DOADO(6) => s_axi_rdata(110),
      DOADO(5) => s_axi_rdata(94),
      DOADO(4) => s_axi_rdata(78),
      DOADO(3) => s_axi_rdata(62),
      DOADO(2) => s_axi_rdata(46),
      DOADO(1) => s_axi_rdata(30),
      DOADO(0) => s_axi_rdata(14),
      DOBDO(15 downto 0) => \NLW_gen_ramb[14].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[14].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[14].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_rbuf_en(15),
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[15].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[15].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[15].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[15].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[15].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[15].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[15].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data5,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => \out\,
      DIADI(15) => m_axi_rdata(255),
      DIADI(14) => m_axi_rdata(239),
      DIADI(13) => m_axi_rdata(223),
      DIADI(12) => m_axi_rdata(207),
      DIADI(11) => m_axi_rdata(191),
      DIADI(10) => m_axi_rdata(175),
      DIADI(9) => m_axi_rdata(159),
      DIADI(8) => m_axi_rdata(143),
      DIADI(7) => m_axi_rdata(127),
      DIADI(6) => m_axi_rdata(111),
      DIADI(5) => m_axi_rdata(95),
      DIADI(4) => m_axi_rdata(79),
      DIADI(3) => m_axi_rdata(63),
      DIADI(2) => m_axi_rdata(47),
      DIADI(1) => m_axi_rdata(31),
      DIADI(0) => m_axi_rdata(15),
      DIBDI(15) => m_axi_rdata(511),
      DIBDI(14) => m_axi_rdata(495),
      DIBDI(13) => m_axi_rdata(479),
      DIBDI(12) => m_axi_rdata(463),
      DIBDI(11) => m_axi_rdata(447),
      DIBDI(10) => m_axi_rdata(431),
      DIBDI(9) => m_axi_rdata(415),
      DIBDI(8) => m_axi_rdata(399),
      DIBDI(7) => m_axi_rdata(383),
      DIBDI(6) => m_axi_rdata(367),
      DIBDI(5) => m_axi_rdata(351),
      DIBDI(4) => m_axi_rdata(335),
      DIBDI(3) => m_axi_rdata(319),
      DIBDI(2) => m_axi_rdata(303),
      DIBDI(1) => m_axi_rdata(287),
      DIBDI(0) => m_axi_rdata(271),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_ramb[15].ramb_inst_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => s_axi_rdata(127),
      DOADO(6) => s_axi_rdata(111),
      DOADO(5) => s_axi_rdata(95),
      DOADO(4) => s_axi_rdata(79),
      DOADO(3) => s_axi_rdata(63),
      DOADO(2) => s_axi_rdata(47),
      DOADO(1) => s_axi_rdata(31),
      DOADO(0) => s_axi_rdata(15),
      DOBDO(15 downto 0) => \NLW_gen_ramb[15].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[15].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[15].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_rbuf_en(15),
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[15].ramb_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^s_rvalid_d2_reg_0\,
      O => s_rbuf_en
    );
\gen_ramb[15].ramb_inst_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2000000F2"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \m_rsize_reg_n_0_[1]\,
      I2 => \gen_ramb[15].ramb_inst_i_28_n_0\,
      I3 => \m_rsize_reg_n_0_[2]\,
      I4 => \gen_ramb[15].ramb_inst_i_29_n_0\,
      I5 => p_0_in_0(4),
      O => m_rbuf_addr(9)
    );
\gen_ramb[15].ramb_inst_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2000000F2"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => \m_rsize_reg_n_0_[1]\,
      I2 => \gen_ramb[15].ramb_inst_i_30_n_0\,
      I3 => \m_rsize_reg_n_0_[2]\,
      I4 => \gen_ramb[15].ramb_inst_i_29_n_0\,
      I5 => p_0_in_0(3),
      O => m_rbuf_addr(8)
    );
\gen_ramb[15].ramb_inst_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2000000F2"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[3]\,
      I1 => \m_rsize_reg_n_0_[1]\,
      I2 => \gen_ramb[15].ramb_inst_i_31_n_0\,
      I3 => \m_rsize_reg_n_0_[2]\,
      I4 => \gen_ramb[15].ramb_inst_i_29_n_0\,
      I5 => p_0_in_0(2),
      O => m_rbuf_addr(7)
    );
\gen_ramb[15].ramb_inst_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2000000F2"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[2]\,
      I1 => \m_rsize_reg_n_0_[1]\,
      I2 => \gen_ramb[15].ramb_inst_i_32_n_0\,
      I3 => \m_rsize_reg_n_0_[2]\,
      I4 => \gen_ramb[15].ramb_inst_i_29_n_0\,
      I5 => p_0_in_0(1),
      O => m_rbuf_addr(6)
    );
\gen_ramb[15].ramb_inst_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2000000F2"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[1]\,
      I1 => \m_rsize_reg_n_0_[1]\,
      I2 => \gen_ramb[15].ramb_inst_i_33_n_0\,
      I3 => \m_rsize_reg_n_0_[2]\,
      I4 => \gen_ramb[15].ramb_inst_i_29_n_0\,
      I5 => p_0_in_0(0),
      O => m_rbuf_addr(5)
    );
\gen_ramb[15].ramb_inst_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EA000000EA"
    )
        port map (
      I0 => \gen_ramb[15].ramb_inst_i_34_n_0\,
      I1 => \m_raddr_reg_n_0_[4]\,
      I2 => \m_raddr_reg_n_0_[5]\,
      I3 => \gen_ramb[15].ramb_inst_i_35_n_0\,
      I4 => large_incr_last_reg_n_0,
      I5 => large_incr_mask(3),
      O => m_rbuf_we(3)
    );
\gen_ramb[15].ramb_inst_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F200F2"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[5]\,
      I1 => \m_raddr_reg_n_0_[4]\,
      I2 => \gen_ramb[15].ramb_inst_i_34_n_0\,
      I3 => large_incr_last_reg_n_0,
      I4 => large_incr_mask(2),
      I5 => \gen_ramb[15].ramb_inst_i_35_n_0\,
      O => m_rbuf_we(2)
    );
\gen_ramb[15].ramb_inst_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F200F2000000F2"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[4]\,
      I1 => \m_raddr_reg_n_0_[5]\,
      I2 => \gen_ramb[15].ramb_inst_i_34_n_0\,
      I3 => \gen_ramb[15].ramb_inst_i_36_n_0\,
      I4 => large_incr_last_reg_n_0,
      I5 => large_incr_mask(1),
      O => m_rbuf_we(1)
    );
\gen_ramb[15].ramb_inst_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1131F111"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[4]\,
      I1 => \m_raddr_reg_n_0_[5]\,
      I2 => \m_rsize_reg_n_0_[2]\,
      I3 => \m_rsize_reg_n_0_[1]\,
      I4 => \m_rsize_reg_n_0_[0]\,
      O => f_m_rbuf_we(0)
    );
\gen_ramb[15].ramb_inst_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[8]\,
      I1 => s_conv_size(0),
      I2 => s_conv_size(1),
      I3 => \s_raddr_reg_n_0_[9]\,
      O => \gen_ramb[15].ramb_inst_i_19_n_0\
    );
\gen_ramb[15].ramb_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => \^m_axi_rready_i_reg_0\,
      I2 => \m_raddr_reg_n_0_[0]\,
      I3 => \m_rsize_reg_n_0_[2]\,
      I4 => \m_rsize_reg_n_0_[1]\,
      I5 => \m_rsize_reg_n_0_[0]\,
      O => m_rbuf_en(15)
    );
\gen_ramb[15].ramb_inst_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => s_conv_size(2),
      I1 => burst(1),
      I2 => burst(0),
      O => \gen_ramb[15].ramb_inst_i_20_n_0\
    );
\gen_ramb[15].ramb_inst_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[7]\,
      I1 => s_conv_size(0),
      I2 => s_conv_size(1),
      I3 => \s_raddr_reg_n_0_[9]\,
      O => \gen_ramb[15].ramb_inst_i_21_n_0\
    );
\gen_ramb[15].ramb_inst_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[8]\,
      I1 => s_conv_size(0),
      I2 => s_conv_size(1),
      I3 => \s_raddr_reg_n_0_[7]\,
      O => \gen_ramb[15].ramb_inst_i_22_n_0\
    );
\gen_ramb[15].ramb_inst_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[7]\,
      I1 => s_conv_size(0),
      I2 => s_conv_size(1),
      I3 => \s_raddr_reg_n_0_[6]\,
      O => \gen_ramb[15].ramb_inst_i_23_n_0\
    );
\gen_ramb[15].ramb_inst_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[6]\,
      I1 => s_conv_size(0),
      I2 => s_conv_size(1),
      I3 => \s_raddr_reg_n_0_[3]\,
      O => \gen_ramb[15].ramb_inst_i_24_n_0\
    );
\gen_ramb[15].ramb_inst_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[1]\,
      I1 => s_conv_size(0),
      I2 => s_conv_size(1),
      I3 => \s_raddr_reg_n_0_[3]\,
      O => \gen_ramb[15].ramb_inst_i_25_n_0\
    );
\gen_ramb[15].ramb_inst_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => p_0_in_0(3),
      O => \gen_ramb[15].ramb_inst_i_26_n_0\
    );
\gen_ramb[15].ramb_inst_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[2]\,
      I1 => \m_rburst_reg_n_0_[0]\,
      I2 => \m_rburst_reg_n_0_[1]\,
      O => \gen_ramb[15].ramb_inst_i_27_n_0\
    );
\gen_ramb[15].ramb_inst_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => p_0_in_0(2),
      O => \gen_ramb[15].ramb_inst_i_28_n_0\
    );
\gen_ramb[15].ramb_inst_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_rburst_reg_n_0_[1]\,
      I1 => \m_rburst_reg_n_0_[0]\,
      O => \gen_ramb[15].ramb_inst_i_29_n_0\
    );
\gen_ramb[15].ramb_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFFFF800000"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[10]\,
      I1 => s_conv_size(0),
      I2 => s_conv_size(1),
      I3 => \gen_ramb[15].ramb_inst_i_19_n_0\,
      I4 => \gen_ramb[15].ramb_inst_i_20_n_0\,
      I5 => \s_raddr_reg_n_0_[11]\,
      O => \gen_ramb[15].ramb_inst_i_3_n_0\
    );
\gen_ramb[15].ramb_inst_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => p_0_in_0(1),
      O => \gen_ramb[15].ramb_inst_i_30_n_0\
    );
\gen_ramb[15].ramb_inst_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => p_0_in_0(0),
      O => \gen_ramb[15].ramb_inst_i_31_n_0\
    );
\gen_ramb[15].ramb_inst_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_raddr_reg_n_0_[3]\,
      O => \gen_ramb[15].ramb_inst_i_32_n_0\
    );
\gen_ramb[15].ramb_inst_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[3]\,
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_raddr_reg_n_0_[2]\,
      O => \gen_ramb[15].ramb_inst_i_33_n_0\
    );
\gen_ramb[15].ramb_inst_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[1]\,
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[2]\,
      O => \gen_ramb[15].ramb_inst_i_34_n_0\
    );
\gen_ramb[15].ramb_inst_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[5]\,
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_rsize_reg_n_0_[0]\,
      O => \gen_ramb[15].ramb_inst_i_35_n_0\
    );
\gen_ramb[15].ramb_inst_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[5]\,
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_rsize_reg_n_0_[0]\,
      O => \gen_ramb[15].ramb_inst_i_36_n_0\
    );
\gen_ramb[15].ramb_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20FFFFFF200000"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[8]\,
      I1 => s_conv_size(0),
      I2 => s_conv_size(1),
      I3 => \gen_ramb[15].ramb_inst_i_21_n_0\,
      I4 => \gen_ramb[15].ramb_inst_i_20_n_0\,
      I5 => \s_raddr_reg_n_0_[10]\,
      O => \gen_ramb[15].ramb_inst_i_4_n_0\
    );
\gen_ramb[15].ramb_inst_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF200"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[6]\,
      I1 => s_conv_size(1),
      I2 => \gen_ramb[15].ramb_inst_i_22_n_0\,
      I3 => \gen_ramb[15].ramb_inst_i_20_n_0\,
      I4 => \s_raddr_reg_n_0_[9]\,
      O => \gen_ramb[15].ramb_inst_i_5_n_0\
    );
\gen_ramb[15].ramb_inst_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF200"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[3]\,
      I1 => s_conv_size(1),
      I2 => \gen_ramb[15].ramb_inst_i_23_n_0\,
      I3 => \gen_ramb[15].ramb_inst_i_20_n_0\,
      I4 => \s_raddr_reg_n_0_[8]\,
      O => \gen_ramb[15].ramb_inst_i_6_n_0\
    );
\gen_ramb[15].ramb_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF200"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[2]\,
      I1 => s_conv_size(1),
      I2 => \gen_ramb[15].ramb_inst_i_24_n_0\,
      I3 => \gen_ramb[15].ramb_inst_i_20_n_0\,
      I4 => \s_raddr_reg_n_0_[7]\,
      O => \gen_ramb[15].ramb_inst_i_7_n_0\
    );
\gen_ramb[15].ramb_inst_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20FFFFFF200000"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[2]\,
      I1 => s_conv_size(0),
      I2 => s_conv_size(1),
      I3 => \gen_ramb[15].ramb_inst_i_25_n_0\,
      I4 => \gen_ramb[15].ramb_inst_i_20_n_0\,
      I5 => \s_raddr_reg_n_0_[6]\,
      O => \gen_ramb[15].ramb_inst_i_8_n_0\
    );
\gen_ramb[15].ramb_inst_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFFFF800000"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[0]\,
      I1 => \m_rsize_reg_n_0_[1]\,
      I2 => p_0_in_0(4),
      I3 => \gen_ramb[15].ramb_inst_i_26_n_0\,
      I4 => \gen_ramb[15].ramb_inst_i_27_n_0\,
      I5 => \m_raddr_reg_n_0_[11]\,
      O => m_rbuf_addr(10)
    );
\gen_ramb[1].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[15].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[15].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[15].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[15].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[15].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[15].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data5,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => \out\,
      DIADI(15) => m_axi_rdata(241),
      DIADI(14) => m_axi_rdata(225),
      DIADI(13) => m_axi_rdata(209),
      DIADI(12) => m_axi_rdata(193),
      DIADI(11) => m_axi_rdata(177),
      DIADI(10) => m_axi_rdata(161),
      DIADI(9) => m_axi_rdata(145),
      DIADI(8) => m_axi_rdata(129),
      DIADI(7) => m_axi_rdata(113),
      DIADI(6) => m_axi_rdata(97),
      DIADI(5) => m_axi_rdata(81),
      DIADI(4) => m_axi_rdata(65),
      DIADI(3) => m_axi_rdata(49),
      DIADI(2) => m_axi_rdata(33),
      DIADI(1) => m_axi_rdata(17),
      DIADI(0) => m_axi_rdata(1),
      DIBDI(15) => m_axi_rdata(497),
      DIBDI(14) => m_axi_rdata(481),
      DIBDI(13) => m_axi_rdata(465),
      DIBDI(12) => m_axi_rdata(449),
      DIBDI(11) => m_axi_rdata(433),
      DIBDI(10) => m_axi_rdata(417),
      DIBDI(9) => m_axi_rdata(401),
      DIBDI(8) => m_axi_rdata(385),
      DIBDI(7) => m_axi_rdata(369),
      DIBDI(6) => m_axi_rdata(353),
      DIBDI(5) => m_axi_rdata(337),
      DIBDI(4) => m_axi_rdata(321),
      DIBDI(3) => m_axi_rdata(305),
      DIBDI(2) => m_axi_rdata(289),
      DIBDI(1) => m_axi_rdata(273),
      DIBDI(0) => m_axi_rdata(257),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_ramb[1].ramb_inst_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => s_axi_rdata(113),
      DOADO(6) => s_axi_rdata(97),
      DOADO(5) => s_axi_rdata(81),
      DOADO(4) => s_axi_rdata(65),
      DOADO(3) => s_axi_rdata(49),
      DOADO(2) => s_axi_rdata(33),
      DOADO(1) => s_axi_rdata(17),
      DOADO(0) => s_axi_rdata(1),
      DOBDO(15 downto 0) => \NLW_gen_ramb[1].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[1].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[1].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_rbuf_en(7),
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[2].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[15].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[15].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[15].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[15].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[15].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[15].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data5,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => \out\,
      DIADI(15) => m_axi_rdata(242),
      DIADI(14) => m_axi_rdata(226),
      DIADI(13) => m_axi_rdata(210),
      DIADI(12) => m_axi_rdata(194),
      DIADI(11) => m_axi_rdata(178),
      DIADI(10) => m_axi_rdata(162),
      DIADI(9) => m_axi_rdata(146),
      DIADI(8) => m_axi_rdata(130),
      DIADI(7) => m_axi_rdata(114),
      DIADI(6) => m_axi_rdata(98),
      DIADI(5) => m_axi_rdata(82),
      DIADI(4) => m_axi_rdata(66),
      DIADI(3) => m_axi_rdata(50),
      DIADI(2) => m_axi_rdata(34),
      DIADI(1) => m_axi_rdata(18),
      DIADI(0) => m_axi_rdata(2),
      DIBDI(15) => m_axi_rdata(498),
      DIBDI(14) => m_axi_rdata(482),
      DIBDI(13) => m_axi_rdata(466),
      DIBDI(12) => m_axi_rdata(450),
      DIBDI(11) => m_axi_rdata(434),
      DIBDI(10) => m_axi_rdata(418),
      DIBDI(9) => m_axi_rdata(402),
      DIBDI(8) => m_axi_rdata(386),
      DIBDI(7) => m_axi_rdata(370),
      DIBDI(6) => m_axi_rdata(354),
      DIBDI(5) => m_axi_rdata(338),
      DIBDI(4) => m_axi_rdata(322),
      DIBDI(3) => m_axi_rdata(306),
      DIBDI(2) => m_axi_rdata(290),
      DIBDI(1) => m_axi_rdata(274),
      DIBDI(0) => m_axi_rdata(258),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_ramb[2].ramb_inst_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => s_axi_rdata(114),
      DOADO(6) => s_axi_rdata(98),
      DOADO(5) => s_axi_rdata(82),
      DOADO(4) => s_axi_rdata(66),
      DOADO(3) => s_axi_rdata(50),
      DOADO(2) => s_axi_rdata(34),
      DOADO(1) => s_axi_rdata(18),
      DOADO(0) => s_axi_rdata(2),
      DOBDO(15 downto 0) => \NLW_gen_ramb[2].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[2].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[2].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_rbuf_en(7),
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[3].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[15].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[15].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[15].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[15].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[15].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[15].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data5,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => \out\,
      DIADI(15) => m_axi_rdata(243),
      DIADI(14) => m_axi_rdata(227),
      DIADI(13) => m_axi_rdata(211),
      DIADI(12) => m_axi_rdata(195),
      DIADI(11) => m_axi_rdata(179),
      DIADI(10) => m_axi_rdata(163),
      DIADI(9) => m_axi_rdata(147),
      DIADI(8) => m_axi_rdata(131),
      DIADI(7) => m_axi_rdata(115),
      DIADI(6) => m_axi_rdata(99),
      DIADI(5) => m_axi_rdata(83),
      DIADI(4) => m_axi_rdata(67),
      DIADI(3) => m_axi_rdata(51),
      DIADI(2) => m_axi_rdata(35),
      DIADI(1) => m_axi_rdata(19),
      DIADI(0) => m_axi_rdata(3),
      DIBDI(15) => m_axi_rdata(499),
      DIBDI(14) => m_axi_rdata(483),
      DIBDI(13) => m_axi_rdata(467),
      DIBDI(12) => m_axi_rdata(451),
      DIBDI(11) => m_axi_rdata(435),
      DIBDI(10) => m_axi_rdata(419),
      DIBDI(9) => m_axi_rdata(403),
      DIBDI(8) => m_axi_rdata(387),
      DIBDI(7) => m_axi_rdata(371),
      DIBDI(6) => m_axi_rdata(355),
      DIBDI(5) => m_axi_rdata(339),
      DIBDI(4) => m_axi_rdata(323),
      DIBDI(3) => m_axi_rdata(307),
      DIBDI(2) => m_axi_rdata(291),
      DIBDI(1) => m_axi_rdata(275),
      DIBDI(0) => m_axi_rdata(259),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_ramb[3].ramb_inst_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => s_axi_rdata(115),
      DOADO(6) => s_axi_rdata(99),
      DOADO(5) => s_axi_rdata(83),
      DOADO(4) => s_axi_rdata(67),
      DOADO(3) => s_axi_rdata(51),
      DOADO(2) => s_axi_rdata(35),
      DOADO(1) => s_axi_rdata(19),
      DOADO(0) => s_axi_rdata(3),
      DOBDO(15 downto 0) => \NLW_gen_ramb[3].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[3].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[3].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_rbuf_en(7),
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[4].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[15].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[15].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[15].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[15].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[15].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[15].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data5,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => \out\,
      DIADI(15) => m_axi_rdata(244),
      DIADI(14) => m_axi_rdata(228),
      DIADI(13) => m_axi_rdata(212),
      DIADI(12) => m_axi_rdata(196),
      DIADI(11) => m_axi_rdata(180),
      DIADI(10) => m_axi_rdata(164),
      DIADI(9) => m_axi_rdata(148),
      DIADI(8) => m_axi_rdata(132),
      DIADI(7) => m_axi_rdata(116),
      DIADI(6) => m_axi_rdata(100),
      DIADI(5) => m_axi_rdata(84),
      DIADI(4) => m_axi_rdata(68),
      DIADI(3) => m_axi_rdata(52),
      DIADI(2) => m_axi_rdata(36),
      DIADI(1) => m_axi_rdata(20),
      DIADI(0) => m_axi_rdata(4),
      DIBDI(15) => m_axi_rdata(500),
      DIBDI(14) => m_axi_rdata(484),
      DIBDI(13) => m_axi_rdata(468),
      DIBDI(12) => m_axi_rdata(452),
      DIBDI(11) => m_axi_rdata(436),
      DIBDI(10) => m_axi_rdata(420),
      DIBDI(9) => m_axi_rdata(404),
      DIBDI(8) => m_axi_rdata(388),
      DIBDI(7) => m_axi_rdata(372),
      DIBDI(6) => m_axi_rdata(356),
      DIBDI(5) => m_axi_rdata(340),
      DIBDI(4) => m_axi_rdata(324),
      DIBDI(3) => m_axi_rdata(308),
      DIBDI(2) => m_axi_rdata(292),
      DIBDI(1) => m_axi_rdata(276),
      DIBDI(0) => m_axi_rdata(260),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_ramb[4].ramb_inst_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => s_axi_rdata(116),
      DOADO(6) => s_axi_rdata(100),
      DOADO(5) => s_axi_rdata(84),
      DOADO(4) => s_axi_rdata(68),
      DOADO(3) => s_axi_rdata(52),
      DOADO(2) => s_axi_rdata(36),
      DOADO(1) => s_axi_rdata(20),
      DOADO(0) => s_axi_rdata(4),
      DOBDO(15 downto 0) => \NLW_gen_ramb[4].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[4].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[4].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_rbuf_en(7),
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[5].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[15].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[15].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[15].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[15].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[15].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[15].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data5,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => \out\,
      DIADI(15) => m_axi_rdata(245),
      DIADI(14) => m_axi_rdata(229),
      DIADI(13) => m_axi_rdata(213),
      DIADI(12) => m_axi_rdata(197),
      DIADI(11) => m_axi_rdata(181),
      DIADI(10) => m_axi_rdata(165),
      DIADI(9) => m_axi_rdata(149),
      DIADI(8) => m_axi_rdata(133),
      DIADI(7) => m_axi_rdata(117),
      DIADI(6) => m_axi_rdata(101),
      DIADI(5) => m_axi_rdata(85),
      DIADI(4) => m_axi_rdata(69),
      DIADI(3) => m_axi_rdata(53),
      DIADI(2) => m_axi_rdata(37),
      DIADI(1) => m_axi_rdata(21),
      DIADI(0) => m_axi_rdata(5),
      DIBDI(15) => m_axi_rdata(501),
      DIBDI(14) => m_axi_rdata(485),
      DIBDI(13) => m_axi_rdata(469),
      DIBDI(12) => m_axi_rdata(453),
      DIBDI(11) => m_axi_rdata(437),
      DIBDI(10) => m_axi_rdata(421),
      DIBDI(9) => m_axi_rdata(405),
      DIBDI(8) => m_axi_rdata(389),
      DIBDI(7) => m_axi_rdata(373),
      DIBDI(6) => m_axi_rdata(357),
      DIBDI(5) => m_axi_rdata(341),
      DIBDI(4) => m_axi_rdata(325),
      DIBDI(3) => m_axi_rdata(309),
      DIBDI(2) => m_axi_rdata(293),
      DIBDI(1) => m_axi_rdata(277),
      DIBDI(0) => m_axi_rdata(261),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_ramb[5].ramb_inst_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => s_axi_rdata(117),
      DOADO(6) => s_axi_rdata(101),
      DOADO(5) => s_axi_rdata(85),
      DOADO(4) => s_axi_rdata(69),
      DOADO(3) => s_axi_rdata(53),
      DOADO(2) => s_axi_rdata(37),
      DOADO(1) => s_axi_rdata(21),
      DOADO(0) => s_axi_rdata(5),
      DOBDO(15 downto 0) => \NLW_gen_ramb[5].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[5].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[5].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_rbuf_en(7),
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[6].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[15].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[15].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[15].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[15].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[15].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[15].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data5,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => \out\,
      DIADI(15) => m_axi_rdata(246),
      DIADI(14) => m_axi_rdata(230),
      DIADI(13) => m_axi_rdata(214),
      DIADI(12) => m_axi_rdata(198),
      DIADI(11) => m_axi_rdata(182),
      DIADI(10) => m_axi_rdata(166),
      DIADI(9) => m_axi_rdata(150),
      DIADI(8) => m_axi_rdata(134),
      DIADI(7) => m_axi_rdata(118),
      DIADI(6) => m_axi_rdata(102),
      DIADI(5) => m_axi_rdata(86),
      DIADI(4) => m_axi_rdata(70),
      DIADI(3) => m_axi_rdata(54),
      DIADI(2) => m_axi_rdata(38),
      DIADI(1) => m_axi_rdata(22),
      DIADI(0) => m_axi_rdata(6),
      DIBDI(15) => m_axi_rdata(502),
      DIBDI(14) => m_axi_rdata(486),
      DIBDI(13) => m_axi_rdata(470),
      DIBDI(12) => m_axi_rdata(454),
      DIBDI(11) => m_axi_rdata(438),
      DIBDI(10) => m_axi_rdata(422),
      DIBDI(9) => m_axi_rdata(406),
      DIBDI(8) => m_axi_rdata(390),
      DIBDI(7) => m_axi_rdata(374),
      DIBDI(6) => m_axi_rdata(358),
      DIBDI(5) => m_axi_rdata(342),
      DIBDI(4) => m_axi_rdata(326),
      DIBDI(3) => m_axi_rdata(310),
      DIBDI(2) => m_axi_rdata(294),
      DIBDI(1) => m_axi_rdata(278),
      DIBDI(0) => m_axi_rdata(262),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_ramb[6].ramb_inst_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => s_axi_rdata(118),
      DOADO(6) => s_axi_rdata(102),
      DOADO(5) => s_axi_rdata(86),
      DOADO(4) => s_axi_rdata(70),
      DOADO(3) => s_axi_rdata(54),
      DOADO(2) => s_axi_rdata(38),
      DOADO(1) => s_axi_rdata(22),
      DOADO(0) => s_axi_rdata(6),
      DOBDO(15 downto 0) => \NLW_gen_ramb[6].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[6].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[6].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_rbuf_en(7),
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[7].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[15].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[15].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[15].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[15].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[15].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[15].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data5,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => \out\,
      DIADI(15) => m_axi_rdata(247),
      DIADI(14) => m_axi_rdata(231),
      DIADI(13) => m_axi_rdata(215),
      DIADI(12) => m_axi_rdata(199),
      DIADI(11) => m_axi_rdata(183),
      DIADI(10) => m_axi_rdata(167),
      DIADI(9) => m_axi_rdata(151),
      DIADI(8) => m_axi_rdata(135),
      DIADI(7) => m_axi_rdata(119),
      DIADI(6) => m_axi_rdata(103),
      DIADI(5) => m_axi_rdata(87),
      DIADI(4) => m_axi_rdata(71),
      DIADI(3) => m_axi_rdata(55),
      DIADI(2) => m_axi_rdata(39),
      DIADI(1) => m_axi_rdata(23),
      DIADI(0) => m_axi_rdata(7),
      DIBDI(15) => m_axi_rdata(503),
      DIBDI(14) => m_axi_rdata(487),
      DIBDI(13) => m_axi_rdata(471),
      DIBDI(12) => m_axi_rdata(455),
      DIBDI(11) => m_axi_rdata(439),
      DIBDI(10) => m_axi_rdata(423),
      DIBDI(9) => m_axi_rdata(407),
      DIBDI(8) => m_axi_rdata(391),
      DIBDI(7) => m_axi_rdata(375),
      DIBDI(6) => m_axi_rdata(359),
      DIBDI(5) => m_axi_rdata(343),
      DIBDI(4) => m_axi_rdata(327),
      DIBDI(3) => m_axi_rdata(311),
      DIBDI(2) => m_axi_rdata(295),
      DIBDI(1) => m_axi_rdata(279),
      DIBDI(0) => m_axi_rdata(263),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_ramb[7].ramb_inst_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => s_axi_rdata(119),
      DOADO(6) => s_axi_rdata(103),
      DOADO(5) => s_axi_rdata(87),
      DOADO(4) => s_axi_rdata(71),
      DOADO(3) => s_axi_rdata(55),
      DOADO(2) => s_axi_rdata(39),
      DOADO(1) => s_axi_rdata(23),
      DOADO(0) => s_axi_rdata(7),
      DOBDO(15 downto 0) => \NLW_gen_ramb[7].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[7].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[7].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_rbuf_en(7),
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[7].ramb_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888808"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => \^m_axi_rready_i_reg_0\,
      I2 => \m_raddr_reg_n_0_[0]\,
      I3 => \m_rsize_reg_n_0_[2]\,
      I4 => \m_rsize_reg_n_0_[1]\,
      I5 => \m_rsize_reg_n_0_[0]\,
      O => m_rbuf_en(7)
    );
\gen_ramb[8].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[15].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[15].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[15].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[15].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[15].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[15].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data5,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => \out\,
      DIADI(15) => m_axi_rdata(248),
      DIADI(14) => m_axi_rdata(232),
      DIADI(13) => m_axi_rdata(216),
      DIADI(12) => m_axi_rdata(200),
      DIADI(11) => m_axi_rdata(184),
      DIADI(10) => m_axi_rdata(168),
      DIADI(9) => m_axi_rdata(152),
      DIADI(8) => m_axi_rdata(136),
      DIADI(7) => m_axi_rdata(120),
      DIADI(6) => m_axi_rdata(104),
      DIADI(5) => m_axi_rdata(88),
      DIADI(4) => m_axi_rdata(72),
      DIADI(3) => m_axi_rdata(56),
      DIADI(2) => m_axi_rdata(40),
      DIADI(1) => m_axi_rdata(24),
      DIADI(0) => m_axi_rdata(8),
      DIBDI(15) => m_axi_rdata(504),
      DIBDI(14) => m_axi_rdata(488),
      DIBDI(13) => m_axi_rdata(472),
      DIBDI(12) => m_axi_rdata(456),
      DIBDI(11) => m_axi_rdata(440),
      DIBDI(10) => m_axi_rdata(424),
      DIBDI(9) => m_axi_rdata(408),
      DIBDI(8) => m_axi_rdata(392),
      DIBDI(7) => m_axi_rdata(376),
      DIBDI(6) => m_axi_rdata(360),
      DIBDI(5) => m_axi_rdata(344),
      DIBDI(4) => m_axi_rdata(328),
      DIBDI(3) => m_axi_rdata(312),
      DIBDI(2) => m_axi_rdata(296),
      DIBDI(1) => m_axi_rdata(280),
      DIBDI(0) => m_axi_rdata(264),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_ramb[8].ramb_inst_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => s_axi_rdata(120),
      DOADO(6) => s_axi_rdata(104),
      DOADO(5) => s_axi_rdata(88),
      DOADO(4) => s_axi_rdata(72),
      DOADO(3) => s_axi_rdata(56),
      DOADO(2) => s_axi_rdata(40),
      DOADO(1) => s_axi_rdata(24),
      DOADO(0) => s_axi_rdata(8),
      DOBDO(15 downto 0) => \NLW_gen_ramb[8].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[8].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[8].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_rbuf_en(15),
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[9].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[15].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[15].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[15].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[15].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[15].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[15].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data5,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => \out\,
      DIADI(15) => m_axi_rdata(249),
      DIADI(14) => m_axi_rdata(233),
      DIADI(13) => m_axi_rdata(217),
      DIADI(12) => m_axi_rdata(201),
      DIADI(11) => m_axi_rdata(185),
      DIADI(10) => m_axi_rdata(169),
      DIADI(9) => m_axi_rdata(153),
      DIADI(8) => m_axi_rdata(137),
      DIADI(7) => m_axi_rdata(121),
      DIADI(6) => m_axi_rdata(105),
      DIADI(5) => m_axi_rdata(89),
      DIADI(4) => m_axi_rdata(73),
      DIADI(3) => m_axi_rdata(57),
      DIADI(2) => m_axi_rdata(41),
      DIADI(1) => m_axi_rdata(25),
      DIADI(0) => m_axi_rdata(9),
      DIBDI(15) => m_axi_rdata(505),
      DIBDI(14) => m_axi_rdata(489),
      DIBDI(13) => m_axi_rdata(473),
      DIBDI(12) => m_axi_rdata(457),
      DIBDI(11) => m_axi_rdata(441),
      DIBDI(10) => m_axi_rdata(425),
      DIBDI(9) => m_axi_rdata(409),
      DIBDI(8) => m_axi_rdata(393),
      DIBDI(7) => m_axi_rdata(377),
      DIBDI(6) => m_axi_rdata(361),
      DIBDI(5) => m_axi_rdata(345),
      DIBDI(4) => m_axi_rdata(329),
      DIBDI(3) => m_axi_rdata(313),
      DIBDI(2) => m_axi_rdata(297),
      DIBDI(1) => m_axi_rdata(281),
      DIBDI(0) => m_axi_rdata(265),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_gen_ramb[9].ramb_inst_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => s_axi_rdata(121),
      DOADO(6) => s_axi_rdata(105),
      DOADO(5) => s_axi_rdata(89),
      DOADO(4) => s_axi_rdata(73),
      DOADO(3) => s_axi_rdata(57),
      DOADO(2) => s_axi_rdata(41),
      DOADO(1) => s_axi_rdata(25),
      DOADO(0) => s_axi_rdata(9),
      DOBDO(15 downto 0) => \NLW_gen_ramb[9].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[9].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[9].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_rbuf_en(15),
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
large_incr_last_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAAB"
    )
        port map (
      I0 => large_incr_last_reg_n_0,
      I1 => large_incr_last_i_2_n_0,
      I2 => large_incr_last_i_3_n_0,
      I3 => \m_raddr[11]_i_3_n_0\,
      I4 => m_cmd_pop,
      O => large_incr_last_i_1_n_0
    );
large_incr_last_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gen_ramb[15].ramb_inst_i_29_n_0\,
      I1 => m_raddr_incr(8),
      I2 => large_incr_last_i_4_n_0,
      I3 => m_raddr_incr(4),
      I4 => m_raddr_incr(10),
      I5 => m_raddr_incr(1),
      O => large_incr_last_i_2_n_0
    );
large_incr_last_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => m_raddr_incr(3),
      I1 => m_raddr_incr(7),
      I2 => m_raddr_incr(2),
      I3 => m_raddr_incr(6),
      I4 => m_axi_rvalid,
      I5 => \^m_axi_rready_i_reg_0\,
      O => large_incr_last_i_3_n_0
    );
large_incr_last_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => m_raddr_incr(9),
      I1 => m_raddr_incr(0),
      I2 => m_raddr_incr(11),
      I3 => m_raddr_incr(5),
      O => large_incr_last_i_4_n_0
    );
large_incr_last_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => large_incr_last_i_1_n_0,
      Q => large_incr_last_reg_n_0,
      R => '0'
    );
\large_incr_mask[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_r_cmd(18),
      I1 => m_r_cmd(17),
      O => f_large_incr_mask_return(1)
    );
\large_incr_mask[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => m_r_cmd(17),
      I1 => m_r_cmd(18),
      O => \large_incr_mask[2]_i_1_n_0\
    );
\large_incr_mask[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_r_cmd(17),
      I1 => m_r_cmd(18),
      O => f_large_incr_mask_return(3)
    );
\large_incr_mask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_cmd_pop,
      D => f_large_incr_mask_return(1),
      Q => large_incr_mask(1),
      R => '0'
    );
\large_incr_mask_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_cmd_pop,
      D => \large_incr_mask[2]_i_1_n_0\,
      Q => large_incr_mask(2),
      R => '0'
    );
\large_incr_mask_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_cmd_pop,
      D => f_large_incr_mask_return(3),
      Q => large_incr_mask(3),
      R => '0'
    );
\m_buf[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_buf(0),
      O => \m_buf[0]_i_1_n_0\
    );
\m_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_buf(0),
      I1 => m_buf(1),
      O => \m_buf[1]_i_1_n_0\
    );
\m_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_buf(0),
      I1 => m_buf(1),
      I2 => m_buf(2),
      O => \m_buf[2]_i_1_n_0\
    );
\m_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_cmd_pop,
      D => \m_buf[0]_i_1_n_0\,
      Q => m_buf(0),
      R => m_fifo_rst
    );
\m_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_cmd_pop,
      D => \m_buf[1]_i_1_n_0\,
      Q => m_buf(1),
      R => m_fifo_rst
    );
\m_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_cmd_pop,
      D => \m_buf[2]_i_1_n_0\,
      Q => m_buf(2),
      R => m_fifo_rst
    );
m_cmd_fifo: entity work.\design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized4\
     port map (
      almost_empty => NLW_m_cmd_fifo_almost_empty_UNCONNECTED,
      almost_full => NLW_m_cmd_fifo_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_m_cmd_fifo_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_m_cmd_fifo_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_m_cmd_fifo_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_m_cmd_fifo_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_m_cmd_fifo_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_m_cmd_fifo_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_m_cmd_fifo_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_m_cmd_fifo_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_m_cmd_fifo_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_m_cmd_fifo_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_m_cmd_fifo_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_m_cmd_fifo_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_m_cmd_fifo_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_m_cmd_fifo_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_m_cmd_fifo_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_m_cmd_fifo_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_m_cmd_fifo_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_m_cmd_fifo_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_m_cmd_fifo_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_m_cmd_fifo_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_m_cmd_fifo_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_m_cmd_fifo_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_m_cmd_fifo_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_m_cmd_fifo_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_m_cmd_fifo_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_m_cmd_fifo_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_m_cmd_fifo_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_m_cmd_fifo_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_m_cmd_fifo_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_m_cmd_fifo_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_m_cmd_fifo_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_m_cmd_fifo_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_m_cmd_fifo_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_m_cmd_fifo_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_m_cmd_fifo_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_m_cmd_fifo_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_m_cmd_fifo_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_m_cmd_fifo_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_m_cmd_fifo_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => \out\,
      data_count(4 downto 0) => NLW_m_cmd_fifo_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_m_cmd_fifo_dbiterr_UNCONNECTED,
      din(22 downto 13) => \^m_axi_araddr\(9 downto 0),
      din(12 downto 0) => \^din\(12 downto 0),
      dout(22 downto 13) => m_r_cmd(22 downto 13),
      dout(12 downto 9) => NLW_m_cmd_fifo_dout_UNCONNECTED(12 downto 9),
      dout(8 downto 6) => m_r_cmd(8 downto 6),
      dout(5) => NLW_m_cmd_fifo_dout_UNCONNECTED(5),
      dout(4 downto 0) => m_r_cmd(4 downto 0),
      empty => m_cmd_empty,
      full => m_cmd_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_m_cmd_fifo_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_m_cmd_fifo_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_m_cmd_fifo_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_m_cmd_fifo_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_m_cmd_fifo_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_m_cmd_fifo_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_m_cmd_fifo_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_m_cmd_fifo_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_m_cmd_fifo_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_m_cmd_fifo_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_m_cmd_fifo_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_m_cmd_fifo_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_m_cmd_fifo_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_m_cmd_fifo_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_m_cmd_fifo_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_m_cmd_fifo_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_m_cmd_fifo_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_m_cmd_fifo_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_m_cmd_fifo_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_m_cmd_fifo_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_m_cmd_fifo_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_m_cmd_fifo_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_m_cmd_fifo_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_m_cmd_fifo_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_m_cmd_fifo_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_m_cmd_fifo_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_m_cmd_fifo_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_m_cmd_fifo_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_m_cmd_fifo_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_m_cmd_fifo_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_m_cmd_fifo_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_m_cmd_fifo_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_m_cmd_fifo_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_m_cmd_fifo_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_m_cmd_fifo_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_m_cmd_fifo_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_m_cmd_fifo_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_m_cmd_fifo_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_m_cmd_fifo_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_m_cmd_fifo_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_m_cmd_fifo_overflow_UNCONNECTED,
      prog_empty => NLW_m_cmd_fifo_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_m_cmd_fifo_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_m_cmd_fifo_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => m_cmd_pop,
      rd_rst => '0',
      rd_rst_busy => NLW_m_cmd_fifo_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_m_cmd_fifo_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_m_cmd_fifo_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_m_cmd_fifo_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_m_cmd_fifo_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_m_cmd_fifo_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_m_cmd_fifo_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_m_cmd_fifo_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_m_cmd_fifo_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_m_cmd_fifo_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_m_cmd_fifo_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_m_cmd_fifo_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_m_cmd_fifo_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_m_cmd_fifo_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_m_cmd_fifo_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_m_cmd_fifo_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => m_fifo_rst,
      underflow => NLW_m_cmd_fifo_underflow_UNCONNECTED,
      valid => NLW_m_cmd_fifo_valid_UNCONNECTED,
      wr_ack => NLW_m_cmd_fifo_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_m_cmd_fifo_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => ar_pop,
      wr_rst => '0',
      wr_rst_busy => NLW_m_cmd_fifo_wr_rst_busy_UNCONNECTED
    );
m_cmd_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000808080FF"
    )
        port map (
      I0 => \^m_axi_rready_i_reg_0\,
      I1 => m_axi_rvalid,
      I2 => m_axi_rlast,
      I3 => rresp_fifo_full,
      I4 => m_cmd_valid_reg_n_0,
      I5 => m_cmd_empty,
      O => m_cmd_pop
    );
m_cmd_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A0A8A8A8A8"
    )
        port map (
      I0 => \arststages_ff_reg[1]_0\,
      I1 => m_cmd_valid_i_2_n_0,
      I2 => m_cmd_valid_reg_n_0,
      I3 => m_axi_rlast,
      I4 => m_cmd_valid_i_3_n_0,
      I5 => m_cmd_empty,
      O => m_cmd_valid_i_1_n_0
    );
m_cmd_valid_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_axi_rready_i_reg_0\,
      I1 => rresp_fifo_full,
      O => m_cmd_valid_i_2_n_0
    );
m_cmd_valid_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_rready_i_reg_0\,
      I1 => m_axi_rvalid,
      O => m_cmd_valid_i_3_n_0
    );
m_cmd_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => m_cmd_valid_i_1_n_0,
      Q => m_cmd_valid_reg_n_0,
      R => '0'
    );
m_raddr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => m_raddr0_carry_n_0,
      CO(2) => m_raddr0_carry_n_1,
      CO(1) => m_raddr0_carry_n_2,
      CO(0) => m_raddr0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in_0(0),
      DI(0) => '0',
      O(3) => m_raddr0_carry_n_4,
      O(2) => m_raddr0_carry_n_5,
      O(1) => m_raddr0_carry_n_6,
      O(0) => m_raddr0_carry_n_7,
      S(3 downto 2) => p_0_in_0(2 downto 1),
      S(1) => m_raddr0_carry_i_1_n_0,
      S(0) => \m_raddr_reg_n_0_[5]\
    );
\m_raddr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => m_raddr0_carry_n_0,
      CO(3 downto 2) => \NLW_m_raddr0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_raddr0_carry__0_n_2\,
      CO(0) => \m_raddr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_m_raddr0_carry__0_O_UNCONNECTED\(3),
      O(2) => \m_raddr0_carry__0_n_5\,
      O(1) => \m_raddr0_carry__0_n_6\,
      O(0) => \m_raddr0_carry__0_n_7\,
      S(3) => '0',
      S(2) => \m_raddr_reg_n_0_[11]\,
      S(1 downto 0) => p_0_in_0(4 downto 3)
    );
m_raddr0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in_0(0),
      O => m_raddr0_carry_i_1_n_0
    );
\m_raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \m_raddr[0]_i_2_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => m_r_cmd(2),
      I3 => m_r_cmd(3),
      I4 => m_r_cmd(13),
      I5 => m_r_cmd(4),
      O => \m_raddr[0]_i_1_n_0\
    );
\m_raddr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => m_raddr_incr(0),
      I1 => \m_rburst_reg_n_0_[0]\,
      I2 => \m_rburst_reg_n_0_[1]\,
      I3 => \m_raddr_reg_n_0_[0]\,
      I4 => \m_raddr[11]_i_3_n_0\,
      O => \m_raddr[0]_i_2_n_0\
    );
\m_raddr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404440404000"
    )
        port map (
      I0 => \m_raddr[11]_i_3_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => m_raddr_incr(10),
      I3 => \m_rburst_reg_n_0_[0]\,
      I4 => \m_rburst_reg_n_0_[1]\,
      I5 => \m_raddr0_carry__0_n_6\,
      O => \m_raddr[10]_i_1_n_0\
    );
\m_raddr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000ABA800000000"
    )
        port map (
      I0 => m_raddr_incr(11),
      I1 => \m_rburst_reg_n_0_[0]\,
      I2 => \m_rburst_reg_n_0_[1]\,
      I3 => \m_raddr0_carry__0_n_5\,
      I4 => \m_raddr[11]_i_3_n_0\,
      I5 => \m_wrap_cnt[3]_i_4_n_0\,
      O => \m_raddr[11]_i_1_n_0\
    );
\m_raddr[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[3]\,
      I1 => \m_wrap_cnt_reg_n_0_[1]\,
      I2 => \m_wrap_cnt_reg_n_0_[0]\,
      I3 => \m_wrap_cnt_reg_n_0_[2]\,
      I4 => \m_rburst_reg_n_0_[1]\,
      I5 => \m_rburst_reg_n_0_[0]\,
      O => \m_raddr[11]_i_3_n_0\
    );
\m_raddr[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      O => \m_raddr[11]_i_5_n_0\
    );
\m_raddr[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[5]\,
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[0]\,
      O => \m_raddr[11]_i_6_n_0\
    );
\m_raddr[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[4]\,
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_rsize_reg_n_0_[2]\,
      O => \m_raddr[11]_i_7_n_0\
    );
\m_raddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => \m_raddr[1]_i_2_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => m_r_cmd(14),
      I3 => m_r_cmd(4),
      I4 => m_r_cmd(3),
      O => \m_raddr[1]_i_1_n_0\
    );
\m_raddr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => m_wrap_addr(1),
      I1 => \m_raddr[11]_i_3_n_0\,
      I2 => \m_raddr_reg_n_0_[1]\,
      I3 => \m_rburst_reg_n_0_[1]\,
      I4 => \m_rburst_reg_n_0_[0]\,
      I5 => m_raddr_incr(1),
      O => \m_raddr[1]_i_2_n_0\
    );
\m_raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B8B8B8"
    )
        port map (
      I0 => \m_raddr[2]_i_2_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => m_r_cmd(15),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(3),
      I5 => m_r_cmd(4),
      O => \m_raddr[2]_i_1_n_0\
    );
\m_raddr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => m_wrap_addr(2),
      I1 => \m_raddr[11]_i_3_n_0\,
      I2 => \m_raddr_reg_n_0_[2]\,
      I3 => \m_rburst_reg_n_0_[1]\,
      I4 => \m_rburst_reg_n_0_[0]\,
      I5 => m_raddr_incr(2),
      O => \m_raddr[2]_i_2_n_0\
    );
\m_raddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \m_raddr[3]_i_2_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => m_r_cmd(16),
      I3 => m_r_cmd(4),
      O => \m_raddr[3]_i_1_n_0\
    );
\m_raddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => m_wrap_addr(3),
      I1 => \m_raddr[11]_i_3_n_0\,
      I2 => \m_raddr_reg_n_0_[3]\,
      I3 => \m_rburst_reg_n_0_[1]\,
      I4 => \m_rburst_reg_n_0_[0]\,
      I5 => m_raddr_incr(3),
      O => \m_raddr[3]_i_2_n_0\
    );
\m_raddr[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[3]\,
      I1 => \m_rsize_reg_n_0_[1]\,
      I2 => \m_rsize_reg_n_0_[0]\,
      O => \m_raddr[3]_i_4_n_0\
    );
\m_raddr[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[2]\,
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_rsize_reg_n_0_[2]\,
      O => \m_raddr[3]_i_5_n_0\
    );
\m_raddr[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[1]\,
      I1 => \m_rsize_reg_n_0_[1]\,
      I2 => \m_rsize_reg_n_0_[0]\,
      I3 => \m_rsize_reg_n_0_[2]\,
      O => \m_raddr[3]_i_6_n_0\
    );
\m_raddr[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[0]\,
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_rsize_reg_n_0_[2]\,
      O => \m_raddr[3]_i_7_n_0\
    );
\m_raddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B8B8B8"
    )
        port map (
      I0 => \m_raddr[4]_i_2_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => m_r_cmd(17),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(3),
      I5 => m_r_cmd(4),
      O => \m_raddr[4]_i_1_n_0\
    );
\m_raddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => m_wrap_addr(4),
      I1 => \m_raddr[11]_i_3_n_0\,
      I2 => \m_raddr_reg_n_0_[4]\,
      I3 => \m_rburst_reg_n_0_[1]\,
      I4 => \m_rburst_reg_n_0_[0]\,
      I5 => m_raddr_incr(4),
      O => \m_raddr[4]_i_2_n_0\
    );
\m_raddr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8B8B8"
    )
        port map (
      I0 => \m_raddr[5]_i_2_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => m_r_cmd(18),
      I3 => m_r_cmd(4),
      I4 => m_r_cmd(3),
      O => \m_raddr[5]_i_1_n_0\
    );
\m_raddr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => m_wrap_addr(5),
      I1 => \m_raddr[11]_i_3_n_0\,
      I2 => m_raddr0_carry_n_7,
      I3 => \m_rburst_reg_n_0_[1]\,
      I4 => \m_rburst_reg_n_0_[0]\,
      I5 => m_raddr_incr(5),
      O => \m_raddr[5]_i_2_n_0\
    );
\m_raddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => \m_raddr[6]_i_2_n_0\,
      I1 => m_r_cmd(19),
      I2 => m_r_cmd(0),
      I3 => m_r_cmd(1),
      I4 => \m_wrap_cnt[3]_i_4_n_0\,
      I5 => \m_raddr[6]_i_3_n_0\,
      O => \m_raddr[6]_i_1_n_0\
    );
\m_raddr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404440404000"
    )
        port map (
      I0 => \m_raddr[11]_i_3_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => m_raddr_incr(6),
      I3 => \m_rburst_reg_n_0_[0]\,
      I4 => \m_rburst_reg_n_0_[1]\,
      I5 => m_raddr0_carry_n_6,
      O => \m_raddr[6]_i_2_n_0\
    );
\m_raddr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0F0A0F0C0F0A0"
    )
        port map (
      I0 => m_r_cmd(7),
      I1 => m_r_cmd(6),
      I2 => m_r_cmd(4),
      I3 => m_r_cmd(3),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(8),
      O => \m_raddr[6]_i_3_n_0\
    );
\m_raddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => \m_raddr[7]_i_2_n_0\,
      I1 => m_r_cmd(20),
      I2 => m_r_cmd(0),
      I3 => m_r_cmd(1),
      I4 => \m_wrap_cnt[3]_i_4_n_0\,
      I5 => \m_raddr[7]_i_3_n_0\,
      O => \m_raddr[7]_i_1_n_0\
    );
\m_raddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404440404000"
    )
        port map (
      I0 => \m_raddr[11]_i_3_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => m_raddr_incr(7),
      I3 => \m_rburst_reg_n_0_[0]\,
      I4 => \m_rburst_reg_n_0_[1]\,
      I5 => m_raddr0_carry_n_5,
      O => \m_raddr[7]_i_2_n_0\
    );
\m_raddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C000C0F0A000A0"
    )
        port map (
      I0 => m_r_cmd(8),
      I1 => m_r_cmd(7),
      I2 => m_r_cmd(4),
      I3 => m_r_cmd(3),
      I4 => m_r_cmd(6),
      I5 => m_r_cmd(2),
      O => \m_raddr[7]_i_3_n_0\
    );
\m_raddr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => m_raddr0_carry_n_4,
      I1 => \gen_ramb[15].ramb_inst_i_29_n_0\,
      I2 => m_raddr_incr(8),
      I3 => \m_raddr[8]_i_2_n_0\,
      I4 => \m_raddr[8]_i_3_n_0\,
      I5 => \m_raddr[9]_i_3_n_0\,
      O => \m_raddr[8]_i_1_n_0\
    );
\m_raddr[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_wrap_cnt[3]_i_4_n_0\,
      I1 => \m_raddr[11]_i_3_n_0\,
      O => \m_raddr[8]_i_2_n_0\
    );
\m_raddr[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F5F7FFF7FFF7FFF"
    )
        port map (
      I0 => m_r_cmd(21),
      I1 => m_r_cmd(7),
      I2 => m_r_cmd(4),
      I3 => m_r_cmd(3),
      I4 => m_r_cmd(8),
      I5 => m_r_cmd(2),
      O => \m_raddr[8]_i_3_n_0\
    );
\m_raddr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \m_raddr[9]_i_2_n_0\,
      I1 => m_r_cmd(8),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(4),
      I4 => m_r_cmd(22),
      I5 => \m_raddr[9]_i_3_n_0\,
      O => \m_raddr[9]_i_1_n_0\
    );
\m_raddr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404440404000"
    )
        port map (
      I0 => \m_raddr[11]_i_3_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => m_raddr_incr(9),
      I3 => \m_rburst_reg_n_0_[0]\,
      I4 => \m_rburst_reg_n_0_[1]\,
      I5 => \m_raddr0_carry__0_n_7\,
      O => \m_raddr[9]_i_2_n_0\
    );
\m_raddr[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \m_wrap_cnt[3]_i_4_n_0\,
      I1 => m_r_cmd(1),
      I2 => m_r_cmd(0),
      O => \m_raddr[9]_i_3_n_0\
    );
\m_raddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[0]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[0]\,
      R => '0'
    );
\m_raddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[10]_i_1_n_0\,
      Q => p_0_in_0(4),
      R => '0'
    );
\m_raddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[11]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[11]\,
      R => '0'
    );
\m_raddr_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_raddr_reg[11]_i_4_n_0\,
      CO(3) => \NLW_m_raddr_reg[11]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \m_raddr_reg[11]_i_2_n_1\,
      CO(1) => \m_raddr_reg[11]_i_2_n_2\,
      CO(0) => \m_raddr_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_raddr_incr(11 downto 8),
      S(3) => \m_raddr_reg_n_0_[11]\,
      S(2 downto 0) => p_0_in_0(4 downto 2)
    );
\m_raddr_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_raddr_reg[3]_i_3_n_0\,
      CO(3) => \m_raddr_reg[11]_i_4_n_0\,
      CO(2) => \m_raddr_reg[11]_i_4_n_1\,
      CO(1) => \m_raddr_reg[11]_i_4_n_2\,
      CO(0) => \m_raddr_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_0_in_0(0),
      DI(1) => \m_raddr_reg_n_0_[5]\,
      DI(0) => \m_raddr_reg_n_0_[4]\,
      O(3 downto 0) => m_raddr_incr(7 downto 4),
      S(3) => p_0_in_0(1),
      S(2) => \m_raddr[11]_i_5_n_0\,
      S(1) => \m_raddr[11]_i_6_n_0\,
      S(0) => \m_raddr[11]_i_7_n_0\
    );
\m_raddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[1]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[1]\,
      R => '0'
    );
\m_raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[2]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[2]\,
      R => '0'
    );
\m_raddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[3]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[3]\,
      R => '0'
    );
\m_raddr_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_raddr_reg[3]_i_3_n_0\,
      CO(2) => \m_raddr_reg[3]_i_3_n_1\,
      CO(1) => \m_raddr_reg[3]_i_3_n_2\,
      CO(0) => \m_raddr_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \m_raddr_reg_n_0_[3]\,
      DI(2) => \m_raddr_reg_n_0_[2]\,
      DI(1) => \m_raddr_reg_n_0_[1]\,
      DI(0) => \m_raddr_reg_n_0_[0]\,
      O(3 downto 0) => m_raddr_incr(3 downto 0),
      S(3) => \m_raddr[3]_i_4_n_0\,
      S(2) => \m_raddr[3]_i_5_n_0\,
      S(1) => \m_raddr[3]_i_6_n_0\,
      S(0) => \m_raddr[3]_i_7_n_0\
    );
\m_raddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[4]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[4]\,
      R => '0'
    );
\m_raddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[5]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[5]\,
      R => '0'
    );
\m_raddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[6]_i_1_n_0\,
      Q => p_0_in_0(0),
      R => '0'
    );
\m_raddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[7]_i_1_n_0\,
      Q => p_0_in_0(1),
      R => '0'
    );
\m_raddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[8]_i_1_n_0\,
      Q => p_0_in_0(2),
      R => '0'
    );
\m_raddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[9]_i_1_n_0\,
      Q => p_0_in_0(3),
      R => '0'
    );
\m_rburst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_cmd_pop,
      D => m_r_cmd(0),
      Q => \m_rburst_reg_n_0_[0]\,
      R => '0'
    );
\m_rburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_cmd_pop,
      D => m_r_cmd(1),
      Q => \m_rburst_reg_n_0_[1]\,
      R => '0'
    );
m_rresp_fifo_stall_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC80"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => rresp_fifo_full,
      I2 => \^m_axi_rready_i_reg_0\,
      I3 => m_rresp_fifo_stall,
      O => m_rresp_fifo_stall_i_1_n_0
    );
m_rresp_fifo_stall_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => m_rresp_fifo_stall_i_1_n_0,
      Q => m_rresp_fifo_stall,
      R => m_fifo_rst
    );
\m_rresp_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => m_axi_rresp(0),
      I1 => m_axi_rvalid,
      I2 => \^m_axi_rready_i_reg_0\,
      I3 => \arststages_ff_reg[1]_0\,
      I4 => \m_rresp_reg_reg_n_0_[0]\,
      O => \m_rresp_reg[0]_i_1_n_0\
    );
\m_rresp_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => m_axi_rresp(1),
      I1 => m_axi_rvalid,
      I2 => \^m_axi_rready_i_reg_0\,
      I3 => \arststages_ff_reg[1]_0\,
      I4 => \m_rresp_reg_reg_n_0_[1]\,
      O => \m_rresp_reg[1]_i_1_n_0\
    );
\m_rresp_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \m_rresp_reg[0]_i_1_n_0\,
      Q => \m_rresp_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_rresp_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \m_rresp_reg[1]_i_1_n_0\,
      Q => \m_rresp_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_rsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_cmd_pop,
      D => m_r_cmd(2),
      Q => \m_rsize_reg_n_0_[0]\,
      R => '0'
    );
\m_rsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_cmd_pop,
      D => m_r_cmd(3),
      Q => \m_rsize_reg_n_0_[1]\,
      R => '0'
    );
\m_rsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_cmd_pop,
      D => m_r_cmd(4),
      Q => \m_rsize_reg_n_0_[2]\,
      R => '0'
    );
\m_wrap_addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => m_r_cmd(6),
      I1 => m_r_cmd(2),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(4),
      I4 => m_r_cmd(14),
      O => f_m_wrap_addr_return(1)
    );
\m_wrap_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001010100010"
    )
        port map (
      I0 => m_r_cmd(3),
      I1 => m_r_cmd(4),
      I2 => m_r_cmd(15),
      I3 => m_r_cmd(7),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(6),
      O => f_m_wrap_addr_return(2)
    );
\m_wrap_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F553300000000"
    )
        port map (
      I0 => m_r_cmd(7),
      I1 => m_r_cmd(8),
      I2 => m_r_cmd(6),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(3),
      I5 => \m_wrap_addr[3]_i_2_n_0\,
      O => f_m_wrap_addr_return(3)
    );
\m_wrap_addr[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_r_cmd(16),
      I1 => m_r_cmd(4),
      O => \m_wrap_addr[3]_i_2_n_0\
    );
\m_wrap_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000103010301030"
    )
        port map (
      I0 => \m_wrap_addr[4]_i_2_n_0\,
      I1 => m_r_cmd(4),
      I2 => m_r_cmd(17),
      I3 => m_r_cmd(3),
      I4 => m_r_cmd(8),
      I5 => m_r_cmd(2),
      O => f_m_wrap_addr_return(4)
    );
\m_wrap_addr[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_r_cmd(6),
      I1 => m_r_cmd(2),
      I2 => m_r_cmd(7),
      O => \m_wrap_addr[4]_i_2_n_0\
    );
\m_wrap_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05000F0005003F00"
    )
        port map (
      I0 => \m_wrap_addr[5]_i_2_n_0\,
      I1 => m_r_cmd(6),
      I2 => m_r_cmd(4),
      I3 => m_r_cmd(18),
      I4 => m_r_cmd(3),
      I5 => m_r_cmd(2),
      O => f_m_wrap_addr_return(5)
    );
\m_wrap_addr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_r_cmd(7),
      I1 => m_r_cmd(2),
      I2 => m_r_cmd(8),
      O => \m_wrap_addr[5]_i_2_n_0\
    );
\m_wrap_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_cmd_pop,
      D => f_m_wrap_addr_return(1),
      Q => m_wrap_addr(1),
      R => '0'
    );
\m_wrap_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_cmd_pop,
      D => f_m_wrap_addr_return(2),
      Q => m_wrap_addr(2),
      R => '0'
    );
\m_wrap_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_cmd_pop,
      D => f_m_wrap_addr_return(3),
      Q => m_wrap_addr(3),
      R => '0'
    );
\m_wrap_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_cmd_pop,
      D => f_m_wrap_addr_return(4),
      Q => m_wrap_addr(4),
      R => '0'
    );
\m_wrap_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => m_cmd_pop,
      D => f_m_wrap_addr_return(5),
      Q => m_wrap_addr(5),
      R => '0'
    );
\m_wrap_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[0]\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => \m_wrap_cnt[0]_i_2_n_0\,
      O => \m_wrap_cnt[0]_i_1_n_0\
    );
\m_wrap_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => m_r_cmd(19),
      I1 => \m_wrap_cnt[0]_i_3_n_0\,
      I2 => m_r_cmd(17),
      I3 => \m_wrap_cnt[3]_i_7_n_0\,
      I4 => m_r_cmd(18),
      I5 => \m_wrap_cnt[3]_i_6_n_0\,
      O => \m_wrap_cnt[0]_i_2_n_0\
    );
\m_wrap_cnt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_r_cmd(16),
      I1 => m_r_cmd(15),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(14),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(13),
      O => \m_wrap_cnt[0]_i_3_n_0\
    );
\m_wrap_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90909F90"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[0]\,
      I1 => \m_wrap_cnt_reg_n_0_[1]\,
      I2 => \m_wrap_cnt[3]_i_4_n_0\,
      I3 => m_r_cmd(6),
      I4 => \m_wrap_cnt[1]_i_2_n_0\,
      O => \m_wrap_cnt[1]_i_1_n_0\
    );
\m_wrap_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_r_cmd(18),
      I1 => m_r_cmd(19),
      I2 => \m_wrap_cnt[3]_i_6_n_0\,
      I3 => m_r_cmd(20),
      I4 => \m_wrap_cnt[3]_i_7_n_0\,
      I5 => \m_wrap_cnt[1]_i_3_n_0\,
      O => \m_wrap_cnt[1]_i_2_n_0\
    );
\m_wrap_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_r_cmd(17),
      I1 => m_r_cmd(16),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(15),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(14),
      O => \m_wrap_cnt[1]_i_3_n_0\
    );
\m_wrap_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900A900A9FFA900"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[2]\,
      I1 => \m_wrap_cnt_reg_n_0_[1]\,
      I2 => \m_wrap_cnt_reg_n_0_[0]\,
      I3 => \m_wrap_cnt[3]_i_4_n_0\,
      I4 => m_r_cmd(7),
      I5 => \m_wrap_cnt[2]_i_2_n_0\,
      O => \m_wrap_cnt[2]_i_1_n_0\
    );
\m_wrap_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_r_cmd(19),
      I1 => m_r_cmd(20),
      I2 => \m_wrap_cnt[3]_i_6_n_0\,
      I3 => m_r_cmd(21),
      I4 => \m_wrap_cnt[3]_i_7_n_0\,
      I5 => \m_wrap_cnt[2]_i_3_n_0\,
      O => \m_wrap_cnt[2]_i_2_n_0\
    );
\m_wrap_cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_r_cmd(18),
      I1 => m_r_cmd(17),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(16),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(15),
      O => \m_wrap_cnt[2]_i_3_n_0\
    );
\m_wrap_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888F"
    )
        port map (
      I0 => \^m_axi_rready_i_reg_0\,
      I1 => m_axi_rvalid,
      I2 => rresp_fifo_full,
      I3 => m_cmd_valid_reg_n_0,
      I4 => m_cmd_empty,
      O => \m_wrap_cnt[3]_i_1_n_0\
    );
\m_wrap_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[3]\,
      I1 => \m_wrap_cnt[3]_i_3_n_0\,
      I2 => \m_wrap_cnt[3]_i_4_n_0\,
      I3 => m_r_cmd(8),
      I4 => \m_wrap_cnt[3]_i_5_n_0\,
      O => \m_wrap_cnt[3]_i_2_n_0\
    );
\m_wrap_cnt[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[1]\,
      I1 => \m_wrap_cnt_reg_n_0_[0]\,
      I2 => \m_wrap_cnt_reg_n_0_[2]\,
      O => \m_wrap_cnt[3]_i_3_n_0\
    );
\m_wrap_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEFEFEFEFEFEFE"
    )
        port map (
      I0 => m_cmd_empty,
      I1 => m_cmd_valid_reg_n_0,
      I2 => rresp_fifo_full,
      I3 => m_axi_rlast,
      I4 => m_axi_rvalid,
      I5 => \^m_axi_rready_i_reg_0\,
      O => \m_wrap_cnt[3]_i_4_n_0\
    );
\m_wrap_cnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_r_cmd(20),
      I1 => m_r_cmd(21),
      I2 => \m_wrap_cnt[3]_i_6_n_0\,
      I3 => m_r_cmd(22),
      I4 => \m_wrap_cnt[3]_i_7_n_0\,
      I5 => \m_wrap_cnt[3]_i_8_n_0\,
      O => \m_wrap_cnt[3]_i_5_n_0\
    );
\m_wrap_cnt[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_r_cmd(4),
      I1 => m_r_cmd(3),
      O => \m_wrap_cnt[3]_i_6_n_0\
    );
\m_wrap_cnt[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => m_r_cmd(4),
      I1 => m_r_cmd(3),
      I2 => m_r_cmd(2),
      O => \m_wrap_cnt[3]_i_7_n_0\
    );
\m_wrap_cnt[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_r_cmd(19),
      I1 => m_r_cmd(18),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(17),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(16),
      O => \m_wrap_cnt[3]_i_8_n_0\
    );
\m_wrap_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_wrap_cnt[0]_i_1_n_0\,
      Q => \m_wrap_cnt_reg_n_0_[0]\,
      R => '0'
    );
\m_wrap_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_wrap_cnt[1]_i_1_n_0\,
      Q => \m_wrap_cnt_reg_n_0_[1]\,
      R => '0'
    );
\m_wrap_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_wrap_cnt[2]_i_1_n_0\,
      Q => \m_wrap_cnt_reg_n_0_[2]\,
      R => '0'
    );
\m_wrap_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_wrap_cnt[3]_i_2_n_0\,
      Q => \m_wrap_cnt_reg_n_0_[3]\,
      R => '0'
    );
rresp_wrap_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => rresp_wrap_i_2_n_0,
      I1 => s_cmd_fifo_i_2_n_0,
      I2 => rresp_wrap_i_3_n_0,
      I3 => \s_rresp_reg[1]_i_2_n_0\,
      I4 => rresp_wrap_reg_n_0,
      O => rresp_wrap_i_1_n_0
    );
rresp_wrap_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => s_r_cmd(0),
      I1 => s_r_cmd(1),
      I2 => s_r_cmd(16),
      I3 => s_r_cmd(18),
      I4 => s_r_cmd(17),
      I5 => s_r_cmd(19),
      O => rresp_wrap_i_2_n_0
    );
rresp_wrap_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => burst(0),
      I1 => burst(1),
      I2 => s_conv_len(3),
      I3 => s_conv_len(2),
      I4 => s_conv_len(1),
      I5 => s_conv_len(0),
      O => rresp_wrap_i_3_n_0
    );
rresp_wrap_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => rresp_wrap_i_1_n_0,
      Q => rresp_wrap_reg_n_0,
      R => \^sr\(0)
    );
\s_buf[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_buf_reg_n_0_[0]\,
      O => \s_buf[0]_i_1_n_0\
    );
\s_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_buf_reg_n_0_[0]\,
      I1 => \s_buf_reg_n_0_[1]\,
      O => \s_buf[1]_i_1_n_0\
    );
\s_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \s_buf_reg_n_0_[0]\,
      I1 => \s_buf_reg_n_0_[1]\,
      I2 => \s_buf_reg_n_0_[2]\,
      O => \s_buf[2]_i_1_n_0\
    );
\s_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => \s_buf[0]_i_1_n_0\,
      Q => \s_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\s_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => \s_buf[1]_i_1_n_0\,
      Q => \s_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\s_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => \s_buf[2]_i_1_n_0\,
      Q => \s_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
s_cmd_fifo: entity work.\design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized3\
     port map (
      almost_empty => NLW_s_cmd_fifo_almost_empty_UNCONNECTED,
      almost_full => NLW_s_cmd_fifo_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_s_cmd_fifo_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_s_cmd_fifo_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_s_cmd_fifo_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_s_cmd_fifo_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_s_cmd_fifo_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_s_cmd_fifo_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_s_cmd_fifo_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_s_cmd_fifo_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_s_cmd_fifo_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_s_cmd_fifo_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_s_cmd_fifo_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_s_cmd_fifo_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_s_cmd_fifo_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_s_cmd_fifo_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_s_cmd_fifo_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_s_cmd_fifo_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_s_cmd_fifo_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_s_cmd_fifo_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_s_cmd_fifo_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_s_cmd_fifo_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_s_cmd_fifo_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_s_cmd_fifo_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_s_cmd_fifo_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_s_cmd_fifo_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_s_cmd_fifo_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_s_cmd_fifo_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_s_cmd_fifo_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_s_cmd_fifo_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_s_cmd_fifo_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_s_cmd_fifo_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_s_cmd_fifo_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_s_cmd_fifo_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_s_cmd_fifo_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_s_cmd_fifo_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_s_cmd_fifo_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_s_cmd_fifo_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_s_cmd_fifo_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_s_cmd_fifo_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_s_cmd_fifo_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => s_rlast_reg_0,
      data_count(4 downto 0) => NLW_s_cmd_fifo_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_s_cmd_fifo_dbiterr_UNCONNECTED,
      din(33 downto 24) => Q(9 downto 0),
      din(23 downto 20) => Q(88 downto 85),
      din(19 downto 16) => s_axi_arlen(3 downto 0),
      din(15 downto 13) => s_axi_arsize(2 downto 0),
      din(12 downto 5) => Q(83 downto 76),
      din(4 downto 2) => Q(69 downto 67),
      din(1 downto 0) => Q(71 downto 70),
      dout(33) => NLW_s_cmd_fifo_dout_UNCONNECTED(33),
      dout(32 downto 0) => s_r_cmd(32 downto 0),
      empty => s_cmd_empty,
      full => s_cmd_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_s_cmd_fifo_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_s_cmd_fifo_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_s_cmd_fifo_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_s_cmd_fifo_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_s_cmd_fifo_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_s_cmd_fifo_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_s_cmd_fifo_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_s_cmd_fifo_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_s_cmd_fifo_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_s_cmd_fifo_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_s_cmd_fifo_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_s_cmd_fifo_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_s_cmd_fifo_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_s_cmd_fifo_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_s_cmd_fifo_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_s_cmd_fifo_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_s_cmd_fifo_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_s_cmd_fifo_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_s_cmd_fifo_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_s_cmd_fifo_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_s_cmd_fifo_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_s_cmd_fifo_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_s_cmd_fifo_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_s_cmd_fifo_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_s_cmd_fifo_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_s_cmd_fifo_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_s_cmd_fifo_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_s_cmd_fifo_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_s_cmd_fifo_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_s_cmd_fifo_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_s_cmd_fifo_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_s_cmd_fifo_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_s_cmd_fifo_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_s_cmd_fifo_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_s_cmd_fifo_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_s_cmd_fifo_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_s_cmd_fifo_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_s_cmd_fifo_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_s_cmd_fifo_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_s_cmd_fifo_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_s_cmd_fifo_overflow_UNCONNECTED,
      prog_empty => NLW_s_cmd_fifo_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_s_cmd_fifo_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_s_cmd_fifo_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => s_buf,
      rd_rst => '0',
      rd_rst_busy => NLW_s_cmd_fifo_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_s_cmd_fifo_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_s_cmd_fifo_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_s_cmd_fifo_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_s_cmd_fifo_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_s_cmd_fifo_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_s_cmd_fifo_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_s_cmd_fifo_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_s_cmd_fifo_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_s_cmd_fifo_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_s_cmd_fifo_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_s_cmd_fifo_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_s_cmd_fifo_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_s_cmd_fifo_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_s_cmd_fifo_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_s_cmd_fifo_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => \^sr\(0),
      underflow => NLW_s_cmd_fifo_underflow_UNCONNECTED,
      valid => NLW_s_cmd_fifo_valid_UNCONNECTED,
      wr_ack => NLW_s_cmd_fifo_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_s_cmd_fifo_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => \^s_cmd_push\,
      wr_rst => '0',
      wr_rst_busy => NLW_s_cmd_fifo_wr_rst_busy_UNCONNECTED
    );
s_cmd_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000DF0000"
    )
        port map (
      I0 => s_rvalid_reg_n_0,
      I1 => s_axi_rready,
      I2 => \^s_rvalid_d2_reg_0\,
      I3 => rresp_fifo_empty,
      I4 => s_cmd_fifo_i_2_n_0,
      I5 => s_cmd_empty,
      O => s_buf
    );
s_cmd_fifo_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \s_rcnt[6]_i_2_n_0\,
      I1 => s_rcnt_reg(5),
      I2 => s_rcnt_reg(4),
      I3 => s_rcnt_reg(7),
      I4 => s_rcnt_reg(6),
      I5 => s_rresp_fifo_stall_reg_n_0,
      O => s_cmd_fifo_i_2_n_0
    );
\s_conv_len[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D51"
    )
        port map (
      I0 => s_conv_len(0),
      I1 => s_cmd_fifo_i_2_n_0,
      I2 => s_cmd_empty,
      I3 => s_r_cmd(16),
      O => \s_conv_len[0]_i_1_n_0\
    );
\s_conv_len[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F99909"
    )
        port map (
      I0 => s_conv_len(0),
      I1 => s_conv_len(1),
      I2 => s_cmd_fifo_i_2_n_0,
      I3 => s_cmd_empty,
      I4 => s_r_cmd(17),
      O => \s_conv_len[1]_i_1_n_0\
    );
\s_conv_len[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => s_conv_len(2),
      I1 => s_conv_len(1),
      I2 => s_conv_len(0),
      I3 => \s_conv_len[3]_i_2_n_0\,
      I4 => s_r_cmd(18),
      O => \s_conv_len[2]_i_1_n_0\
    );
\s_conv_len[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => s_conv_len(3),
      I1 => s_conv_len(2),
      I2 => s_conv_len(0),
      I3 => s_conv_len(1),
      I4 => \s_conv_len[3]_i_2_n_0\,
      I5 => s_r_cmd(19),
      O => \s_conv_len[3]_i_1_n_0\
    );
\s_conv_len[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0002"
    )
        port map (
      I0 => dw_fifogen_rresp_i_8_n_0,
      I1 => rresp_wrap_reg_n_0,
      I2 => dw_fifogen_rresp_i_7_n_0,
      I3 => dw_fifogen_rresp_i_6_n_0,
      I4 => s_rresp_fifo_stall_reg_n_0,
      O => \s_conv_len[3]_i_2_n_0\
    );
\s_conv_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => dw_fifogen_rresp_i_5_n_0,
      D => \s_conv_len[0]_i_1_n_0\,
      Q => s_conv_len(0),
      R => '0'
    );
\s_conv_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => dw_fifogen_rresp_i_5_n_0,
      D => \s_conv_len[1]_i_1_n_0\,
      Q => s_conv_len(1),
      R => '0'
    );
\s_conv_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => dw_fifogen_rresp_i_5_n_0,
      D => \s_conv_len[2]_i_1_n_0\,
      Q => s_conv_len(2),
      R => '0'
    );
\s_conv_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => dw_fifogen_rresp_i_5_n_0,
      D => \s_conv_len[3]_i_1_n_0\,
      Q => s_conv_len(3),
      R => '0'
    );
\s_conv_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(13),
      Q => s_conv_size(0),
      R => '0'
    );
\s_conv_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(14),
      Q => s_conv_size(1),
      R => '0'
    );
\s_conv_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(15),
      Q => s_conv_size(2),
      R => '0'
    );
\s_id_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_id_reg(0),
      Q => s_id_d1(0),
      R => '0'
    );
\s_id_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_id_reg(1),
      Q => s_id_d1(1),
      R => '0'
    );
\s_id_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_id_reg(2),
      Q => s_id_d1(2),
      R => '0'
    );
\s_id_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_id_reg(3),
      Q => s_id_d1(3),
      R => '0'
    );
\s_id_d2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => first_rvalid_d1,
      I1 => s_axi_rready,
      I2 => \^s_rvalid_d2_reg_0\,
      O => s_rresp_d2
    );
\s_id_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rresp_d2,
      D => s_id_d1(0),
      Q => s_axi_rid(0),
      R => \^sr\(0)
    );
\s_id_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rresp_d2,
      D => s_id_d1(1),
      Q => s_axi_rid(1),
      R => \^sr\(0)
    );
\s_id_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rresp_d2,
      D => s_id_d1(2),
      Q => s_axi_rid(2),
      R => \^sr\(0)
    );
\s_id_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rresp_d2,
      D => s_id_d1(3),
      Q => s_axi_rid(3),
      R => \^sr\(0)
    );
\s_id_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(20),
      Q => s_id_reg(0),
      R => '0'
    );
\s_id_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(21),
      Q => s_id_reg(1),
      R => '0'
    );
\s_id_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(22),
      Q => s_id_reg(2),
      R => '0'
    );
\s_id_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(23),
      Q => s_id_reg(3),
      R => '0'
    );
\s_raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \s_raddr[0]_i_2_n_0\,
      I1 => s_r_cmd(24),
      I2 => s_r_cmd(4),
      I3 => s_buf,
      I4 => s_raddr(0),
      I5 => \s_raddr[11]_i_3_n_0\,
      O => \s_raddr[0]_i_1_n_0\
    );
\s_raddr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_r_cmd(3),
      I1 => s_r_cmd(2),
      O => \s_raddr[0]_i_2_n_0\
    );
\s_raddr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \s_raddr[11]_i_3_n_0\,
      I1 => s_raddr(10),
      I2 => s_buf,
      O => \s_raddr[10]_i_1_n_0\
    );
\s_raddr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAABABA"
    )
        port map (
      I0 => s_buf,
      I1 => dw_fifogen_rresp_i_6_n_0,
      I2 => s_rvalid_reg_n_0,
      I3 => s_axi_rready,
      I4 => \^s_rvalid_d2_reg_0\,
      O => s_wrap_cnt
    );
\s_raddr[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \s_raddr[11]_i_3_n_0\,
      I1 => s_raddr(11),
      I2 => s_buf,
      O => \s_raddr[11]_i_2_n_0\
    );
\s_raddr[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => burst(0),
      I1 => burst(1),
      I2 => s_wrap_cnt_reg(1),
      I3 => s_wrap_cnt_reg(0),
      I4 => s_wrap_cnt_reg(2),
      I5 => s_wrap_cnt_reg(3),
      O => \s_raddr[11]_i_3_n_0\
    );
\s_raddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_raddr[1]_i_2_n_0\,
      I1 => s_buf,
      I2 => s_wrap_addr(1),
      I3 => \s_raddr[11]_i_3_n_0\,
      I4 => s_raddr(1),
      O => \s_raddr[1]_i_1_n_0\
    );
\s_raddr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_r_cmd(25),
      I1 => s_r_cmd(3),
      I2 => s_r_cmd(4),
      O => \s_raddr[1]_i_2_n_0\
    );
\s_raddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_raddr[2]_i_2_n_0\,
      I1 => s_buf,
      I2 => s_wrap_addr(2),
      I3 => \s_raddr[11]_i_3_n_0\,
      I4 => s_raddr(2),
      O => \s_raddr[2]_i_1_n_0\
    );
\s_raddr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => s_r_cmd(2),
      I1 => s_r_cmd(3),
      I2 => s_r_cmd(26),
      I3 => s_r_cmd(4),
      O => \s_raddr[2]_i_2_n_0\
    );
\s_raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => s_r_cmd(27),
      I1 => s_r_cmd(4),
      I2 => s_buf,
      I3 => s_wrap_addr(3),
      I4 => \s_raddr[11]_i_3_n_0\,
      I5 => s_raddr(3),
      O => \s_raddr[3]_i_1_n_0\
    );
\s_raddr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56AAAAAA"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[3]\,
      I1 => burst(0),
      I2 => burst(1),
      I3 => s_rsize(1),
      I4 => s_rsize(0),
      O => \s_raddr[3]_i_3_n_0\
    );
\s_raddr[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA56AA"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[2]\,
      I1 => burst(0),
      I2 => burst(1),
      I3 => s_rsize(1),
      I4 => s_rsize(0),
      O => \s_raddr[3]_i_4_n_0\
    );
\s_raddr[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999AAAAA"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[1]\,
      I1 => s_rsize(1),
      I2 => burst(1),
      I3 => burst(0),
      I4 => s_rsize(0),
      O => \s_raddr[3]_i_5_n_0\
    );
\s_raddr[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9AAA9AAA9AAAA"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[0]\,
      I1 => s_rsize(0),
      I2 => s_rsize(2),
      I3 => s_rsize(1),
      I4 => burst(1),
      I5 => burst(0),
      O => \s_raddr[3]_i_6_n_0\
    );
\s_raddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => s_r_cmd(28),
      I1 => \s_raddr[4]_i_2_n_0\,
      I2 => s_buf,
      I3 => s_wrap_addr(4),
      I4 => \s_raddr[11]_i_3_n_0\,
      I5 => s_raddr(4),
      O => \s_raddr[4]_i_1_n_0\
    );
\s_raddr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_r_cmd(4),
      I1 => s_r_cmd(2),
      O => \s_raddr[4]_i_2_n_0\
    );
\s_raddr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_r_cmd(29),
      I1 => s_buf,
      I2 => s_wrap_addr(5),
      I3 => \s_raddr[11]_i_3_n_0\,
      I4 => s_raddr(5),
      O => \s_raddr[5]_i_1_n_0\
    );
\s_raddr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \s_raddr[6]_i_2_n_0\,
      I1 => s_buf,
      I2 => s_raddr(6),
      I3 => \s_raddr[11]_i_3_n_0\,
      O => \s_raddr[6]_i_1_n_0\
    );
\s_raddr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B9A8"
    )
        port map (
      I0 => s_r_cmd(2),
      I1 => s_r_cmd(3),
      I2 => s_r_cmd(6),
      I3 => s_r_cmd(7),
      I4 => \s_raddr[6]_i_3_n_0\,
      O => \s_raddr[6]_i_2_n_0\
    );
\s_raddr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFFFDFFFDFFF"
    )
        port map (
      I0 => s_r_cmd(1),
      I1 => s_r_cmd(0),
      I2 => s_r_cmd(30),
      I3 => s_r_cmd(4),
      I4 => s_r_cmd(8),
      I5 => s_r_cmd(3),
      O => \s_raddr[6]_i_3_n_0\
    );
\s_raddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080FF8000"
    )
        port map (
      I0 => \s_wrap_addr[5]_i_2_n_0\,
      I1 => \s_raddr[7]_i_2_n_0\,
      I2 => \s_raddr[7]_i_3_n_0\,
      I3 => s_buf,
      I4 => s_raddr(7),
      I5 => \s_raddr[11]_i_3_n_0\,
      O => \s_raddr[7]_i_1_n_0\
    );
\s_raddr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_r_cmd(4),
      I1 => s_r_cmd(31),
      O => \s_raddr[7]_i_2_n_0\
    );
\s_raddr[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_r_cmd(1),
      I1 => s_r_cmd(0),
      O => \s_raddr[7]_i_3_n_0\
    );
\s_raddr[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[6]\,
      I1 => burst(1),
      I2 => burst(0),
      O => \s_raddr[7]_i_5_n_0\
    );
\s_raddr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[4]\,
      I1 => burst(0),
      I2 => burst(1),
      I3 => s_rsize(2),
      O => \s_raddr[7]_i_6_n_0\
    );
\s_raddr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \s_raddr[8]_i_2_n_0\,
      I1 => s_buf,
      I2 => s_raddr(8),
      I3 => \s_raddr[11]_i_3_n_0\,
      O => \s_raddr[8]_i_1_n_0\
    );
\s_raddr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s_r_cmd(2),
      I1 => s_r_cmd(8),
      I2 => s_r_cmd(4),
      I3 => s_r_cmd(32),
      I4 => s_r_cmd(1),
      I5 => s_r_cmd(0),
      O => \s_raddr[8]_i_2_n_0\
    );
\s_raddr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \s_raddr[11]_i_3_n_0\,
      I1 => s_raddr(9),
      I2 => s_buf,
      O => \s_raddr[9]_i_1_n_0\
    );
\s_raddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[0]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[0]\,
      R => '0'
    );
\s_raddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[10]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[10]\,
      R => '0'
    );
\s_raddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[11]_i_2_n_0\,
      Q => \s_raddr_reg_n_0_[11]\,
      R => '0'
    );
\s_raddr_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_raddr_reg[7]_i_4_n_0\,
      CO(3) => \NLW_s_raddr_reg[11]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \s_raddr_reg[11]_i_4_n_1\,
      CO(1) => \s_raddr_reg[11]_i_4_n_2\,
      CO(0) => \s_raddr_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s_raddr(11 downto 8),
      S(3) => \s_raddr_reg_n_0_[11]\,
      S(2) => \s_raddr_reg_n_0_[10]\,
      S(1) => \s_raddr_reg_n_0_[9]\,
      S(0) => \s_raddr_reg_n_0_[8]\
    );
\s_raddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[1]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[1]\,
      R => '0'
    );
\s_raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[2]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[2]\,
      R => '0'
    );
\s_raddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[3]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[3]\,
      R => '0'
    );
\s_raddr_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_raddr_reg[3]_i_2_n_0\,
      CO(2) => \s_raddr_reg[3]_i_2_n_1\,
      CO(1) => \s_raddr_reg[3]_i_2_n_2\,
      CO(0) => \s_raddr_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \s_raddr_reg_n_0_[3]\,
      DI(2) => \s_raddr_reg_n_0_[2]\,
      DI(1) => \s_raddr_reg_n_0_[1]\,
      DI(0) => \s_raddr_reg_n_0_[0]\,
      O(3 downto 0) => s_raddr(3 downto 0),
      S(3) => \s_raddr[3]_i_3_n_0\,
      S(2) => \s_raddr[3]_i_4_n_0\,
      S(1) => \s_raddr[3]_i_5_n_0\,
      S(0) => \s_raddr[3]_i_6_n_0\
    );
\s_raddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[4]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[4]\,
      R => '0'
    );
\s_raddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[5]_i_1_n_0\,
      Q => data5,
      R => '0'
    );
\s_raddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[6]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[6]\,
      R => '0'
    );
\s_raddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[7]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[7]\,
      R => '0'
    );
\s_raddr_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_raddr_reg[3]_i_2_n_0\,
      CO(3) => \s_raddr_reg[7]_i_4_n_0\,
      CO(2) => \s_raddr_reg[7]_i_4_n_1\,
      CO(1) => \s_raddr_reg[7]_i_4_n_2\,
      CO(0) => \s_raddr_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \s_raddr_reg_n_0_[6]\,
      DI(1) => '0',
      DI(0) => \s_raddr_reg_n_0_[4]\,
      O(3 downto 0) => s_raddr(7 downto 4),
      S(3) => \s_raddr_reg_n_0_[7]\,
      S(2) => \s_raddr[7]_i_5_n_0\,
      S(1) => data5,
      S(0) => \s_raddr[7]_i_6_n_0\
    );
\s_raddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[8]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[8]\,
      R => '0'
    );
\s_raddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[9]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[9]\,
      R => '0'
    );
\s_rburst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(0),
      Q => burst(0),
      R => '0'
    );
\s_rburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(1),
      Q => burst(1),
      R => '0'
    );
\s_rcnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => s_r_cmd(5),
      I1 => s_cmd_fifo_i_2_n_0,
      I2 => s_rcnt_reg(0),
      O => p_0_in(0)
    );
\s_rcnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => s_r_cmd(6),
      I1 => s_cmd_fifo_i_2_n_0,
      I2 => s_rcnt_reg(0),
      I3 => s_rcnt_reg(1),
      O => p_0_in(1)
    );
\s_rcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E100E1E1"
    )
        port map (
      I0 => s_rcnt_reg(0),
      I1 => s_rcnt_reg(1),
      I2 => s_rcnt_reg(2),
      I3 => s_r_cmd(7),
      I4 => s_cmd_fifo_i_2_n_0,
      O => p_0_in(2)
    );
\s_rcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE010000FE01FE01"
    )
        port map (
      I0 => s_rcnt_reg(1),
      I1 => s_rcnt_reg(0),
      I2 => s_rcnt_reg(2),
      I3 => s_rcnt_reg(3),
      I4 => s_r_cmd(8),
      I5 => s_cmd_fifo_i_2_n_0,
      O => p_0_in(3)
    );
\s_rcnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9099"
    )
        port map (
      I0 => \s_rcnt[6]_i_2_n_0\,
      I1 => s_rcnt_reg(4),
      I2 => s_r_cmd(9),
      I3 => s_cmd_fifo_i_2_n_0,
      O => p_0_in(4)
    );
\s_rcnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => s_r_cmd(10),
      I1 => s_cmd_fifo_i_2_n_0,
      I2 => s_rcnt_reg(5),
      I3 => \s_rcnt[6]_i_2_n_0\,
      I4 => s_rcnt_reg(4),
      O => p_0_in(5)
    );
\s_rcnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE010000FE01FE01"
    )
        port map (
      I0 => \s_rcnt[6]_i_2_n_0\,
      I1 => s_rcnt_reg(4),
      I2 => s_rcnt_reg(5),
      I3 => s_rcnt_reg(6),
      I4 => s_r_cmd(11),
      I5 => s_cmd_fifo_i_2_n_0,
      O => p_0_in(6)
    );
\s_rcnt[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_rcnt_reg(3),
      I1 => s_rcnt_reg(2),
      I2 => s_rcnt_reg(1),
      I3 => s_rcnt_reg(0),
      O => \s_rcnt[6]_i_2_n_0\
    );
\s_rcnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1000101F101F10"
    )
        port map (
      I0 => s_cmd_empty,
      I1 => rresp_fifo_empty,
      I2 => s_cmd_fifo_i_2_n_0,
      I3 => s_rvalid_reg_n_0,
      I4 => s_axi_rready,
      I5 => \^s_rvalid_d2_reg_0\,
      O => \s_rcnt[7]_i_1_n_0\
    );
\s_rcnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D200D2D2"
    )
        port map (
      I0 => \s_rcnt[7]_i_3_n_0\,
      I1 => s_rcnt_reg(6),
      I2 => s_rcnt_reg(7),
      I3 => s_r_cmd(12),
      I4 => s_cmd_fifo_i_2_n_0,
      O => p_0_in(7)
    );
\s_rcnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_rcnt_reg(3),
      I1 => s_rcnt_reg(2),
      I2 => s_rcnt_reg(1),
      I3 => s_rcnt_reg(0),
      I4 => s_rcnt_reg(4),
      I5 => s_rcnt_reg(5),
      O => \s_rcnt[7]_i_3_n_0\
    );
\s_rcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => p_0_in(0),
      Q => s_rcnt_reg(0),
      R => \^sr\(0)
    );
\s_rcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => p_0_in(1),
      Q => s_rcnt_reg(1),
      R => \^sr\(0)
    );
\s_rcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => p_0_in(2),
      Q => s_rcnt_reg(2),
      R => \^sr\(0)
    );
\s_rcnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => p_0_in(3),
      Q => s_rcnt_reg(3),
      R => \^sr\(0)
    );
\s_rcnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => p_0_in(4),
      Q => s_rcnt_reg(4),
      R => \^sr\(0)
    );
\s_rcnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => p_0_in(5),
      Q => s_rcnt_reg(5),
      R => \^sr\(0)
    );
\s_rcnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => p_0_in(6),
      Q => s_rcnt_reg(6),
      R => \^sr\(0)
    );
\s_rcnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => p_0_in(7),
      Q => s_rcnt_reg(7),
      R => \^sr\(0)
    );
s_rlast_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_rlast,
      Q => s_rlast_d1,
      R => \^sr\(0)
    );
s_rlast_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_rlast_d1,
      Q => s_axi_rlast,
      R => \^sr\(0)
    );
s_rlast_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => s_rlast_i_2_n_0,
      I1 => s_rlast_i_3_n_0,
      I2 => s_wrap_cnt,
      I3 => s_rlast,
      O => s_rlast_i_1_n_0
    );
s_rlast_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => s_rlast_i_4_n_0,
      I1 => s_rcnt_reg(1),
      I2 => s_rcnt_reg(0),
      I3 => s_rcnt_reg(2),
      I4 => s_rcnt_reg(3),
      O => s_rlast_i_2_n_0
    );
s_rlast_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => s_buf,
      I1 => s_rlast_i_5_n_0,
      I2 => s_r_cmd(8),
      I3 => s_r_cmd(5),
      I4 => s_r_cmd(12),
      I5 => s_r_cmd(9),
      O => s_rlast_i_3_n_0
    );
s_rlast_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_rcnt_reg(5),
      I1 => s_rcnt_reg(4),
      I2 => s_rcnt_reg(7),
      I3 => s_rcnt_reg(6),
      O => s_rlast_i_4_n_0
    );
s_rlast_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_r_cmd(11),
      I1 => s_r_cmd(10),
      I2 => s_r_cmd(7),
      I3 => s_r_cmd(6),
      O => s_rlast_i_5_n_0
    );
s_rlast_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => s_rlast_i_1_n_0,
      Q => s_rlast,
      R => \^sr\(0)
    );
\s_rresp_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_rresp_reg(0),
      Q => s_rresp_d1(0),
      R => '0'
    );
\s_rresp_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_rresp_reg(1),
      Q => s_rresp_d1(1),
      R => '0'
    );
\s_rresp_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rresp_d2,
      D => s_rresp_d1(0),
      Q => s_axi_rresp(0),
      R => \^sr\(0)
    );
\s_rresp_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rresp_d2,
      D => s_rresp_d1(1),
      Q => s_axi_rresp(1),
      R => \^sr\(0)
    );
s_rresp_fifo_stall_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E00000E000"
    )
        port map (
      I0 => s_rresp_fifo_stall_reg_n_0,
      I1 => s_rresp_fifo_stall_i_2_n_0,
      I2 => \arststages_ff_reg[1]\,
      I3 => s_cmd_fifo_i_2_n_0,
      I4 => s_cmd_empty,
      I5 => \s_rresp_reg[1]_i_2_n_0\,
      O => s_rresp_fifo_stall_i_1_n_0
    );
s_rresp_fifo_stall_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0B0B0B0B0BB"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^s_rvalid_d2_reg_0\,
      I2 => s_rresp_fifo_stall_reg_n_0,
      I3 => dw_fifogen_rresp_i_6_n_0,
      I4 => dw_fifogen_rresp_i_7_n_0,
      I5 => rresp_wrap_reg_n_0,
      O => s_rresp_fifo_stall_i_2_n_0
    );
s_rresp_fifo_stall_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => s_rresp_fifo_stall_i_1_n_0,
      Q => s_rresp_fifo_stall_reg_n_0,
      R => '0'
    );
\s_rresp_first_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_rresp_i(0),
      Q => s_rresp_first(0),
      R => '0'
    );
\s_rresp_first_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_rresp_i(1),
      Q => s_rresp_first(1),
      R => '0'
    );
\s_rresp_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_rresp_first(0),
      I1 => \s_rresp_reg[1]_i_2_n_0\,
      I2 => s_rresp_i(0),
      I3 => \s_rresp_reg[1]_i_3_n_0\,
      I4 => s_rresp_reg(0),
      O => \s_rresp_reg[0]_i_1_n_0\
    );
\s_rresp_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_rresp_first(1),
      I1 => \s_rresp_reg[1]_i_2_n_0\,
      I2 => s_rresp_i(1),
      I3 => \s_rresp_reg[1]_i_3_n_0\,
      I4 => s_rresp_reg(1),
      O => \s_rresp_reg[1]_i_1_n_0\
    );
\s_rresp_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45454540FFFFFFFF"
    )
        port map (
      I0 => s_rresp_fifo_stall_reg_n_0,
      I1 => s_cmd_empty,
      I2 => dw_fifogen_rresp_i_6_n_0,
      I3 => dw_fifogen_rresp_i_7_n_0,
      I4 => rresp_wrap_reg_n_0,
      I5 => dw_fifogen_rresp_i_8_n_0,
      O => \s_rresp_reg[1]_i_2_n_0\
    );
\s_rresp_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1131113100300031"
    )
        port map (
      I0 => rresp_fifo_empty,
      I1 => \s_rresp_reg[1]_i_4_n_0\,
      I2 => rresp_wrap_reg_n_0,
      I3 => dw_fifogen_rresp_i_7_n_0,
      I4 => dw_fifogen_rresp_i_6_n_0,
      I5 => \s_rresp_reg[1]_i_5_n_0\,
      O => \s_rresp_reg[1]_i_3_n_0\
    );
\s_rresp_reg[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_rvalid_reg_n_0,
      I1 => s_axi_rready,
      I2 => \^s_rvalid_d2_reg_0\,
      O => \s_rresp_reg[1]_i_4_n_0\
    );
\s_rresp_reg[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s_rresp_fifo_stall_reg_n_0,
      I1 => s_cmd_empty,
      I2 => dw_fifogen_rresp_i_6_n_0,
      O => \s_rresp_reg[1]_i_5_n_0\
    );
\s_rresp_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => \s_rresp_reg[0]_i_1_n_0\,
      Q => s_rresp_reg(0),
      R => '0'
    );
\s_rresp_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => \s_rresp_reg[1]_i_1_n_0\,
      Q => s_rresp_reg(1),
      R => '0'
    );
\s_rsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(2),
      Q => s_rsize(0),
      R => '0'
    );
\s_rsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(3),
      Q => s_rsize(1),
      R => '0'
    );
\s_rsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(4),
      Q => s_rsize(2),
      R => '0'
    );
s_rvalid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_rvalid_reg_n_0,
      Q => s_rvalid_d1,
      R => \^sr\(0)
    );
s_rvalid_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_rvalid_d1,
      Q => \^s_rvalid_d2_reg_0\,
      R => \^sr\(0)
    );
s_rvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAAAAA00AA00A2"
    )
        port map (
      I0 => \arststages_ff_reg[1]\,
      I1 => s_cmd_fifo_i_2_n_0,
      I2 => s_cmd_empty,
      I3 => \s_rresp_reg[1]_i_2_n_0\,
      I4 => s_rvalid_i_2_n_0,
      I5 => s_rvalid_reg_n_0,
      O => s_rvalid_i_1_n_0
    );
s_rvalid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFEAAFEAAFF"
    )
        port map (
      I0 => s_buf,
      I1 => s_rresp_fifo_stall_reg_n_0,
      I2 => dw_fifogen_rresp_i_6_n_0,
      I3 => s_rvalid_i_3_n_0,
      I4 => dw_fifogen_rresp_i_7_n_0,
      I5 => rresp_wrap_reg_n_0,
      O => s_rvalid_i_2_n_0
    );
s_rvalid_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_rvalid_d2_reg_0\,
      I1 => s_axi_rready,
      O => s_rvalid_i_3_n_0
    );
s_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => s_rvalid_i_1_n_0,
      Q => s_rvalid_reg_n_0,
      R => '0'
    );
\s_wrap_addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_r_cmd(2),
      I1 => s_r_cmd(6),
      I2 => s_r_cmd(4),
      I3 => s_r_cmd(3),
      I4 => s_r_cmd(25),
      O => f_s_wrap_addr_return(1)
    );
\s_wrap_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001010100010"
    )
        port map (
      I0 => s_r_cmd(4),
      I1 => s_r_cmd(3),
      I2 => s_r_cmd(26),
      I3 => s_r_cmd(7),
      I4 => s_r_cmd(2),
      I5 => s_r_cmd(6),
      O => f_s_wrap_addr_return(2)
    );
\s_wrap_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003550000"
    )
        port map (
      I0 => \s_wrap_addr[5]_i_2_n_0\,
      I1 => s_r_cmd(2),
      I2 => s_r_cmd(6),
      I3 => s_r_cmd(3),
      I4 => s_r_cmd(27),
      I5 => s_r_cmd(4),
      O => f_s_wrap_addr_return(3)
    );
\s_wrap_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101000303030"
    )
        port map (
      I0 => \s_wrap_addr[4]_i_2_n_0\,
      I1 => s_r_cmd(4),
      I2 => s_r_cmd(28),
      I3 => s_r_cmd(2),
      I4 => s_r_cmd(8),
      I5 => s_r_cmd(3),
      O => f_s_wrap_addr_return(4)
    );
\s_wrap_addr[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_r_cmd(6),
      I1 => s_r_cmd(2),
      I2 => s_r_cmd(7),
      O => \s_wrap_addr[4]_i_2_n_0\
    );
\s_wrap_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05000F0005003F00"
    )
        port map (
      I0 => \s_wrap_addr[5]_i_2_n_0\,
      I1 => s_r_cmd(2),
      I2 => s_r_cmd(4),
      I3 => s_r_cmd(29),
      I4 => s_r_cmd(3),
      I5 => s_r_cmd(6),
      O => f_s_wrap_addr_return(5)
    );
\s_wrap_addr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_r_cmd(7),
      I1 => s_r_cmd(2),
      I2 => s_r_cmd(8),
      O => \s_wrap_addr[5]_i_2_n_0\
    );
\s_wrap_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => f_s_wrap_addr_return(1),
      Q => s_wrap_addr(1),
      R => '0'
    );
\s_wrap_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => f_s_wrap_addr_return(2),
      Q => s_wrap_addr(2),
      R => '0'
    );
\s_wrap_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => f_s_wrap_addr_return(3),
      Q => s_wrap_addr(3),
      R => '0'
    );
\s_wrap_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => f_s_wrap_addr_return(4),
      Q => s_wrap_addr(4),
      R => '0'
    );
\s_wrap_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => f_s_wrap_addr_return(5),
      Q => s_wrap_addr(5),
      R => '0'
    );
\s_wrap_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"740074FF"
    )
        port map (
      I0 => s_r_cmd(28),
      I1 => s_r_cmd(4),
      I2 => \s_wrap_cnt[0]_i_2_n_0\,
      I3 => s_buf,
      I4 => s_wrap_cnt_reg(0),
      O => \p_0_in__0\(0)
    );
\s_wrap_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => s_r_cmd(25),
      I1 => s_r_cmd(26),
      I2 => s_r_cmd(27),
      I3 => s_r_cmd(2),
      I4 => s_r_cmd(3),
      I5 => s_r_cmd(24),
      O => \s_wrap_cnt[0]_i_2_n_0\
    );
\s_wrap_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \s_wrap_cnt[1]_i_2_n_0\,
      I1 => s_buf,
      I2 => s_wrap_cnt_reg(0),
      I3 => s_wrap_cnt_reg(1),
      O => \p_0_in__0\(1)
    );
\s_wrap_cnt[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2E00"
    )
        port map (
      I0 => \s_wrap_cnt[1]_i_3_n_0\,
      I1 => s_r_cmd(4),
      I2 => s_r_cmd(29),
      I3 => s_r_cmd(6),
      O => \s_wrap_cnt[1]_i_2_n_0\
    );
\s_wrap_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000F3355FF0F33"
    )
        port map (
      I0 => s_r_cmd(28),
      I1 => s_r_cmd(25),
      I2 => s_r_cmd(27),
      I3 => s_r_cmd(3),
      I4 => s_r_cmd(2),
      I5 => s_r_cmd(26),
      O => \s_wrap_cnt[1]_i_3_n_0\
    );
\s_wrap_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => \s_wrap_cnt[2]_i_2_n_0\,
      I1 => s_buf,
      I2 => s_wrap_cnt_reg(2),
      I3 => s_wrap_cnt_reg(1),
      I4 => s_wrap_cnt_reg(0),
      O => \p_0_in__0\(2)
    );
\s_wrap_cnt[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2E00"
    )
        port map (
      I0 => \s_wrap_cnt[2]_i_3_n_0\,
      I1 => s_r_cmd(4),
      I2 => s_r_cmd(30),
      I3 => s_r_cmd(7),
      O => \s_wrap_cnt[2]_i_2_n_0\
    );
\s_wrap_cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000F3355FF0F33"
    )
        port map (
      I0 => s_r_cmd(29),
      I1 => s_r_cmd(26),
      I2 => s_r_cmd(28),
      I3 => s_r_cmd(3),
      I4 => s_r_cmd(2),
      I5 => s_r_cmd(27),
      O => \s_wrap_cnt[2]_i_3_n_0\
    );
\s_wrap_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C8FFFF08C80000"
    )
        port map (
      I0 => \s_wrap_cnt[3]_i_2_n_0\,
      I1 => s_r_cmd(8),
      I2 => s_r_cmd(4),
      I3 => s_r_cmd(31),
      I4 => s_buf,
      I5 => \s_wrap_cnt[3]_i_3_n_0\,
      O => \p_0_in__0\(3)
    );
\s_wrap_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5533000F5533FF"
    )
        port map (
      I0 => s_r_cmd(29),
      I1 => s_r_cmd(28),
      I2 => s_r_cmd(30),
      I3 => s_r_cmd(2),
      I4 => s_r_cmd(3),
      I5 => s_r_cmd(27),
      O => \s_wrap_cnt[3]_i_2_n_0\
    );
\s_wrap_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => s_wrap_cnt_reg(3),
      I1 => s_wrap_cnt_reg(2),
      I2 => s_wrap_cnt_reg(0),
      I3 => s_wrap_cnt_reg(1),
      O => \s_wrap_cnt[3]_i_3_n_0\
    );
\s_wrap_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \p_0_in__0\(0),
      Q => s_wrap_cnt_reg(0),
      R => '0'
    );
\s_wrap_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \p_0_in__0\(1),
      Q => s_wrap_cnt_reg(1),
      R => '0'
    );
\s_wrap_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \p_0_in__0\(2),
      Q => s_wrap_cnt_reg(2),
      R => '0'
    );
\s_wrap_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \p_0_in__0\(3),
      Q => s_wrap_cnt_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_axi_upsizer is
  port (
    M_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    M_AXI_RREADY_i_reg : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WREADY_i_reg : out STD_LOGIC;
    M_AXI_WLAST_i_reg : out STD_LOGIC;
    M_AXI_WVALID_i_reg : out STD_LOGIC;
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    din : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \m_payload_i_reg[96]\ : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 143 downto 0 );
    m_axi_awready : in STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    mi_last_reg : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 96 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    \m_payload_i_reg[96]_0\ : in STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC
  );
end design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_axi_upsizer;

architecture STRUCTURE of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_axi_upsizer is
  signal M_AXI_AWVALID_i_i_2_n_0 : STD_LOGIC;
  signal \^m_axi_wlast_i_reg\ : STD_LOGIC;
  signal M_AXI_WVALID_i_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_wvalid_i_reg\ : STD_LOGIC;
  signal S_AXI_WREADY_i_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_wready_i_reg\ : STD_LOGIC;
  signal S_AXI_WREADY_ns : STD_LOGIC;
  signal \USE_READ.m_axi_araddr_i\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \USE_READ.m_axi_arburst_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_READ.m_axi_arlen_i\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USE_READ.m_axi_arready_i\ : STD_LOGIC;
  signal \USE_READ.m_axi_arsize_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_READ.read_addr_inst_n_1\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_2\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_3\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_4\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_5\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_6\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_7\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_614\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_619\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_621\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_624\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_625\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_626\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_627\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_628\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_629\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_630\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_631\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_632\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_633\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_634\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_635\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_636\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_637\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_638\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_639\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_643\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_644\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_645\ : STD_LOGIC;
  signal \USE_WRITE.m_axi_awaddr_i\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USE_WRITE.m_axi_awburst_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_WRITE.m_axi_awlen_i\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USE_WRITE.m_axi_awready_i\ : STD_LOGIC;
  signal \USE_WRITE.m_axi_awsize_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \USE_WRITE.wr_cmd_ready\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_1\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_10\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_11\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_12\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_2\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_7\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_8\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_9\ : STD_LOGIC;
  signal aw_push : STD_LOGIC;
  signal awpop_reset00_in : STD_LOGIC;
  signal cmd_first_word_i : STD_LOGIC_VECTOR ( 5 to 5 );
  signal cmd_first_word_i_2 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal cmd_packed_wrap_i1 : STD_LOGIC;
  signal cmd_packed_wrap_i1_1 : STD_LOGIC;
  signal cmd_push_block0 : STD_LOGIC;
  signal cmd_push_block0_0 : STD_LOGIC;
  signal f_mi_be_last_index_return : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal f_si_be_init31_in : STD_LOGIC;
  signal f_si_wrap_be : STD_LOGIC;
  signal f_si_wrap_cnt_return : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal f_si_wrap_word_return : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal load_si_ptr : STD_LOGIC;
  signal \^m_axi_awvalid\ : STD_LOGIC;
  signal m_fifo_rst : STD_LOGIC;
  signal mi_first : STD_LOGIC;
  signal mi_first_i_1_n_0 : STD_LOGIC;
  signal mi_last : STD_LOGIC;
  signal mi_last_d1 : STD_LOGIC;
  signal mi_last_d1_i_1_n_0 : STD_LOGIC;
  signal mi_last_i_1_n_0 : STD_LOGIC;
  signal mi_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_awvalid_reg : STD_LOGIC;
  signal s_axi_arlen_ii : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_axi_arlock_ii : STD_LOGIC;
  signal s_axi_awlen_ii : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axi_awlock_ii : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_cmd_push : STD_LOGIC;
  signal si_ptr0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal si_register_slice_inst_n_0 : STD_LOGIC;
  signal si_register_slice_inst_n_193 : STD_LOGIC;
  signal si_register_slice_inst_n_203 : STD_LOGIC;
  signal si_register_slice_inst_n_222 : STD_LOGIC;
  signal si_register_slice_inst_n_223 : STD_LOGIC;
  signal si_register_slice_inst_n_233 : STD_LOGIC;
  signal si_register_slice_inst_n_234 : STD_LOGIC;
  signal si_register_slice_inst_n_235 : STD_LOGIC;
  signal si_register_slice_inst_n_236 : STD_LOGIC;
  signal si_register_slice_inst_n_237 : STD_LOGIC;
  signal si_register_slice_inst_n_238 : STD_LOGIC;
  signal si_register_slice_inst_n_239 : STD_LOGIC;
  signal si_register_slice_inst_n_242 : STD_LOGIC;
  signal si_register_slice_inst_n_243 : STD_LOGIC;
  signal si_register_slice_inst_n_244 : STD_LOGIC;
  signal si_register_slice_inst_n_245 : STD_LOGIC;
  signal si_register_slice_inst_n_246 : STD_LOGIC;
  signal si_register_slice_inst_n_247 : STD_LOGIC;
  signal si_register_slice_inst_n_248 : STD_LOGIC;
  signal si_register_slice_inst_n_249 : STD_LOGIC;
  signal si_register_slice_inst_n_250 : STD_LOGIC;
  signal si_register_slice_inst_n_251 : STD_LOGIC;
  signal si_register_slice_inst_n_252 : STD_LOGIC;
  signal si_register_slice_inst_n_253 : STD_LOGIC;
  signal si_register_slice_inst_n_254 : STD_LOGIC;
  signal si_register_slice_inst_n_255 : STD_LOGIC;
  signal si_register_slice_inst_n_256 : STD_LOGIC;
  signal si_register_slice_inst_n_258 : STD_LOGIC;
  signal si_register_slice_inst_n_259 : STD_LOGIC;
  signal si_register_slice_inst_n_260 : STD_LOGIC;
  signal si_register_slice_inst_n_261 : STD_LOGIC;
  signal si_register_slice_inst_n_262 : STD_LOGIC;
  signal si_register_slice_inst_n_268 : STD_LOGIC;
  signal si_register_slice_inst_n_269 : STD_LOGIC;
  signal si_register_slice_inst_n_270 : STD_LOGIC;
  signal si_register_slice_inst_n_273 : STD_LOGIC;
  signal si_register_slice_inst_n_278 : STD_LOGIC;
  signal si_register_slice_inst_n_279 : STD_LOGIC;
  signal si_register_slice_inst_n_280 : STD_LOGIC;
  signal si_register_slice_inst_n_281 : STD_LOGIC;
  signal si_register_slice_inst_n_282 : STD_LOGIC;
  signal si_register_slice_inst_n_283 : STD_LOGIC;
  signal si_register_slice_inst_n_284 : STD_LOGIC;
  signal si_register_slice_inst_n_285 : STD_LOGIC;
  signal si_register_slice_inst_n_286 : STD_LOGIC;
  signal si_register_slice_inst_n_287 : STD_LOGIC;
  signal si_register_slice_inst_n_288 : STD_LOGIC;
  signal si_register_slice_inst_n_289 : STD_LOGIC;
  signal si_register_slice_inst_n_290 : STD_LOGIC;
  signal si_register_slice_inst_n_291 : STD_LOGIC;
  signal si_register_slice_inst_n_292 : STD_LOGIC;
  signal si_register_slice_inst_n_293 : STD_LOGIC;
  signal si_register_slice_inst_n_296 : STD_LOGIC;
  signal si_register_slice_inst_n_297 : STD_LOGIC;
  signal si_register_slice_inst_n_298 : STD_LOGIC;
  signal si_register_slice_inst_n_299 : STD_LOGIC;
  signal si_register_slice_inst_n_3 : STD_LOGIC;
  signal si_register_slice_inst_n_300 : STD_LOGIC;
  signal si_register_slice_inst_n_301 : STD_LOGIC;
  signal si_register_slice_inst_n_302 : STD_LOGIC;
  signal si_register_slice_inst_n_303 : STD_LOGIC;
  signal si_register_slice_inst_n_304 : STD_LOGIC;
  signal si_register_slice_inst_n_305 : STD_LOGIC;
  signal si_register_slice_inst_n_306 : STD_LOGIC;
  signal si_register_slice_inst_n_307 : STD_LOGIC;
  signal si_register_slice_inst_n_308 : STD_LOGIC;
  signal si_register_slice_inst_n_309 : STD_LOGIC;
  signal si_register_slice_inst_n_310 : STD_LOGIC;
  signal si_register_slice_inst_n_311 : STD_LOGIC;
  signal si_register_slice_inst_n_92 : STD_LOGIC;
  signal si_register_slice_inst_n_93 : STD_LOGIC;
  signal si_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal si_wrap_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sm_aresetn : STD_LOGIC;
  signal sr_araddr : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sr_arburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sr_arcache : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_arid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_arprot : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sr_arqos : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_arregion : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_arsize : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sr_arvalid : STD_LOGIC;
  signal sr_awaddr : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sr_awburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sr_awcache : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_awid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_awprot : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sr_awqos : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_awregion : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_awsize : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sr_awvalid : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_rready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_wlast_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_wvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axis_tlast_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axis_tvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_arready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_awready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_rlast_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_rvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_wready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axis_tready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_dout_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_araddr_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arburst_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arcache_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arlen_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arlock_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arprot_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arqos_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arregion_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arsize_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_aruser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awaddr_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awburst_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awcache_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awlen_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awlock_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awprot_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awqos_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awregion_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awsize_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_wdata_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_wid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_wstrb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_wuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axis_tdata_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axis_tdest_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axis_tid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axis_tkeep_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axis_tstrb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axis_tuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_bid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_buser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_rdata_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_rid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_rresp_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_ruser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 63;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 36;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 63;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 38;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 3;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 11;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 11;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 11;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 29;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 2;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 2;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 32;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 5;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\ : label is 1;
begin
  M_AXI_WLAST_i_reg <= \^m_axi_wlast_i_reg\;
  M_AXI_WVALID_i_reg <= \^m_axi_wvalid_i_reg\;
  S_AXI_WREADY_i_reg <= \^s_axi_wready_i_reg\;
  m_axi_awvalid <= \^m_axi_awvalid\;
  s_axi_bvalid <= \^s_axi_bvalid\;
M_AXI_AWVALID_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7C003C"
    )
        port map (
      I0 => m_axi_awready,
      I1 => mi_state(2),
      I2 => mi_state(0),
      I3 => mi_state(1),
      I4 => \^m_axi_awvalid\,
      O => M_AXI_AWVALID_i_i_2_n_0
    );
M_AXI_WVALID_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FE0202FEFE0202"
    )
        port map (
      I0 => mi_state(1),
      I1 => mi_state(2),
      I2 => mi_state(0),
      I3 => \^m_axi_wlast_i_reg\,
      I4 => \^m_axi_wvalid_i_reg\,
      I5 => m_axi_wready,
      O => M_AXI_WVALID_i_i_1_n_0
    );
S_AXI_WREADY_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => si_state(0),
      I1 => \USE_WRITE.write_addr_inst_n_1\,
      I2 => S_AXI_WREADY_ns,
      I3 => \^s_axi_wready_i_reg\,
      O => S_AXI_WREADY_i_i_2_n_0
    );
\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst\: entity work.design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_r_upsizer_pktfifo
     port map (
      M_AXI_RREADY_i_reg_0 => M_AXI_RREADY_i_reg,
      Q(96 downto 93) => sr_arregion(3 downto 0),
      Q(92 downto 89) => sr_arqos(3 downto 0),
      Q(88 downto 85) => sr_arid(3 downto 0),
      Q(84) => s_axi_arlock_ii,
      Q(83 downto 76) => s_axi_arlen_ii(7 downto 0),
      Q(75 downto 72) => sr_arcache(3 downto 0),
      Q(71 downto 70) => sr_arburst(1 downto 0),
      Q(69 downto 67) => sr_arsize(2 downto 0),
      Q(66 downto 64) => sr_arprot(2 downto 0),
      Q(63 downto 0) => sr_araddr(63 downto 0),
      SR(0) => awpop_reset00_in,
      \USE_READ.m_axi_arready_i\ => \USE_READ.m_axi_arready_i\,
      \arststages_ff_reg[1]\ => m_valid_i_reg,
      \arststages_ff_reg[1]_0\ => mi_last_reg,
      cmd_push_block0 => cmd_push_block0,
      cmd_push_block_reg => \USE_READ.read_addr_inst_n_1\,
      din(12 downto 0) => din(12 downto 0),
      m_axi_araddr(63 downto 0) => m_axi_araddr(63 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_rdata(511 downto 0) => m_axi_rdata(511 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_fifo_rst => m_fifo_rst,
      \out\ => \out\,
      s_aresetn => sm_aresetn,
      s_axi_araddr(5 downto 0) => \USE_READ.m_axi_araddr_i\(5 downto 0),
      s_axi_arburst(1 downto 0) => \USE_READ.m_axi_arburst_i\(1 downto 0),
      s_axi_arlen(7 downto 5) => \USE_READ.m_axi_arlen_i\(7 downto 5),
      s_axi_arlen(4) => si_register_slice_inst_n_222,
      s_axi_arlen(3) => si_register_slice_inst_n_223,
      s_axi_arlen(2 downto 0) => \USE_READ.m_axi_arlen_i\(2 downto 0),
      s_axi_arsize(2) => si_register_slice_inst_n_93,
      s_axi_arsize(1 downto 0) => \USE_READ.m_axi_arsize_i\(1 downto 0),
      s_axi_rdata(127 downto 0) => s_axi_rdata(127 downto 0),
      s_axi_rid(3 downto 0) => s_axi_rid(3 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_cmd_push => s_cmd_push,
      s_rlast_reg_0 => \m_payload_i_reg[96]\,
      s_rvalid_d2_reg_0 => s_axi_rvalid,
      sr_arvalid => sr_arvalid
    );
\USE_READ.read_addr_inst\: entity work.\design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_a_upsizer__parameterized0\
     port map (
      CO(0) => cmd_packed_wrap_i1,
      DI(3) => si_register_slice_inst_n_306,
      DI(2) => si_register_slice_inst_n_307,
      DI(1) => si_register_slice_inst_n_308,
      DI(0) => si_register_slice_inst_n_309,
      \NO_CMD_QUEUE.cmd_cnt_reg[2]_0\ => \USE_READ.read_addr_inst_n_1\,
      Q(9) => s_axi_arlen_ii(0),
      Q(8 downto 7) => sr_arburst(1 downto 0),
      Q(6) => sr_arsize(2),
      Q(5) => sr_arsize(0),
      Q(4 downto 0) => sr_araddr(4 downto 0),
      S(3) => si_register_slice_inst_n_302,
      S(2) => si_register_slice_inst_n_303,
      S(1) => si_register_slice_inst_n_304,
      S(0) => si_register_slice_inst_n_305,
      SR(0) => awpop_reset00_in,
      cmd_push_block0 => cmd_push_block0,
      cmd_push_block_reg_0 => \m_payload_i_reg[96]\,
      dw_fifogen_ar_i_39 => si_register_slice_inst_n_233,
      dw_fifogen_ar_i_39_0(0) => cmd_first_word_i(5),
      dw_fifogen_ar_i_39_1 => si_register_slice_inst_n_311,
      dw_fifogen_ar_i_56 => si_register_slice_inst_n_296,
      dw_fifogen_ar_i_56_0 => si_register_slice_inst_n_301,
      dw_fifogen_ar_i_56_1 => si_register_slice_inst_n_297,
      dw_fifogen_ar_i_56_2 => si_register_slice_inst_n_298,
      dw_fifogen_ar_i_56_3 => si_register_slice_inst_n_310,
      dw_fifogen_ar_i_56_4 => si_register_slice_inst_n_299,
      dw_fifogen_ar_i_56_5 => si_register_slice_inst_n_300,
      \m_payload_i_reg[69]\(3) => \USE_READ.read_addr_inst_n_2\,
      \m_payload_i_reg[69]\(2) => \USE_READ.read_addr_inst_n_3\,
      \m_payload_i_reg[69]\(1) => \USE_READ.read_addr_inst_n_4\,
      \m_payload_i_reg[69]\(0) => \USE_READ.read_addr_inst_n_5\,
      \m_payload_i_reg[70]\(1) => \USE_READ.read_addr_inst_n_6\,
      \m_payload_i_reg[70]\(0) => \USE_READ.read_addr_inst_n_7\,
      sr_arvalid => sr_arvalid
    );
\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async\: entity work.\design_1_auto_us_cc_df_0_fifo_generator_v13_2_4__parameterized1\
     port map (
      almost_empty => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_almost_empty_UNCONNECTED\,
      almost_full => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_almost_full_UNCONNECTED\,
      axi_ar_data_count(4 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_data_count_UNCONNECTED\(4 downto 0),
      axi_ar_dbiterr => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_dbiterr_UNCONNECTED\,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_overflow_UNCONNECTED\,
      axi_ar_prog_empty => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_prog_empty_UNCONNECTED\,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_prog_full_UNCONNECTED\,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_rd_data_count_UNCONNECTED\(4 downto 0),
      axi_ar_sbiterr => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_sbiterr_UNCONNECTED\,
      axi_ar_underflow => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_underflow_UNCONNECTED\,
      axi_ar_wr_data_count(4 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_ar_wr_data_count_UNCONNECTED\(4 downto 0),
      axi_aw_data_count(4 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_data_count_UNCONNECTED\(4 downto 0),
      axi_aw_dbiterr => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_dbiterr_UNCONNECTED\,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_overflow_UNCONNECTED\,
      axi_aw_prog_empty => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_prog_empty_UNCONNECTED\,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_prog_full_UNCONNECTED\,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_rd_data_count_UNCONNECTED\(4 downto 0),
      axi_aw_sbiterr => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_sbiterr_UNCONNECTED\,
      axi_aw_underflow => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_underflow_UNCONNECTED\,
      axi_aw_wr_data_count(4 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_aw_wr_data_count_UNCONNECTED\(4 downto 0),
      axi_b_data_count(5 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_data_count_UNCONNECTED\(5 downto 0),
      axi_b_dbiterr => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_dbiterr_UNCONNECTED\,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_overflow_UNCONNECTED\,
      axi_b_prog_empty => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_prog_empty_UNCONNECTED\,
      axi_b_prog_empty_thresh(4 downto 0) => B"00000",
      axi_b_prog_full => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_prog_full_UNCONNECTED\,
      axi_b_prog_full_thresh(4 downto 0) => B"00000",
      axi_b_rd_data_count(5 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_rd_data_count_UNCONNECTED\(5 downto 0),
      axi_b_sbiterr => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_sbiterr_UNCONNECTED\,
      axi_b_underflow => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_underflow_UNCONNECTED\,
      axi_b_wr_data_count(5 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_b_wr_data_count_UNCONNECTED\(5 downto 0),
      axi_r_data_count(10 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_data_count_UNCONNECTED\(10 downto 0),
      axi_r_dbiterr => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_dbiterr_UNCONNECTED\,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_overflow_UNCONNECTED\,
      axi_r_prog_empty => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_prog_empty_UNCONNECTED\,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_prog_full_UNCONNECTED\,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_rd_data_count_UNCONNECTED\(10 downto 0),
      axi_r_sbiterr => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_sbiterr_UNCONNECTED\,
      axi_r_underflow => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_underflow_UNCONNECTED\,
      axi_r_wr_data_count(10 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_r_wr_data_count_UNCONNECTED\(10 downto 0),
      axi_w_data_count(10 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_data_count_UNCONNECTED\(10 downto 0),
      axi_w_dbiterr => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_dbiterr_UNCONNECTED\,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_overflow_UNCONNECTED\,
      axi_w_prog_empty => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_prog_empty_UNCONNECTED\,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_prog_full_UNCONNECTED\,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_rd_data_count_UNCONNECTED\(10 downto 0),
      axi_w_sbiterr => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_sbiterr_UNCONNECTED\,
      axi_w_underflow => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_underflow_UNCONNECTED\,
      axi_w_wr_data_count(10 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axi_w_wr_data_count_UNCONNECTED\(10 downto 0),
      axis_data_count(10 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_data_count_UNCONNECTED\(10 downto 0),
      axis_dbiterr => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_dbiterr_UNCONNECTED\,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_overflow_UNCONNECTED\,
      axis_prog_empty => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_prog_empty_UNCONNECTED\,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_prog_full_UNCONNECTED\,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_rd_data_count_UNCONNECTED\(10 downto 0),
      axis_sbiterr => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_sbiterr_UNCONNECTED\,
      axis_underflow => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_underflow_UNCONNECTED\,
      axis_wr_data_count(10 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_axis_wr_data_count_UNCONNECTED\(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_data_count_UNCONNECTED\(9 downto 0),
      dbiterr => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_dbiterr_UNCONNECTED\,
      din(17 downto 0) => B"000000000000000000",
      dout(17 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_dout_UNCONNECTED\(17 downto 0),
      empty => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_empty_UNCONNECTED\,
      full => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_full_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => \out\,
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_araddr_UNCONNECTED\(31 downto 0),
      m_axi_arburst(1 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arburst_UNCONNECTED\(1 downto 0),
      m_axi_arcache(3 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arcache_UNCONNECTED\(3 downto 0),
      m_axi_arid(0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arid_UNCONNECTED\(0),
      m_axi_arlen(7 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arlen_UNCONNECTED\(7 downto 0),
      m_axi_arlock(1 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arlock_UNCONNECTED\(1 downto 0),
      m_axi_arprot(2 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arprot_UNCONNECTED\(2 downto 0),
      m_axi_arqos(3 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arqos_UNCONNECTED\(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arregion_UNCONNECTED\(3 downto 0),
      m_axi_arsize(2 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arsize_UNCONNECTED\(2 downto 0),
      m_axi_aruser(0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_aruser_UNCONNECTED\(0),
      m_axi_arvalid => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_arvalid_UNCONNECTED\,
      m_axi_awaddr(31 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awaddr_UNCONNECTED\(31 downto 0),
      m_axi_awburst(1 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awburst_UNCONNECTED\(1 downto 0),
      m_axi_awcache(3 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awcache_UNCONNECTED\(3 downto 0),
      m_axi_awid(0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awid_UNCONNECTED\(0),
      m_axi_awlen(7 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awlen_UNCONNECTED\(7 downto 0),
      m_axi_awlock(1 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awlock_UNCONNECTED\(1 downto 0),
      m_axi_awprot(2 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awprot_UNCONNECTED\(2 downto 0),
      m_axi_awqos(3 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awqos_UNCONNECTED\(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awregion_UNCONNECTED\(3 downto 0),
      m_axi_awsize(2 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awsize_UNCONNECTED\(2 downto 0),
      m_axi_awuser(0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awuser_UNCONNECTED\(0),
      m_axi_awvalid => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_awvalid_UNCONNECTED\,
      m_axi_bid(0) => '0',
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_rready_UNCONNECTED\,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(31 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_wdata_UNCONNECTED\(31 downto 0),
      m_axi_wid(0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_wid_UNCONNECTED\(0),
      m_axi_wlast => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_wlast_UNCONNECTED\,
      m_axi_wready => '0',
      m_axi_wstrb(3 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_wstrb_UNCONNECTED\(3 downto 0),
      m_axi_wuser(0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_wuser_UNCONNECTED\(0),
      m_axi_wvalid => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axi_wvalid_UNCONNECTED\,
      m_axis_tdata(63 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axis_tdata_UNCONNECTED\(63 downto 0),
      m_axis_tdest(3 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axis_tdest_UNCONNECTED\(3 downto 0),
      m_axis_tid(7 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axis_tid_UNCONNECTED\(7 downto 0),
      m_axis_tkeep(3 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axis_tkeep_UNCONNECTED\(3 downto 0),
      m_axis_tlast => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axis_tlast_UNCONNECTED\,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axis_tstrb_UNCONNECTED\(3 downto 0),
      m_axis_tuser(3 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axis_tuser_UNCONNECTED\(3 downto 0),
      m_axis_tvalid => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_m_axis_tvalid_UNCONNECTED\,
      overflow => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_overflow_UNCONNECTED\,
      prog_empty => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_prog_empty_UNCONNECTED\,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_prog_full_UNCONNECTED\,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_rd_data_count_UNCONNECTED\(9 downto 0),
      rd_en => '0',
      rd_rst => '0',
      rd_rst_busy => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_rd_rst_busy_UNCONNECTED\,
      rst => '0',
      s_aclk => \m_payload_i_reg[96]\,
      s_aclk_en => '0',
      s_aresetn => sm_aresetn,
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_arready_UNCONNECTED\,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_awready_UNCONNECTED\,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_bid_UNCONNECTED\(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_buser_UNCONNECTED\(0),
      s_axi_bvalid => \^s_axi_bvalid\,
      s_axi_rdata(31 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_rdata_UNCONNECTED\(31 downto 0),
      s_axi_rid(0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_rid_UNCONNECTED\(0),
      s_axi_rlast => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_rlast_UNCONNECTED\,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_rresp_UNCONNECTED\(1 downto 0),
      s_axi_ruser(0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_ruser_UNCONNECTED\(0),
      s_axi_rvalid => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_rvalid_UNCONNECTED\,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axi_wready_UNCONNECTED\,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_s_axis_tready_UNCONNECTED\,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_sbiterr_UNCONNECTED\,
      sleep => '0',
      srst => '0',
      underflow => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_underflow_UNCONNECTED\,
      valid => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_valid_UNCONNECTED\,
      wr_ack => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_wr_ack_UNCONNECTED\,
      wr_clk => '0',
      wr_data_count(9 downto 0) => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_wr_data_count_UNCONNECTED\(9 downto 0),
      wr_en => '0',
      wr_rst => '0',
      wr_rst_busy => \NLW_USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async_wr_rst_busy_UNCONNECTED\
    );
\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst\: entity work.design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_w_upsizer_pktfifo
     port map (
      D(7 downto 0) => M_AXI_AWLEN(7 downto 0),
      E(0) => mi_last_d1,
      \FSM_sequential_mi_state_reg[2]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_621\,
      \FSM_sequential_si_state_reg[0]_0\(0) => si_state(0),
      \FSM_sequential_si_state_reg[0]_1\ => \USE_WRITE.write_addr_inst_n_1\,
      M_AXI_AWADDR(63 downto 0) => M_AXI_AWADDR(63 downto 0),
      M_AXI_AWVALID_i_reg_0 => M_AXI_AWVALID_i_i_2_n_0,
      M_AXI_WLAST_i_reg_0 => \^m_axi_wlast_i_reg\,
      M_AXI_WVALID_i_reg_0 => \^m_axi_wvalid_i_reg\,
      M_AXI_WVALID_i_reg_1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_639\,
      M_AXI_WVALID_i_reg_2 => M_AXI_WVALID_i_i_1_n_0,
      Q(78 downto 75) => sr_awregion(3 downto 0),
      Q(74 downto 71) => sr_awqos(3 downto 0),
      Q(70) => s_axi_awlock_ii,
      Q(69 downto 66) => sr_awcache(3 downto 0),
      Q(65 downto 64) => sr_awburst(1 downto 0),
      Q(63 downto 61) => sr_awsize(2 downto 0),
      Q(60 downto 58) => sr_awprot(2 downto 0),
      Q(57 downto 2) => sr_awaddr(63 downto 8),
      Q(1 downto 0) => sr_awaddr(5 downto 4),
      SR(0) => awpop_reset00_in,
      S_AXI_WREADY_i_reg_0 => \^s_axi_wready_i_reg\,
      S_AXI_WREADY_i_reg_1 => S_AXI_WREADY_i_i_2_n_0,
      S_AXI_WREADY_ns => S_AXI_WREADY_ns,
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      \USE_WRITE.wr_cmd_ready\ => \USE_WRITE.wr_cmd_ready\,
      \arststages_ff_reg[1]\ => m_valid_i_reg,
      aw_push => aw_push,
      cmd_push_block0 => cmd_push_block0_0,
      dina(143 downto 0) => dina(143 downto 0),
      f_si_be_init31_in => f_si_be_init31_in,
      f_si_wrap_be => f_si_wrap_be,
      f_si_wrap_cnt_return(1 downto 0) => f_si_wrap_cnt_return(2 downto 1),
      \goreg_dm.dout_i_reg[23]\(1 downto 0) => M_AXI_AWBURST(1 downto 0),
      \goreg_dm.dout_i_reg[26]\(2 downto 0) => M_AXI_AWSIZE(2 downto 0),
      \goreg_dm.dout_i_reg[33]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_643\,
      load_si_ptr => load_si_ptr,
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awvalid => \^m_axi_awvalid\,
      m_axi_wdata(511 downto 0) => m_axi_wdata(511 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(63 downto 0) => m_axi_wstrb(63 downto 0),
      m_fifo_rst => m_fifo_rst,
      \m_payload_i_reg[68]\ => \m_payload_i_reg[96]\,
      \m_payload_i_reg[69]\ => si_register_slice_inst_n_193,
      \m_payload_i_reg[99]\(24 downto 19) => f_mi_be_last_index_return(5 downto 0),
      \m_payload_i_reg[99]\(18 downto 16) => \USE_WRITE.m_axi_awlen_i\(7 downto 5),
      \m_payload_i_reg[99]\(15) => si_register_slice_inst_n_203,
      \m_payload_i_reg[99]\(14 downto 11) => \USE_WRITE.m_axi_awlen_i\(3 downto 0),
      \m_payload_i_reg[99]\(10 downto 9) => \USE_WRITE.m_axi_awburst_i\(1 downto 0),
      \m_payload_i_reg[99]\(8) => \USE_WRITE.m_axi_awsize_i\(0),
      \m_payload_i_reg[99]\(7 downto 0) => \USE_WRITE.m_axi_awaddr_i\(7 downto 0),
      m_valid_i_reg => si_register_slice_inst_n_0,
      mi_first => mi_first,
      mi_first_reg_0 => mi_first_i_1_n_0,
      mi_last => mi_last,
      mi_last_d1_reg_0 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_614\,
      mi_last_d1_reg_1 => mi_last_d1_i_1_n_0,
      mi_last_reg_0 => mi_last_i_1_n_0,
      mi_last_reg_1 => mi_last_reg,
      mi_state(2 downto 0) => mi_state(2 downto 0),
      \mi_wcnt_reg[1]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_645\,
      next_valid_reg_0 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_644\,
      \out\ => \out\,
      s_awvalid_reg => s_awvalid_reg,
      s_axi_wlast => s_axi_wlast,
      s_axi_wvalid => s_axi_wvalid,
      s_ready_i_reg => si_register_slice_inst_n_3,
      \si_be_reg[14]_0\(14) => si_register_slice_inst_n_242,
      \si_be_reg[14]_0\(13) => si_register_slice_inst_n_243,
      \si_be_reg[14]_0\(12) => si_register_slice_inst_n_244,
      \si_be_reg[14]_0\(11) => si_register_slice_inst_n_245,
      \si_be_reg[14]_0\(10) => si_register_slice_inst_n_246,
      \si_be_reg[14]_0\(9) => si_register_slice_inst_n_247,
      \si_be_reg[14]_0\(8) => si_register_slice_inst_n_248,
      \si_be_reg[14]_0\(7) => si_register_slice_inst_n_249,
      \si_be_reg[14]_0\(6) => si_register_slice_inst_n_250,
      \si_be_reg[14]_0\(5) => si_register_slice_inst_n_251,
      \si_be_reg[14]_0\(4) => si_register_slice_inst_n_252,
      \si_be_reg[14]_0\(3) => si_register_slice_inst_n_253,
      \si_be_reg[14]_0\(2) => si_register_slice_inst_n_254,
      \si_be_reg[14]_0\(1) => si_register_slice_inst_n_255,
      \si_be_reg[14]_0\(0) => si_register_slice_inst_n_256,
      si_ptr0(1 downto 0) => si_ptr0(1 downto 0),
      \si_wrap_be_next_reg[0]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_624\,
      \si_wrap_be_next_reg[10]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_634\,
      \si_wrap_be_next_reg[10]_1\ => si_register_slice_inst_n_235,
      \si_wrap_be_next_reg[11]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_635\,
      \si_wrap_be_next_reg[11]_1\ => si_register_slice_inst_n_234,
      \si_wrap_be_next_reg[12]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_636\,
      \si_wrap_be_next_reg[12]_1\ => si_register_slice_inst_n_92,
      \si_wrap_be_next_reg[13]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_637\,
      \si_wrap_be_next_reg[13]_1\ => si_register_slice_inst_n_270,
      \si_wrap_be_next_reg[14]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_638\,
      \si_wrap_be_next_reg[14]_1\ => si_register_slice_inst_n_239,
      \si_wrap_be_next_reg[14]_2\ => si_register_slice_inst_n_268,
      \si_wrap_be_next_reg[1]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_625\,
      \si_wrap_be_next_reg[1]_1\ => si_register_slice_inst_n_258,
      \si_wrap_be_next_reg[2]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_626\,
      \si_wrap_be_next_reg[2]_1\ => si_register_slice_inst_n_238,
      \si_wrap_be_next_reg[3]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_627\,
      \si_wrap_be_next_reg[3]_1\ => si_register_slice_inst_n_237,
      \si_wrap_be_next_reg[4]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_628\,
      \si_wrap_be_next_reg[4]_1\ => si_register_slice_inst_n_261,
      \si_wrap_be_next_reg[5]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_629\,
      \si_wrap_be_next_reg[5]_1\ => si_register_slice_inst_n_262,
      \si_wrap_be_next_reg[6]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_630\,
      \si_wrap_be_next_reg[6]_1\ => si_register_slice_inst_n_269,
      \si_wrap_be_next_reg[7]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_631\,
      \si_wrap_be_next_reg[7]_1\ => si_register_slice_inst_n_236,
      \si_wrap_be_next_reg[8]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_632\,
      \si_wrap_be_next_reg[8]_1\ => si_register_slice_inst_n_259,
      \si_wrap_be_next_reg[9]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_633\,
      \si_wrap_be_next_reg[9]_1\ => si_register_slice_inst_n_260,
      \si_wrap_cnt_reg[0]_0\(0) => si_wrap_cnt_reg(0),
      \si_wrap_cnt_reg[2]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_619\,
      \si_wrap_cnt_reg[3]_0\(1) => \p_0_in__0\(3),
      \si_wrap_cnt_reg[3]_0\(0) => \p_0_in__0\(0),
      \si_wrap_word_next_reg[1]_0\(1 downto 0) => f_si_wrap_word_return(1 downto 0)
    );
\USE_WRITE.write_addr_inst\: entity work.design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_a_upsizer
     port map (
      CO(0) => cmd_packed_wrap_i1_1,
      DI(3) => si_register_slice_inst_n_287,
      DI(2) => si_register_slice_inst_n_288,
      DI(1) => si_register_slice_inst_n_289,
      DI(0) => si_register_slice_inst_n_290,
      Q(13 downto 10) => sr_awid(3 downto 0),
      Q(9) => s_axi_awlen_ii(0),
      Q(8 downto 7) => sr_awburst(1 downto 0),
      Q(6) => sr_awsize(2),
      Q(5) => sr_awsize(0),
      Q(4 downto 0) => sr_awaddr(4 downto 0),
      S(3) => si_register_slice_inst_n_283,
      S(2) => si_register_slice_inst_n_284,
      S(1) => si_register_slice_inst_n_285,
      S(0) => si_register_slice_inst_n_286,
      SR(0) => awpop_reset00_in,
      \USE_RTL_ADDR.addr_q_reg[4]\ => \m_payload_i_reg[96]\,
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      \USE_WRITE.wr_cmd_ready\ => \USE_WRITE.wr_cmd_ready\,
      cmd_push_block0 => cmd_push_block0_0,
      cmd_push_block_reg_0 => \USE_WRITE.write_addr_inst_n_1\,
      cmd_push_block_reg_1 => \USE_WRITE.write_addr_inst_n_2\,
      \m_payload_i_reg[3]\(3) => \USE_WRITE.write_addr_inst_n_7\,
      \m_payload_i_reg[3]\(2) => \USE_WRITE.write_addr_inst_n_8\,
      \m_payload_i_reg[3]\(1) => \USE_WRITE.write_addr_inst_n_9\,
      \m_payload_i_reg[3]\(0) => \USE_WRITE.write_addr_inst_n_10\,
      \m_payload_i_reg[70]\(1) => \USE_WRITE.write_addr_inst_n_11\,
      \m_payload_i_reg[70]\(0) => \USE_WRITE.write_addr_inst_n_12\,
      \m_payload_i_reg[77]_i_2\ => si_register_slice_inst_n_281,
      \m_payload_i_reg[77]_i_2_0\(0) => cmd_first_word_i_2(5),
      \m_payload_i_reg[77]_i_2_1\ => si_register_slice_inst_n_293,
      \m_payload_i_reg[77]_i_6\ => si_register_slice_inst_n_279,
      \m_payload_i_reg[77]_i_6_0\ => si_register_slice_inst_n_282,
      \m_payload_i_reg[77]_i_6_1\ => si_register_slice_inst_n_280,
      \m_payload_i_reg[77]_i_6_2\ => si_register_slice_inst_n_278,
      \m_payload_i_reg[77]_i_6_3\ => si_register_slice_inst_n_291,
      \m_payload_i_reg[77]_i_6_4\ => si_register_slice_inst_n_292,
      \m_payload_i_reg[77]_i_6_5\ => si_register_slice_inst_n_273,
      s_axi_bid(3 downto 0) => s_axi_bid(3 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => \^s_axi_bvalid\,
      s_ready_i_reg => m_valid_i_reg,
      sr_awvalid => sr_awvalid
    );
mi_first_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8FF"
    )
        port map (
      I0 => mi_first,
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_639\,
      I2 => mi_last,
      I3 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_621\,
      O => mi_first_i_1_n_0
    );
mi_last_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mi_last,
      I1 => mi_last_d1,
      I2 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_614\,
      O => mi_last_d1_i_1_n_0
    );
mi_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0F000CCF0F0"
    )
        port map (
      I0 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_644\,
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_645\,
      I2 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_643\,
      I3 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_639\,
      I4 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_621\,
      I5 => mi_last,
      O => mi_last_i_1_n_0
    );
si_register_slice_inst: entity work.\design_1_auto_us_cc_df_0_axi_register_slice_v2_1_19_axi_register_slice__parameterized0\
     port map (
      CO(0) => cmd_packed_wrap_i1_1,
      D(96 downto 0) => D(96 downto 0),
      DI(3) => si_register_slice_inst_n_287,
      DI(2) => si_register_slice_inst_n_288,
      DI(1) => si_register_slice_inst_n_289,
      DI(0) => si_register_slice_inst_n_290,
      Q(87 downto 84) => sr_awregion(3 downto 0),
      Q(83 downto 80) => sr_awqos(3 downto 0),
      Q(79 downto 76) => sr_awid(3 downto 0),
      Q(75) => s_axi_awlock_ii,
      Q(74) => s_axi_awlen_ii(0),
      Q(73 downto 70) => sr_awcache(3 downto 0),
      Q(69 downto 68) => sr_awburst(1 downto 0),
      Q(67 downto 65) => sr_awsize(2 downto 0),
      Q(64 downto 62) => sr_awprot(2 downto 0),
      Q(61 downto 6) => sr_awaddr(63 downto 8),
      Q(5 downto 0) => sr_awaddr(5 downto 0),
      S(3) => si_register_slice_inst_n_283,
      S(2) => si_register_slice_inst_n_284,
      S(1) => si_register_slice_inst_n_285,
      S(0) => si_register_slice_inst_n_286,
      SR(0) => awpop_reset00_in,
      \USE_READ.m_axi_arready_i\ => \USE_READ.m_axi_arready_i\,
      \aresetn_d_reg[0]\ => si_register_slice_inst_n_3,
      \aresetn_d_reg[1]\ => si_register_slice_inst_n_0,
      aw_push => aw_push,
      dw_fifogen_ar_i_14(1) => \USE_READ.read_addr_inst_n_6\,
      dw_fifogen_ar_i_14(0) => \USE_READ.read_addr_inst_n_7\,
      dw_fifogen_ar_i_39(3) => \USE_READ.read_addr_inst_n_2\,
      dw_fifogen_ar_i_39(2) => \USE_READ.read_addr_inst_n_3\,
      dw_fifogen_ar_i_39(1) => \USE_READ.read_addr_inst_n_4\,
      dw_fifogen_ar_i_39(0) => \USE_READ.read_addr_inst_n_5\,
      f_si_be_init31_in => f_si_be_init31_in,
      f_si_wrap_be => f_si_wrap_be,
      f_si_wrap_cnt_return(1 downto 0) => f_si_wrap_cnt_return(2 downto 1),
      \gpr1.dout_i_reg[31]\(0) => cmd_packed_wrap_i1,
      load_si_ptr => load_si_ptr,
      \m_payload_i_reg[5]\(1 downto 0) => f_si_wrap_word_return(1 downto 0),
      \m_payload_i_reg[5]_0\(0) => cmd_first_word_i_2(5),
      \m_payload_i_reg[5]_1\(0) => cmd_first_word_i(5),
      \m_payload_i_reg[67]\ => si_register_slice_inst_n_92,
      \m_payload_i_reg[67]_0\ => si_register_slice_inst_n_259,
      \m_payload_i_reg[67]_1\ => si_register_slice_inst_n_262,
      \m_payload_i_reg[67]_2\ => si_register_slice_inst_n_269,
      \m_payload_i_reg[67]_3\ => si_register_slice_inst_n_291,
      \m_payload_i_reg[67]_4\ => si_register_slice_inst_n_293,
      \m_payload_i_reg[67]_5\ => si_register_slice_inst_n_310,
      \m_payload_i_reg[67]_6\ => si_register_slice_inst_n_311,
      \m_payload_i_reg[68]\ => si_register_slice_inst_n_258,
      \m_payload_i_reg[68]_0\ => si_register_slice_inst_n_270,
      \m_payload_i_reg[68]_1\ => si_register_slice_inst_n_281,
      \m_payload_i_reg[69]\ => si_register_slice_inst_n_234,
      \m_payload_i_reg[69]_0\ => si_register_slice_inst_n_235,
      \m_payload_i_reg[69]_1\ => si_register_slice_inst_n_236,
      \m_payload_i_reg[69]_2\ => si_register_slice_inst_n_237,
      \m_payload_i_reg[69]_3\ => si_register_slice_inst_n_238,
      \m_payload_i_reg[69]_4\ => si_register_slice_inst_n_239,
      \m_payload_i_reg[69]_5\(14) => si_register_slice_inst_n_242,
      \m_payload_i_reg[69]_5\(13) => si_register_slice_inst_n_243,
      \m_payload_i_reg[69]_5\(12) => si_register_slice_inst_n_244,
      \m_payload_i_reg[69]_5\(11) => si_register_slice_inst_n_245,
      \m_payload_i_reg[69]_5\(10) => si_register_slice_inst_n_246,
      \m_payload_i_reg[69]_5\(9) => si_register_slice_inst_n_247,
      \m_payload_i_reg[69]_5\(8) => si_register_slice_inst_n_248,
      \m_payload_i_reg[69]_5\(7) => si_register_slice_inst_n_249,
      \m_payload_i_reg[69]_5\(6) => si_register_slice_inst_n_250,
      \m_payload_i_reg[69]_5\(5) => si_register_slice_inst_n_251,
      \m_payload_i_reg[69]_5\(4) => si_register_slice_inst_n_252,
      \m_payload_i_reg[69]_5\(3) => si_register_slice_inst_n_253,
      \m_payload_i_reg[69]_5\(2) => si_register_slice_inst_n_254,
      \m_payload_i_reg[69]_5\(1) => si_register_slice_inst_n_255,
      \m_payload_i_reg[69]_5\(0) => si_register_slice_inst_n_256,
      \m_payload_i_reg[69]_6\ => si_register_slice_inst_n_280,
      \m_payload_i_reg[69]_7\ => si_register_slice_inst_n_297,
      \m_payload_i_reg[70]\(24 downto 19) => f_mi_be_last_index_return(5 downto 0),
      \m_payload_i_reg[70]\(18 downto 16) => \USE_WRITE.m_axi_awlen_i\(7 downto 5),
      \m_payload_i_reg[70]\(15) => si_register_slice_inst_n_203,
      \m_payload_i_reg[70]\(14 downto 11) => \USE_WRITE.m_axi_awlen_i\(3 downto 0),
      \m_payload_i_reg[70]\(10 downto 9) => \USE_WRITE.m_axi_awburst_i\(1 downto 0),
      \m_payload_i_reg[70]\(8) => \USE_WRITE.m_axi_awsize_i\(0),
      \m_payload_i_reg[70]\(7 downto 0) => \USE_WRITE.m_axi_awaddr_i\(7 downto 0),
      \m_payload_i_reg[70]_0\ => si_register_slice_inst_n_282,
      \m_payload_i_reg[70]_1\ => si_register_slice_inst_n_301,
      \m_payload_i_reg[71]\ => si_register_slice_inst_n_279,
      \m_payload_i_reg[71]_0\ => si_register_slice_inst_n_296,
      \m_payload_i_reg[76]\ => si_register_slice_inst_n_273,
      \m_payload_i_reg[76]_0\ => si_register_slice_inst_n_278,
      \m_payload_i_reg[76]_1\ => si_register_slice_inst_n_298,
      \m_payload_i_reg[77]\ => si_register_slice_inst_n_233,
      \m_payload_i_reg[77]_0\ => si_register_slice_inst_n_299,
      \m_payload_i_reg[77]_1\(1) => \USE_WRITE.write_addr_inst_n_11\,
      \m_payload_i_reg[77]_1\(0) => \USE_WRITE.write_addr_inst_n_12\,
      \m_payload_i_reg[77]_i_2\(3) => \USE_WRITE.write_addr_inst_n_7\,
      \m_payload_i_reg[77]_i_2\(2) => \USE_WRITE.write_addr_inst_n_8\,
      \m_payload_i_reg[77]_i_2\(1) => \USE_WRITE.write_addr_inst_n_9\,
      \m_payload_i_reg[77]_i_2\(0) => \USE_WRITE.write_addr_inst_n_10\,
      \m_payload_i_reg[78]\ => si_register_slice_inst_n_260,
      \m_payload_i_reg[78]_0\ => si_register_slice_inst_n_261,
      \m_payload_i_reg[78]_1\ => si_register_slice_inst_n_292,
      \m_payload_i_reg[78]_2\ => si_register_slice_inst_n_300,
      \m_payload_i_reg[79]\(1) => \p_0_in__0\(3),
      \m_payload_i_reg[79]\(0) => \p_0_in__0\(0),
      \m_payload_i_reg[79]_0\ => si_register_slice_inst_n_268,
      \m_payload_i_reg[80]\ => si_register_slice_inst_n_193,
      \m_payload_i_reg[82]\(3) => si_register_slice_inst_n_306,
      \m_payload_i_reg[82]\(2) => si_register_slice_inst_n_307,
      \m_payload_i_reg[82]\(1) => si_register_slice_inst_n_308,
      \m_payload_i_reg[82]\(0) => si_register_slice_inst_n_309,
      \m_payload_i_reg[83]\(3) => si_register_slice_inst_n_302,
      \m_payload_i_reg[83]\(2) => si_register_slice_inst_n_303,
      \m_payload_i_reg[83]\(1) => si_register_slice_inst_n_304,
      \m_payload_i_reg[83]\(0) => si_register_slice_inst_n_305,
      \m_payload_i_reg[96]\(96 downto 93) => sr_arregion(3 downto 0),
      \m_payload_i_reg[96]\(92 downto 89) => sr_arqos(3 downto 0),
      \m_payload_i_reg[96]\(88 downto 85) => sr_arid(3 downto 0),
      \m_payload_i_reg[96]\(84) => s_axi_arlock_ii,
      \m_payload_i_reg[96]\(83 downto 76) => s_axi_arlen_ii(7 downto 0),
      \m_payload_i_reg[96]\(75 downto 72) => sr_arcache(3 downto 0),
      \m_payload_i_reg[96]\(71 downto 70) => sr_arburst(1 downto 0),
      \m_payload_i_reg[96]\(69 downto 67) => sr_arsize(2 downto 0),
      \m_payload_i_reg[96]\(66 downto 64) => sr_arprot(2 downto 0),
      \m_payload_i_reg[96]\(63 downto 0) => sr_araddr(63 downto 0),
      \m_payload_i_reg[96]_0\ => \m_payload_i_reg[96]\,
      \m_payload_i_reg[96]_1\(96 downto 0) => \m_payload_i_reg[96]_0\(96 downto 0),
      m_valid_i_reg => \USE_READ.read_addr_inst_n_1\,
      m_valid_i_reg_0 => m_valid_i_reg,
      s_awvalid_reg => s_awvalid_reg,
      s_axi_araddr(5 downto 0) => \USE_READ.m_axi_araddr_i\(5 downto 0),
      s_axi_arburst(1 downto 0) => \USE_READ.m_axi_arburst_i\(1 downto 0),
      s_axi_arlen(7 downto 5) => \USE_READ.m_axi_arlen_i\(7 downto 5),
      s_axi_arlen(4) => si_register_slice_inst_n_222,
      s_axi_arlen(3) => si_register_slice_inst_n_223,
      s_axi_arlen(2 downto 0) => \USE_READ.m_axi_arlen_i\(2 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arsize(2) => si_register_slice_inst_n_93,
      s_axi_arsize(1 downto 0) => \USE_READ.m_axi_arsize_i\(1 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_cmd_push => s_cmd_push,
      s_ready_i_reg => \USE_WRITE.write_addr_inst_n_1\,
      s_ready_i_reg_0 => \USE_WRITE.write_addr_inst_n_2\,
      \si_be_reg[0]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_624\,
      \si_be_reg[10]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_634\,
      \si_be_reg[11]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_635\,
      \si_be_reg[12]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_636\,
      \si_be_reg[13]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_637\,
      \si_be_reg[14]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_638\,
      \si_be_reg[1]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_625\,
      \si_be_reg[2]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_626\,
      \si_be_reg[3]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_627\,
      \si_be_reg[4]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_628\,
      \si_be_reg[5]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_629\,
      \si_be_reg[6]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_630\,
      \si_be_reg[7]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_631\,
      \si_be_reg[8]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_632\,
      \si_be_reg[9]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_633\,
      si_ptr0(1 downto 0) => si_ptr0(1 downto 0),
      \si_wrap_cnt_reg[0]\(0) => si_wrap_cnt_reg(0),
      \si_wrap_cnt_reg[3]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_619\,
      sr_arvalid => sr_arvalid,
      sr_awvalid => sr_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 64;
  attribute C_AXI_IS_ACLK_ASYNC : integer;
  attribute C_AXI_IS_ACLK_ASYNC of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 0;
  attribute C_AXI_SUPPORTS_READ : integer;
  attribute C_AXI_SUPPORTS_READ of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 1;
  attribute C_AXI_SUPPORTS_WRITE : integer;
  attribute C_AXI_SUPPORTS_WRITE of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is "kintex7";
  attribute C_FIFO_MODE : integer;
  attribute C_FIFO_MODE of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 2;
  attribute C_MAX_SPLIT_BEATS : integer;
  attribute C_MAX_SPLIT_BEATS of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 16;
  attribute C_M_AXI_ACLK_RATIO : integer;
  attribute C_M_AXI_ACLK_RATIO of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 2;
  attribute C_M_AXI_BYTES_LOG : integer;
  attribute C_M_AXI_BYTES_LOG of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 6;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 512;
  attribute C_PACKING_LEVEL : integer;
  attribute C_PACKING_LEVEL of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 1;
  attribute C_RATIO : integer;
  attribute C_RATIO of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 0;
  attribute C_RATIO_LOG : integer;
  attribute C_RATIO_LOG of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 0;
  attribute C_SUPPORTS_ID : integer;
  attribute C_SUPPORTS_ID of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 1;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 3;
  attribute C_S_AXI_ACLK_RATIO : integer;
  attribute C_S_AXI_ACLK_RATIO of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 1;
  attribute C_S_AXI_BYTES_LOG : integer;
  attribute C_S_AXI_BYTES_LOG of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 128;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 4;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is "yes";
  attribute P_AXI3 : integer;
  attribute P_AXI3 of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 1;
  attribute P_AXI4 : integer;
  attribute P_AXI4 of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 0;
  attribute P_AXILITE : integer;
  attribute P_AXILITE of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 2;
  attribute P_CONVERSION : integer;
  attribute P_CONVERSION of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 2;
  attribute P_MAX_SPLIT_BEATS : integer;
  attribute P_MAX_SPLIT_BEATS of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top : entity is 16;
end design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top;

architecture STRUCTURE of design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top is
  attribute keep : string;
  attribute keep of m_axi_aclk : signal is "true";
  attribute keep of m_axi_aresetn : signal is "true";
  attribute keep of s_axi_aclk : signal is "true";
  attribute keep of s_axi_aresetn : signal is "true";
begin
\gen_upsizer.gen_full_upsizer.axi_upsizer_inst\: entity work.design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_axi_upsizer
     port map (
      D(96 downto 93) => s_axi_awregion(3 downto 0),
      D(92 downto 89) => s_axi_awqos(3 downto 0),
      D(88 downto 85) => s_axi_awid(3 downto 0),
      D(84) => s_axi_awlock(0),
      D(83 downto 76) => s_axi_awlen(7 downto 0),
      D(75 downto 72) => s_axi_awcache(3 downto 0),
      D(71 downto 70) => s_axi_awburst(1 downto 0),
      D(69 downto 67) => s_axi_awsize(2 downto 0),
      D(66 downto 64) => s_axi_awprot(2 downto 0),
      D(63 downto 0) => s_axi_awaddr(63 downto 0),
      M_AXI_AWADDR(63 downto 0) => m_axi_awaddr(63 downto 0),
      M_AXI_AWBURST(1 downto 0) => m_axi_awburst(1 downto 0),
      M_AXI_AWLEN(7 downto 0) => m_axi_awlen(7 downto 0),
      M_AXI_AWSIZE(2 downto 0) => m_axi_awsize(2 downto 0),
      M_AXI_RREADY_i_reg => m_axi_rready,
      M_AXI_WLAST_i_reg => m_axi_wlast,
      M_AXI_WVALID_i_reg => m_axi_wvalid,
      S_AXI_WREADY_i_reg => s_axi_wready,
      din(12 downto 5) => m_axi_arlen(7 downto 0),
      din(4 downto 2) => m_axi_arsize(2 downto 0),
      din(1 downto 0) => m_axi_arburst(1 downto 0),
      dina(143) => s_axi_wstrb(15),
      dina(142 downto 135) => s_axi_wdata(127 downto 120),
      dina(134) => s_axi_wstrb(14),
      dina(133 downto 126) => s_axi_wdata(119 downto 112),
      dina(125) => s_axi_wstrb(13),
      dina(124 downto 117) => s_axi_wdata(111 downto 104),
      dina(116) => s_axi_wstrb(12),
      dina(115 downto 108) => s_axi_wdata(103 downto 96),
      dina(107) => s_axi_wstrb(11),
      dina(106 downto 99) => s_axi_wdata(95 downto 88),
      dina(98) => s_axi_wstrb(10),
      dina(97 downto 90) => s_axi_wdata(87 downto 80),
      dina(89) => s_axi_wstrb(9),
      dina(88 downto 81) => s_axi_wdata(79 downto 72),
      dina(80) => s_axi_wstrb(8),
      dina(79 downto 72) => s_axi_wdata(71 downto 64),
      dina(71) => s_axi_wstrb(7),
      dina(70 downto 63) => s_axi_wdata(63 downto 56),
      dina(62) => s_axi_wstrb(6),
      dina(61 downto 54) => s_axi_wdata(55 downto 48),
      dina(53) => s_axi_wstrb(5),
      dina(52 downto 45) => s_axi_wdata(47 downto 40),
      dina(44) => s_axi_wstrb(4),
      dina(43 downto 36) => s_axi_wdata(39 downto 32),
      dina(35) => s_axi_wstrb(3),
      dina(34 downto 27) => s_axi_wdata(31 downto 24),
      dina(26) => s_axi_wstrb(2),
      dina(25 downto 18) => s_axi_wdata(23 downto 16),
      dina(17) => s_axi_wstrb(1),
      dina(16 downto 9) => s_axi_wdata(15 downto 8),
      dina(8) => s_axi_wstrb(0),
      dina(7 downto 0) => s_axi_wdata(7 downto 0),
      m_axi_araddr(63 downto 0) => m_axi_araddr(63 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(511 downto 0) => m_axi_rdata(511 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(511 downto 0) => m_axi_wdata(511 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(63 downto 0) => m_axi_wstrb(63 downto 0),
      \m_payload_i_reg[96]\ => s_axi_aclk,
      \m_payload_i_reg[96]_0\(96 downto 93) => s_axi_arregion(3 downto 0),
      \m_payload_i_reg[96]_0\(92 downto 89) => s_axi_arqos(3 downto 0),
      \m_payload_i_reg[96]_0\(88 downto 85) => s_axi_arid(3 downto 0),
      \m_payload_i_reg[96]_0\(84) => s_axi_arlock(0),
      \m_payload_i_reg[96]_0\(83 downto 76) => s_axi_arlen(7 downto 0),
      \m_payload_i_reg[96]_0\(75 downto 72) => s_axi_arcache(3 downto 0),
      \m_payload_i_reg[96]_0\(71 downto 70) => s_axi_arburst(1 downto 0),
      \m_payload_i_reg[96]_0\(69 downto 67) => s_axi_arsize(2 downto 0),
      \m_payload_i_reg[96]_0\(66 downto 64) => s_axi_arprot(2 downto 0),
      \m_payload_i_reg[96]_0\(63 downto 0) => s_axi_araddr(63 downto 0),
      m_valid_i_reg => s_axi_aresetn,
      mi_last_reg => m_axi_aresetn,
      \out\ => m_axi_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(3 downto 0) => s_axi_bid(3 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(127 downto 0) => s_axi_rdata(127 downto 0),
      s_axi_rid(3 downto 0) => s_axi_rid(3 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wlast => s_axi_wlast,
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_cc_df_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_auto_us_cc_df_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_auto_us_cc_df_0 : entity is "design_1_auto_us_cc_df_0,axi_dwidth_converter_v2_1_19_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_auto_us_cc_df_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_auto_us_cc_df_0 : entity is "axi_dwidth_converter_v2_1_19_top,Vivado 2019.1";
end design_1_auto_us_cc_df_0;

architecture STRUCTURE of design_1_auto_us_cc_df_0 is
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_IS_ACLK_ASYNC : integer;
  attribute C_AXI_IS_ACLK_ASYNC of inst : label is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 0;
  attribute C_AXI_SUPPORTS_READ : integer;
  attribute C_AXI_SUPPORTS_READ of inst : label is 1;
  attribute C_AXI_SUPPORTS_WRITE : integer;
  attribute C_AXI_SUPPORTS_WRITE of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintex7";
  attribute C_FIFO_MODE : integer;
  attribute C_FIFO_MODE of inst : label is 2;
  attribute C_MAX_SPLIT_BEATS : integer;
  attribute C_MAX_SPLIT_BEATS of inst : label is 16;
  attribute C_M_AXI_ACLK_RATIO : integer;
  attribute C_M_AXI_ACLK_RATIO of inst : label is 2;
  attribute C_M_AXI_BYTES_LOG : integer;
  attribute C_M_AXI_BYTES_LOG of inst : label is 6;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 512;
  attribute C_PACKING_LEVEL : integer;
  attribute C_PACKING_LEVEL of inst : label is 1;
  attribute C_RATIO : integer;
  attribute C_RATIO of inst : label is 0;
  attribute C_RATIO_LOG : integer;
  attribute C_RATIO_LOG of inst : label is 0;
  attribute C_SUPPORTS_ID : integer;
  attribute C_SUPPORTS_ID of inst : label is 1;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of inst : label is 3;
  attribute C_S_AXI_ACLK_RATIO : integer;
  attribute C_S_AXI_ACLK_RATIO of inst : label is 1;
  attribute C_S_AXI_BYTES_LOG : integer;
  attribute C_S_AXI_BYTES_LOG of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 128;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of inst : label is 4;
  attribute P_AXI3 : integer;
  attribute P_AXI3 of inst : label is 1;
  attribute P_AXI4 : integer;
  attribute P_AXI4 of inst : label is 0;
  attribute P_AXILITE : integer;
  attribute P_AXILITE of inst : label is 2;
  attribute P_CONVERSION : integer;
  attribute P_CONVERSION of inst : label is 2;
  attribute P_MAX_SPLIT_BEATS : integer;
  attribute P_MAX_SPLIT_BEATS of inst : label is 16;
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_axi_aclk : signal is "xilinx.com:signal:clock:1.0 MI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_axi_aclk : signal is "XIL_INTERFACENAME MI_CLK, FREQ_HZ 200000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, ASSOCIATED_BUSIF M_AXI, ASSOCIATED_RESET M_AXI_ARESETN, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 MI_RST RST";
  attribute X_INTERFACE_PARAMETER of m_axi_aresetn : signal is "XIL_INTERFACENAME MI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 200000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 64, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 SI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME SI_CLK, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN design_1_xdma_0_0_axi_aclk, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET S_AXI_ARESETN, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 SI_RST RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME SI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 32, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN design_1_xdma_0_0_axi_aclk, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute X_INTERFACE_INFO of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARQOS";
  attribute X_INTERFACE_INFO of m_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREGION";
  attribute X_INTERFACE_INFO of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute X_INTERFACE_INFO of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWQOS";
  attribute X_INTERFACE_INFO of m_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREGION";
  attribute X_INTERFACE_INFO of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARQOS";
  attribute X_INTERFACE_INFO of s_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREGION";
  attribute X_INTERFACE_INFO of s_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_INFO of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWQOS";
  attribute X_INTERFACE_INFO of s_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREGION";
  attribute X_INTERFACE_INFO of s_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.design_1_auto_us_cc_df_0_axi_dwidth_converter_v2_1_19_top
     port map (
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(63 downto 0) => m_axi_araddr(63 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_aresetn => m_axi_aresetn,
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(63 downto 0) => m_axi_awaddr(63 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(511 downto 0) => m_axi_rdata(511 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(511 downto 0) => m_axi_wdata(511 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(63 downto 0) => m_axi_wstrb(63 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(63 downto 0) => s_axi_araddr(63 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arid(3 downto 0) => s_axi_arid(3 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => s_axi_arlock(0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => s_axi_arregion(3 downto 0),
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(63 downto 0) => s_axi_awaddr(63 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(3 downto 0) => s_axi_awid(3 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock(0) => s_axi_awlock(0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => s_axi_awregion(3 downto 0),
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(3 downto 0) => s_axi_bid(3 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(127 downto 0) => s_axi_rdata(127 downto 0),
      s_axi_rid(3 downto 0) => s_axi_rid(3 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(127 downto 0) => s_axi_wdata(127 downto 0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(15 downto 0) => s_axi_wstrb(15 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
