{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589197451708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589197451717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 13:44:11 2020 " "Processing started: Mon May 11 13:44:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589197451717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589197451717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ClockTest -c ClockTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off ClockTest -c ClockTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589197451717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589197452246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589197452246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clocktest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTest " "Found entity 1: ClockTest" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589197464828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589197464828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK-ClockFunction " "Found design unit 1: CLOCK-ClockFunction" {  } { { "Clock.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/Clock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589197465295 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "Clock.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/Clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589197465295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589197465295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-behavior " "Found design unit 1: VGA-behavior" {  } { { "VGA.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/VGA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589197465297 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/VGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589197465297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589197465297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockconvertervhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockconvertervhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockConverter-converter " "Found design unit 1: ClockConverter-converter" {  } { { "ClockConvertervhd.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockConvertervhd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589197465299 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockConverter " "Found entity 1: ClockConverter" {  } { { "ClockConvertervhd.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockConvertervhd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589197465299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589197465299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ClockTest " "Elaborating entity \"ClockTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589197465342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK CLOCK:inst4 " "Elaborating entity \"CLOCK\" for hierarchy \"CLOCK:inst4\"" {  } { { "ClockTest.bdf" "inst4" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 184 368 536 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589197465358 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "clockSecs Clock.vhd(16) " "VHDL Variable Declaration warning at Clock.vhd(16): used initial value expression for variable \"clockSecs\" because variable was never assigned a value" {  } { { "Clock.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/Clock.vhd" 16 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1589197465686 "|ClockTest|CLOCK:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:inst " "Elaborating entity \"VGA\" for hierarchy \"VGA:inst\"" {  } { { "ClockTest.bdf" "inst" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 256 936 1104 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589197465722 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "blank VCC " "Pin \"blank\" is stuck at VCC" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 344 1120 1296 360 "blank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 328 1120 1296 344 "sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[7\] GND " "Pin \"blue\[7\]\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 296 1120 1296 312 "blue\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|blue[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[6\] GND " "Pin \"blue\[6\]\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 296 1120 1296 312 "blue\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|blue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[5\] GND " "Pin \"blue\[5\]\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 296 1120 1296 312 "blue\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|blue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[4\] GND " "Pin \"blue\[4\]\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 296 1120 1296 312 "blue\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|blue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[3\] GND " "Pin \"blue\[3\]\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 296 1120 1296 312 "blue\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[2\] GND " "Pin \"blue\[2\]\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 296 1120 1296 312 "blue\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 296 1120 1296 312 "blue\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 296 1120 1296 312 "blue\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[7\] GND " "Pin \"green\[7\]\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 312 1120 1296 328 "green\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[6\] GND " "Pin \"green\[6\]\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 312 1120 1296 328 "green\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[5\] GND " "Pin \"green\[5\]\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 312 1120 1296 328 "green\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 312 1120 1296 328 "green\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 312 1120 1296 328 "green\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 312 1120 1296 328 "green\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 312 1120 1296 328 "green\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "ClockTest.bdf" "" { Schematic "C:/Users/stefa/OneDrive/Documenten/Stenden/Jaar 3/Periode 4/FPGA/ClockTest/ClockTest.bdf" { { 312 1120 1296 328 "green\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589197466507 "|ClockTest|green[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589197466507 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589197466592 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589197467177 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589197467177 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589197467261 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589197467261 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589197467261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589197467261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589197467299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 13:44:27 2020 " "Processing ended: Mon May 11 13:44:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589197467299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589197467299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589197467299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589197467299 ""}
