VERSION 5.8 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN Constants ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 240300 241200 ) ;
ROW ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 20140 22400 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_1 FreePDK45_38x28_10R_NP_162NW_34O 20140 25200 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_2 FreePDK45_38x28_10R_NP_162NW_34O 20140 28000 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_3 FreePDK45_38x28_10R_NP_162NW_34O 20140 30800 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_4 FreePDK45_38x28_10R_NP_162NW_34O 20140 33600 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_5 FreePDK45_38x28_10R_NP_162NW_34O 20140 36400 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_6 FreePDK45_38x28_10R_NP_162NW_34O 20140 39200 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_7 FreePDK45_38x28_10R_NP_162NW_34O 20140 42000 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_8 FreePDK45_38x28_10R_NP_162NW_34O 20140 44800 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_9 FreePDK45_38x28_10R_NP_162NW_34O 20140 47600 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_10 FreePDK45_38x28_10R_NP_162NW_34O 20140 50400 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_11 FreePDK45_38x28_10R_NP_162NW_34O 20140 53200 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_12 FreePDK45_38x28_10R_NP_162NW_34O 20140 56000 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_13 FreePDK45_38x28_10R_NP_162NW_34O 20140 58800 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_14 FreePDK45_38x28_10R_NP_162NW_34O 20140 61600 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_15 FreePDK45_38x28_10R_NP_162NW_34O 20140 64400 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_16 FreePDK45_38x28_10R_NP_162NW_34O 20140 67200 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_17 FreePDK45_38x28_10R_NP_162NW_34O 20140 70000 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_18 FreePDK45_38x28_10R_NP_162NW_34O 20140 72800 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_19 FreePDK45_38x28_10R_NP_162NW_34O 20140 75600 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_20 FreePDK45_38x28_10R_NP_162NW_34O 20140 78400 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_21 FreePDK45_38x28_10R_NP_162NW_34O 20140 81200 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_22 FreePDK45_38x28_10R_NP_162NW_34O 20140 84000 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_23 FreePDK45_38x28_10R_NP_162NW_34O 20140 86800 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_24 FreePDK45_38x28_10R_NP_162NW_34O 20140 89600 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_25 FreePDK45_38x28_10R_NP_162NW_34O 20140 92400 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_26 FreePDK45_38x28_10R_NP_162NW_34O 20140 95200 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_27 FreePDK45_38x28_10R_NP_162NW_34O 20140 98000 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_28 FreePDK45_38x28_10R_NP_162NW_34O 20140 100800 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_29 FreePDK45_38x28_10R_NP_162NW_34O 20140 103600 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_30 FreePDK45_38x28_10R_NP_162NW_34O 20140 106400 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_31 FreePDK45_38x28_10R_NP_162NW_34O 20140 109200 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_32 FreePDK45_38x28_10R_NP_162NW_34O 20140 112000 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_33 FreePDK45_38x28_10R_NP_162NW_34O 20140 114800 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_34 FreePDK45_38x28_10R_NP_162NW_34O 20140 117600 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_35 FreePDK45_38x28_10R_NP_162NW_34O 20140 120400 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_36 FreePDK45_38x28_10R_NP_162NW_34O 20140 123200 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_37 FreePDK45_38x28_10R_NP_162NW_34O 20140 126000 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_38 FreePDK45_38x28_10R_NP_162NW_34O 20140 128800 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_39 FreePDK45_38x28_10R_NP_162NW_34O 20140 131600 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_40 FreePDK45_38x28_10R_NP_162NW_34O 20140 134400 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_41 FreePDK45_38x28_10R_NP_162NW_34O 20140 137200 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_42 FreePDK45_38x28_10R_NP_162NW_34O 20140 140000 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_43 FreePDK45_38x28_10R_NP_162NW_34O 20140 142800 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_44 FreePDK45_38x28_10R_NP_162NW_34O 20140 145600 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_45 FreePDK45_38x28_10R_NP_162NW_34O 20140 148400 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_46 FreePDK45_38x28_10R_NP_162NW_34O 20140 151200 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_47 FreePDK45_38x28_10R_NP_162NW_34O 20140 154000 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_48 FreePDK45_38x28_10R_NP_162NW_34O 20140 156800 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_49 FreePDK45_38x28_10R_NP_162NW_34O 20140 159600 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_50 FreePDK45_38x28_10R_NP_162NW_34O 20140 162400 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_51 FreePDK45_38x28_10R_NP_162NW_34O 20140 165200 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_52 FreePDK45_38x28_10R_NP_162NW_34O 20140 168000 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_53 FreePDK45_38x28_10R_NP_162NW_34O 20140 170800 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_54 FreePDK45_38x28_10R_NP_162NW_34O 20140 173600 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_55 FreePDK45_38x28_10R_NP_162NW_34O 20140 176400 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_56 FreePDK45_38x28_10R_NP_162NW_34O 20140 179200 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_57 FreePDK45_38x28_10R_NP_162NW_34O 20140 182000 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_58 FreePDK45_38x28_10R_NP_162NW_34O 20140 184800 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_59 FreePDK45_38x28_10R_NP_162NW_34O 20140 187600 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_60 FreePDK45_38x28_10R_NP_162NW_34O 20140 190400 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_61 FreePDK45_38x28_10R_NP_162NW_34O 20140 193200 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_62 FreePDK45_38x28_10R_NP_162NW_34O 20140 196000 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_63 FreePDK45_38x28_10R_NP_162NW_34O 20140 198800 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_64 FreePDK45_38x28_10R_NP_162NW_34O 20140 201600 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_65 FreePDK45_38x28_10R_NP_162NW_34O 20140 204400 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_66 FreePDK45_38x28_10R_NP_162NW_34O 20140 207200 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_67 FreePDK45_38x28_10R_NP_162NW_34O 20140 210000 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_68 FreePDK45_38x28_10R_NP_162NW_34O 20140 212800 FS DO 527 BY 1 STEP 380 0 ;
ROW ROW_69 FreePDK45_38x28_10R_NP_162NW_34O 20140 215600 N DO 527 BY 1 STEP 380 0 ;
ROW ROW_70 FreePDK45_38x28_10R_NP_162NW_34O 20140 218400 FS DO 527 BY 1 STEP 380 0 ;
TRACKS X 190 DO 631 STEP 380 LAYER metal1 ;
TRACKS Y 140 DO 860 STEP 280 LAYER metal1 ;
TRACKS X 190 DO 631 STEP 380 LAYER metal2 ;
TRACKS Y 140 DO 860 STEP 280 LAYER metal2 ;
TRACKS X 190 DO 631 STEP 380 LAYER metal3 ;
TRACKS Y 140 DO 860 STEP 280 LAYER metal3 ;
TRACKS X 190 DO 428 STEP 560 LAYER metal4 ;
TRACKS Y 140 DO 430 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 428 STEP 560 LAYER metal5 ;
TRACKS Y 140 DO 430 STEP 560 LAYER metal5 ;
TRACKS X 190 DO 428 STEP 560 LAYER metal6 ;
TRACKS Y 140 DO 430 STEP 560 LAYER metal6 ;
TRACKS X 190 DO 150 STEP 1600 LAYER metal7 ;
TRACKS Y 140 DO 150 STEP 1600 LAYER metal7 ;
TRACKS X 190 DO 150 STEP 1600 LAYER metal8 ;
TRACKS Y 140 DO 150 STEP 1600 LAYER metal8 ;
TRACKS X 190 DO 75 STEP 3200 LAYER metal9 ;
TRACKS Y 140 DO 75 STEP 3200 LAYER metal9 ;
TRACKS X 190 DO 75 STEP 3200 LAYER metal10 ;
TRACKS Y 140 DO 75 STEP 3200 LAYER metal10 ;
COMPONENTS 36 ;
    - _11_ NOR3_X1 ;
    - _12_ NOR3_X1 ;
    - _13_ NAND2_X1 ;
    - _14_ LOGIC1_X1 ;
    - _15_ LOGIC0_X1 ;
    - _16_ DFF_X1 ;
    - deepEliminate/_4_ LOGIC0_X1 ;
    - deepEliminate/a/_4_ LOGIC0_X1 ;
    - deepEliminate/a/a/_0_ AND2_X1 ;
    - deepEliminate/a/a/_1_ AND2_X1 ;
    - deepEliminate/a/a/_2_ AND2_X1 ;
    - deepEliminate/a/a/_3_ AND2_X1 ;
    - deepEliminate/a/b/_0_ NOR2_X1 ;
    - deepEliminate/a/b/_1_ NOR2_X1 ;
    - deepEliminate/a/b/_2_ NOR2_X1 ;
    - deepEliminate/a/b/_3_ NOR2_X1 ;
    - deepEliminate/b/_0_ AND2_X1 ;
    - deepEliminate/b/_1_ AND2_X1 ;
    - deepEliminate/b/_2_ AND2_X1 ;
    - deepEliminate/b/_3_ AND2_X1 ;
    - dontEliminateMe/_0_ AND2_X1 ;
    - dontEliminateMe/_1_ AND2_X1 ;
    - dontEliminateMe/_2_ AND2_X1 ;
    - dontEliminateMe/_3_ AND2_X1 ;
    - eliminateMe/_0_ AND2_X1 ;
    - eliminateMe/_1_ AND2_X1 ;
    - eliminateMe/_2_ AND2_X1 ;
    - eliminateMe/_3_ AND2_X1 ;
    - eliminateMe2/_0_ NAND2_X1 ;
    - eliminateMe2/_1_ NAND2_X1 ;
    - eliminateMe2/_2_ NAND2_X1 ;
    - eliminateMe2/_3_ NAND2_X1 ;
    - eliminateMePartial/_0_ AND2_X1 ;
    - eliminateMePartial/_1_ AND2_X1 ;
    - eliminateMePartial/_2_ AND2_X1 ;
    - eliminateMePartial/_3_ AND2_X1 ;
END COMPONENTS
PINS 23 ;
    - clock + NET clock + DIRECTION INPUT + USE SIGNAL ;
    - io_wide_bus[0] + NET io_wide_bus[0] + DIRECTION INPUT + USE SIGNAL ;
    - io_wide_bus[1] + NET io_wide_bus[1] + DIRECTION INPUT + USE SIGNAL ;
    - io_wide_bus[2] + NET io_wide_bus[2] + DIRECTION INPUT + USE SIGNAL ;
    - io_wide_bus[3] + NET io_wide_bus[3] + DIRECTION INPUT + USE SIGNAL ;
    - io_wide_bus[4] + NET io_wide_bus[4] + DIRECTION INPUT + USE SIGNAL ;
    - io_wide_bus[5] + NET io_wide_bus[5] + DIRECTION INPUT + USE SIGNAL ;
    - out[0] + NET out[0] + DIRECTION OUTPUT + USE SIGNAL ;
    - out[10] + NET out[10] + DIRECTION OUTPUT + USE SIGNAL ;
    - out[11] + NET out[11] + DIRECTION OUTPUT + USE SIGNAL ;
    - out[12] + NET out[12] + DIRECTION OUTPUT + USE SIGNAL ;
    - out[13] + NET out[13] + DIRECTION OUTPUT + USE SIGNAL ;
    - out[14] + NET out[14] + DIRECTION OUTPUT + USE SIGNAL ;
    - out[1] + NET out[1] + DIRECTION OUTPUT + USE SIGNAL ;
    - out[2] + NET out[2] + DIRECTION OUTPUT + USE SIGNAL ;
    - out[3] + NET out[3] + DIRECTION OUTPUT + USE SIGNAL ;
    - out[4] + NET out[4] + DIRECTION OUTPUT + USE SIGNAL ;
    - out[5] + NET out[5] + DIRECTION OUTPUT + USE SIGNAL ;
    - out[6] + NET out[6] + DIRECTION OUTPUT + USE SIGNAL ;
    - out[7] + NET out[7] + DIRECTION OUTPUT + USE SIGNAL ;
    - out[8] + NET out[8] + DIRECTION OUTPUT + USE SIGNAL ;
    - out[9] + NET out[9] + DIRECTION OUTPUT + USE SIGNAL ;
    - reduced + NET reduced + DIRECTION OUTPUT + USE SIGNAL ;
END PINS
NETS 44 ;
    - _00_ ( _16_ D ) ( _13_ ZN ) + USE SIGNAL ;
    - _01_ ( _13_ A1 ) ( _11_ ZN ) + USE SIGNAL ;
    - _02_ ( _13_ A2 ) ( _12_ ZN ) + USE SIGNAL ;
    - _03_ ( _16_ QN ) + USE SIGNAL ;
    - _04_ ( eliminateMe2/_1_ ZN ) + USE SIGNAL ;
    - _05_ ( eliminateMePartial/_3_ ZN ) + USE SIGNAL ;
    - _06_ ( dontEliminateMe/_3_ ZN ) + USE SIGNAL ;
    - _07_ ( eliminateMe/_3_ ZN ) + USE SIGNAL ;
    - _08_ ( deepEliminate/b/_3_ ZN ) + USE SIGNAL ;
    - _09_ ( eliminateMePartial/_3_ A1 ) ( eliminateMe2/_3_ A1 ) ( eliminateMe2/_1_ A1 ) ( eliminateMe2/_0_ A1 ) ( eliminateMe/_3_ A1 ) ( eliminateMe/_1_ A1 ) ( deepEliminate/a/a/_2_ A1 )
      ( deepEliminate/a/a/_1_ A1 ) ( _14_ Z ) + USE SIGNAL ;
    - _10_ ( eliminateMePartial/_2_ A1 ) ( eliminateMe2/_2_ A1 ) ( eliminateMe/_2_ A1 ) ( eliminateMe/_0_ A1 ) ( deepEliminate/a/a/_3_ A1 ) ( deepEliminate/a/a/_0_ A1 ) ( _15_ Z ) + USE SIGNAL ;
    - clock ( PIN clock ) ( _16_ CK ) + USE SIGNAL ;
    - io_wide_bus[0] ( PIN io_wide_bus[0] ) ( eliminateMePartial/_1_ A2 ) ( eliminateMePartial/_0_ A1 ) ( eliminateMe2/_2_ A2 ) ( eliminateMe/_1_ A2 ) ( dontEliminateMe/_0_ A2 ) ( deepEliminate/b/_0_ A1 )
      ( deepEliminate/a/b/_0_ A1 ) ( deepEliminate/a/a/_0_ A2 ) ( _11_ A3 ) + USE SIGNAL ;
    - io_wide_bus[1] ( PIN io_wide_bus[1] ) ( eliminateMePartial/_2_ A2 ) ( eliminateMePartial/_1_ A1 ) ( eliminateMe2/_3_ A2 ) ( eliminateMe/_2_ A2 ) ( dontEliminateMe/_1_ A2 ) ( deepEliminate/b/_1_ A1 )
      ( deepEliminate/a/b/_1_ A1 ) ( deepEliminate/a/a/_1_ A2 ) ( _12_ A3 ) + USE SIGNAL ;
    - io_wide_bus[2] ( PIN io_wide_bus[2] ) ( eliminateMePartial/_3_ A2 ) ( eliminateMe2/_0_ A2 ) ( eliminateMe/_3_ A2 ) ( dontEliminateMe/_2_ A2 ) ( dontEliminateMe/_0_ A1 ) ( deepEliminate/b/_2_ A1 )
      ( deepEliminate/a/b/_2_ A1 ) ( deepEliminate/a/a/_2_ A2 ) ( _12_ A2 ) + USE SIGNAL ;
    - io_wide_bus[3] ( PIN io_wide_bus[3] ) ( dontEliminateMe/_1_ A1 ) ( _11_ A2 ) + USE SIGNAL ;
    - io_wide_bus[4] ( PIN io_wide_bus[4] ) ( dontEliminateMe/_2_ A1 ) ( _11_ A1 ) + USE SIGNAL ;
    - io_wide_bus[5] ( PIN io_wide_bus[5] ) ( dontEliminateMe/_3_ A1 ) ( _12_ A1 ) + USE SIGNAL ;
    - out[0] ( PIN out[0] ) ( eliminateMe/_0_ ZN ) + USE SIGNAL ;
    - out[10] ( PIN out[10] ) ( eliminateMe2/_3_ ZN ) + USE SIGNAL ;
    - out[11] ( PIN out[11] ) ( eliminateMe2/_0_ ZN ) + USE SIGNAL ;
    - out[12] ( PIN out[12] ) ( deepEliminate/b/_0_ ZN ) + USE SIGNAL ;
    - out[13] ( PIN out[13] ) ( deepEliminate/b/_1_ ZN ) + USE SIGNAL ;
    - out[14] ( PIN out[14] ) ( deepEliminate/b/_2_ ZN ) + USE SIGNAL ;
    - out[1] ( PIN out[1] ) ( eliminateMe/_1_ ZN ) + USE SIGNAL ;
    - out[2] ( PIN out[2] ) ( eliminateMe/_2_ ZN ) + USE SIGNAL ;
    - out[3] ( PIN out[3] ) ( dontEliminateMe/_0_ ZN ) + USE SIGNAL ;
    - out[4] ( PIN out[4] ) ( dontEliminateMe/_1_ ZN ) + USE SIGNAL ;
    - out[5] ( PIN out[5] ) ( dontEliminateMe/_2_ ZN ) + USE SIGNAL ;
    - out[6] ( PIN out[6] ) ( eliminateMePartial/_0_ ZN ) + USE SIGNAL ;
    - out[7] ( PIN out[7] ) ( eliminateMePartial/_1_ ZN ) + USE SIGNAL ;
    - out[8] ( PIN out[8] ) ( eliminateMePartial/_2_ ZN ) + USE SIGNAL ;
    - out[9] ( PIN out[9] ) ( eliminateMe2/_2_ ZN ) + USE SIGNAL ;
    - reduced ( PIN reduced ) ( eliminateMePartial/_0_ A2 ) ( eliminateMe2/_1_ A2 ) ( eliminateMe/_0_ A2 ) ( dontEliminateMe/_3_ A2 ) ( deepEliminate/b/_3_ A1 ) ( deepEliminate/a/b/_3_ A1 )
      ( deepEliminate/a/a/_3_ A2 ) ( _16_ Q ) + USE SIGNAL ;
    - deepEliminate/_0_ ( deepEliminate/a/b/_1_ ZN ) + USE SIGNAL ;
    - deepEliminate/_1_ ( deepEliminate/a/b/_2_ ZN ) + USE SIGNAL ;
    - deepEliminate/_2_ ( deepEliminate/a/b/_3_ ZN ) + USE SIGNAL ;
    - deepEliminate/_3_ ( deepEliminate/b/_3_ A2 ) ( deepEliminate/b/_2_ A2 ) ( deepEliminate/b/_1_ A2 ) ( deepEliminate/_4_ Z ) + USE SIGNAL ;
    - deepEliminate/temp ( deepEliminate/b/_0_ A2 ) ( deepEliminate/a/b/_0_ ZN ) + USE SIGNAL ;
    - deepEliminate/a/_0_ ( deepEliminate/a/a/_1_ ZN ) + USE SIGNAL ;
    - deepEliminate/a/_1_ ( deepEliminate/a/a/_2_ ZN ) + USE SIGNAL ;
    - deepEliminate/a/_2_ ( deepEliminate/a/a/_3_ ZN ) + USE SIGNAL ;
    - deepEliminate/a/_3_ ( deepEliminate/a/b/_3_ A2 ) ( deepEliminate/a/b/_2_ A2 ) ( deepEliminate/a/b/_1_ A2 ) ( deepEliminate/a/_4_ Z ) + USE SIGNAL ;
    - deepEliminate/a/temp ( deepEliminate/a/b/_0_ A2 ) ( deepEliminate/a/a/_0_ ZN ) + USE SIGNAL ;
END NETS
END DESIGN
