---
layout: page
title: Smart Home Simulation
description: Simulated a smart home environment using Verilog for logic circuit analysis.
importance: 1
category: systems
img: assets/img/project_preview/lcsm.png
---

Created a smart home simulation using Verilog, exploring practical applications of logic circuits. This project highlighted the integration of hardware simulation with design concepts.  
[GitHub Repository](https://github.com/Computer-Engineering-Department-Archive/CE201-LC-Project)
