INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/GitHub/VHDL-VLSI/src/frame_check.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'frame_check'
ERROR: [VRFC 10-8820] cannot read from 'out' object 'fr_err'; use 'buffer' or 'inout' instead [Z:/Documents/GitHub/VHDL-VLSI/src/frame_check.vhd:56]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [Z:/Documents/GitHub/VHDL-VLSI/src/frame_check.vhd:47]
INFO: [VRFC 10-8704] VHDL file 'Z:/Documents/GitHub/VHDL-VLSI/src/frame_check.vhd' is ignored due to errors
