

================================================================
== Vitis HLS Report for 'update_weights'
================================================================
* Date:           Sat May 21 17:44:03 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        update_weights
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_25_1.1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        | + VITIS_LOOP_25_1.2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        | + VITIS_LOOP_40_2    |        ?|        ?|         5|          1|          1|     ?|       yes|
        | + VITIS_LOOP_25_1.4  |        ?|        ?|         3|          1|          1|     ?|       yes|
        | + VITIS_LOOP_25_1.5  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 5
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 22 23 24 }
  Pipeline-2 : II = 1, D = 5, States = { 26 27 28 29 30 }
  Pipeline-3 : II = 1, D = 3, States = { 32 33 34 }
  Pipeline-4 : II = 1, D = 3, States = { 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 25 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 25 23 
23 --> 24 
24 --> 22 
25 --> 26 
26 --> 31 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 26 
31 --> 47 32 
32 --> 35 33 
33 --> 34 
34 --> 32 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 43 41 
41 --> 42 
42 --> 40 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim"   --->   Operation 48 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%lr_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %lr"   --->   Operation 49 'read' 'lr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%dw_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dw"   --->   Operation 50 'read' 'dw_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 51 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%wbuf_V = alloca i32 1" [update_weights/main.cpp:20]   --->   Operation 52 'alloca' 'wbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%dwbuf_V = alloca i32 1" [update_weights/main.cpp:21]   --->   Operation 53 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 54 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, void @empty, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %lr"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %lr, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %lr, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %dim_read, i32 31" [update_weights/main.cpp:23]   --->   Operation 68 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.55ns)   --->   "%sub_ln23 = sub i32 0, i32 %dim_read" [update_weights/main.cpp:23]   --->   Operation 69 'sub' 'sub_ln23' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %sub_ln23, i32 10, i32 31" [update_weights/main.cpp:23]   --->   Operation 70 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i22 %trunc_ln23_1" [update_weights/main.cpp:23]   --->   Operation 71 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.25ns)   --->   "%sub_ln23_1 = sub i23 0, i23 %zext_ln23" [update_weights/main.cpp:23]   --->   Operation 72 'sub' 'sub_ln23_1' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%trunc_ln23_2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %dim_read, i32 10, i32 31" [update_weights/main.cpp:23]   --->   Operation 73 'partselect' 'trunc_ln23_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%zext_ln23_1 = zext i22 %trunc_ln23_2" [update_weights/main.cpp:23]   --->   Operation 74 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%select_ln23 = select i1 %tmp, i23 %sub_ln23_1, i23 %zext_ln23_1" [update_weights/main.cpp:23]   --->   Operation 75 'select' 'select_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%sext_ln23 = sext i23 %select_ln23" [update_weights/main.cpp:23]   --->   Operation 76 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.28ns) (out node of the LUT)   --->   "%num_iters = add i24 %sext_ln23, i24 1" [update_weights/main.cpp:23]   --->   Operation 77 'add' 'num_iters' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i16 %lr_read"   --->   Operation 78 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.99ns)   --->   "%xor_ln25 = xor i32 %dim_read, i32 4294967295" [update_weights/main.cpp:25]   --->   Operation 79 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i24 %num_iters" [update_weights/main.cpp:25]   --->   Operation 80 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln25 = br void" [update_weights/main.cpp:25]   --->   Operation 81 'br' 'br_ln25' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %.lr.ph70, i32 %add_ln25, void %loop-memcpy-residual-header" [update_weights/main.cpp:25]   --->   Operation 82 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%indvars_iv92 = phi i32 4294966271, void %.lr.ph70, i32 %add_ln25_2, void %loop-memcpy-residual-header" [update_weights/main.cpp:25]   --->   Operation 83 'phi' 'indvars_iv92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%indvars_iv = phi i32 4294967295, void %.lr.ph70, i32 %add_ln25_1, void %loop-memcpy-residual-header" [update_weights/main.cpp:25]   --->   Operation 84 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (2.55ns)   --->   "%add_ln25 = add i32 %k, i32 1" [update_weights/main.cpp:25]   --->   Operation 85 'add' 'add_ln25' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (2.47ns)   --->   "%icmp_ln25 = icmp_eq  i32 %k, i32 %sext_ln25" [update_weights/main.cpp:25]   --->   Operation 86 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split, void %._crit_edge71.loopexit" [update_weights/main.cpp:25]   --->   Operation 87 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln29 = shl i32 %k, i32 10" [update_weights/main.cpp:29]   --->   Operation 88 'shl' 'shl_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.55ns)   --->   "%sub_ln29_2 = sub i32 4294966271, i32 %shl_ln29" [update_weights/main.cpp:29]   --->   Operation 89 'sub' 'sub_ln29_2' <Predicate = (!icmp_ln25)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln29_1 = shl i32 %k, i32 11" [update_weights/main.cpp:29]   --->   Operation 90 'shl' 'shl_ln29_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (2.55ns)   --->   "%add_ln29 = add i32 %shl_ln29_1, i32 %dw_read" [update_weights/main.cpp:29]   --->   Operation 91 'add' 'add_ln29' <Predicate = (!icmp_ln25)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln29_1 = add i32 %shl_ln29_1, i32 %w_read" [update_weights/main.cpp:29]   --->   Operation 92 'add' 'add_ln29_1' <Predicate = (!icmp_ln25)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (2.55ns)   --->   "%add_ln29_2 = add i32 %shl_ln29, i32 1024" [update_weights/main.cpp:29]   --->   Operation 93 'add' 'add_ln29_2' <Predicate = (!icmp_ln25)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (2.47ns)   --->   "%icmp_ln29_2 = icmp_sgt  i32 %add_ln29_2, i32 %dim_read" [update_weights/main.cpp:29]   --->   Operation 94 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln25)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (2.55ns)   --->   "%sub_ln29_1 = sub i32 %dim_read, i32 %shl_ln29" [update_weights/main.cpp:29]   --->   Operation 95 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln25)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.69ns)   --->   "%ub = select i1 %icmp_ln29_2, i32 %sub_ln29_1, i32 1024" [update_weights/main.cpp:29]   --->   Operation 96 'select' 'ub' <Predicate = (!icmp_ln25)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln50 = ret" [update_weights/main.cpp:50]   --->   Operation 97 'ret' 'ret_ln50' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.02>
ST_4 : Operation 98 [1/1] (2.47ns)   --->   "%icmp_ln29 = icmp_sgt  i32 %sub_ln29_2, i32 %xor_ln25" [update_weights/main.cpp:29]   --->   Operation 98 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node sub_ln29_3)   --->   "%select_ln29 = select i1 %icmp_ln29, i32 %sub_ln29_2, i32 %xor_ln25" [update_weights/main.cpp:29]   --->   Operation 99 'select' 'select_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node sub_ln29_3)   --->   "%xor_ln29 = xor i32 %shl_ln29, i32 4294967295" [update_weights/main.cpp:29]   --->   Operation 100 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln29_3 = sub i32 %xor_ln29, i32 %select_ln29" [update_weights/main.cpp:29]   --->   Operation 101 'sub' 'sub_ln29_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (2.47ns)   --->   "%icmp_ln37 = icmp_ne  i32 %ub, i32 0" [update_weights/main.cpp:37]   --->   Operation 102 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [update_weights/main.cpp:25]   --->   Operation 103 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (2.47ns)   --->   "%icmp_ln29_1 = icmp_sgt  i32 %indvars_iv92, i32 %xor_ln25" [update_weights/main.cpp:29]   --->   Operation 104 'icmp' 'icmp_ln29_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node sub_ln29)   --->   "%select_ln29_1 = select i1 %icmp_ln29_1, i32 %indvars_iv92, i32 %xor_ln25" [update_weights/main.cpp:29]   --->   Operation 105 'select' 'select_ln29_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln29 = sub i32 %indvars_iv, i32 %select_ln29_1" [update_weights/main.cpp:29]   --->   Operation 106 'sub' 'sub_ln29' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i32 %sub_ln29" [update_weights/main.cpp:29]   --->   Operation 107 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %loop-memcpy-residual-header84, void %loop-memcpy-expansion87.preheader" [update_weights/main.cpp:37]   --->   Operation 108 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%p_cast = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln29_1, i32 1, i32 31" [update_weights/main.cpp:29]   --->   Operation 109 'partselect' 'p_cast' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i31 %p_cast" [update_weights/main.cpp:29]   --->   Operation 110 'sext' 'p_cast_cast' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %p_cast_cast" [update_weights/main.cpp:29]   --->   Operation 111 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 112 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %sub_ln29_3" [update_weights/main.cpp:29]   --->   Operation 112 'readreq' 'empty' <Predicate = (icmp_ln37)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 113 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %sub_ln29_3" [update_weights/main.cpp:29]   --->   Operation 113 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 114 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %sub_ln29_3" [update_weights/main.cpp:29]   --->   Operation 114 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 115 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %sub_ln29_3" [update_weights/main.cpp:29]   --->   Operation 115 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 116 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %sub_ln29_3" [update_weights/main.cpp:29]   --->   Operation 116 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 117 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %sub_ln29_3" [update_weights/main.cpp:29]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 118 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %sub_ln29_3" [update_weights/main.cpp:29]   --->   Operation 118 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 119 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion87"   --->   Operation 119 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 3.49>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%loop_index88 = phi i63 %empty_21, void %loop-memcpy-expansion87.split, i63 0, void %loop-memcpy-expansion87.preheader"   --->   Operation 120 'phi' 'loop_index88' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (3.49ns)   --->   "%empty_21 = add i63 %loop_index88, i63 1"   --->   Operation 121 'add' 'empty_21' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 122 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (2.78ns)   --->   "%exitcond5 = icmp_eq  i63 %loop_index88, i63 %sext_ln29" [update_weights/main.cpp:29]   --->   Operation 123 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %exitcond5, void %loop-memcpy-expansion87.split, void %loop-memcpy-expansion81.preheader" [update_weights/main.cpp:29]   --->   Operation 124 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%empty_22 = trunc i63 %loop_index88"   --->   Operation 125 'trunc' 'empty_22' <Predicate = (!exitcond5)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 126 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [update_weights/main.cpp:29]   --->   Operation 126 'read' 'gmem_addr_read' <Predicate = (!exitcond5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%loop_index88_cast_cast = zext i10 %empty_22"   --->   Operation 127 'zext' 'loop_index88_cast_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %loop_index88_cast_cast"   --->   Operation 128 'getelementptr' 'wbuf_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (3.25ns)   --->   "%store_ln29 = store i16 %gmem_addr_read, i10 %wbuf_V_addr" [update_weights/main.cpp:29]   --->   Operation 129 'store' 'store_ln29' <Predicate = (!exitcond5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion87"   --->   Operation 130 'br' 'br_ln0' <Predicate = (!exitcond5)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln29, i32 1, i32 31" [update_weights/main.cpp:29]   --->   Operation 131 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%p_cast1_cast = sext i31 %p_cast1" [update_weights/main.cpp:29]   --->   Operation 132 'sext' 'p_cast1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %p_cast1_cast" [update_weights/main.cpp:29]   --->   Operation 133 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [7/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln29_3" [update_weights/main.cpp:29]   --->   Operation 134 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 135 [6/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln29_3" [update_weights/main.cpp:29]   --->   Operation 135 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 136 [5/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln29_3" [update_weights/main.cpp:29]   --->   Operation 136 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 137 [4/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln29_3" [update_weights/main.cpp:29]   --->   Operation 137 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 138 [3/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln29_3" [update_weights/main.cpp:29]   --->   Operation 138 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 139 [2/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln29_3" [update_weights/main.cpp:29]   --->   Operation 139 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 140 [1/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln29_3" [update_weights/main.cpp:29]   --->   Operation 140 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 141 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion81"   --->   Operation 141 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 22 <SV = 19> <Delay = 3.49>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%loop_index82 = phi i63 %empty_23, void %loop-memcpy-expansion81.split, i63 0, void %loop-memcpy-expansion81.preheader"   --->   Operation 142 'phi' 'loop_index82' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (3.49ns)   --->   "%empty_23 = add i63 %loop_index82, i63 1"   --->   Operation 143 'add' 'empty_23' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 144 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (2.78ns)   --->   "%exitcond956 = icmp_eq  i63 %loop_index82, i63 %sext_ln29" [update_weights/main.cpp:29]   --->   Operation 145 'icmp' 'exitcond956' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %exitcond956, void %loop-memcpy-expansion81.split, void %loop-memcpy-residual-header84.loopexit" [update_weights/main.cpp:29]   --->   Operation 146 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%empty_24 = trunc i63 %loop_index82"   --->   Operation 147 'trunc' 'empty_24' <Predicate = (!exitcond956)> <Delay = 0.00>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 148 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [update_weights/main.cpp:29]   --->   Operation 148 'read' 'gmem_addr_1_read' <Predicate = (!exitcond956)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 3.25>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%loop_index82_cast_cast = zext i10 %empty_24"   --->   Operation 149 'zext' 'loop_index82_cast_cast' <Predicate = (!exitcond956)> <Delay = 0.00>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %loop_index82_cast_cast"   --->   Operation 150 'getelementptr' 'dwbuf_V_addr' <Predicate = (!exitcond956)> <Delay = 0.00>
ST_24 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln29 = store i16 %gmem_addr_1_read, i10 %dwbuf_V_addr" [update_weights/main.cpp:29]   --->   Operation 151 'store' 'store_ln29' <Predicate = (!exitcond956)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion81"   --->   Operation 152 'br' 'br_ln0' <Predicate = (!exitcond956)> <Delay = 0.00>

State 25 <SV = 20> <Delay = 1.58>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header84"   --->   Operation 153 'br' 'br_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (1.58ns)   --->   "%br_ln40 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [update_weights/main.cpp:40]   --->   Operation 154 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 26 <SV = 21> <Delay = 5.72>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %loop-memcpy-residual-header84, i31 %add_ln40, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [update_weights/main.cpp:40]   --->   Operation 155 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 156 [1/1] (2.52ns)   --->   "%add_ln40 = add i31 %i, i31 1" [update_weights/main.cpp:40]   --->   Operation 156 'add' 'add_ln40' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i" [update_weights/main.cpp:40]   --->   Operation 157 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 158 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp_slt  i32 %i_cast, i32 %ub" [update_weights/main.cpp:40]   --->   Operation 159 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %._crit_edge.loopexit, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [update_weights/main.cpp:40]   --->   Operation 160 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i31 %i"   --->   Operation 161 'trunc' 'trunc_ln1118' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i10 %trunc_ln1118"   --->   Operation 162 'zext' 'zext_ln1118' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118"   --->   Operation 163 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 164 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i10 %dwbuf_V_addr_1"   --->   Operation 164 'load' 'dwbuf_V_load' <Predicate = (icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118"   --->   Operation 165 'getelementptr' 'wbuf_V_addr_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln42 = store i16 0, i10 %dwbuf_V_addr_1" [update_weights/main.cpp:42]   --->   Operation 166 'store' 'store_ln42' <Predicate = (icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>

State 27 <SV = 22> <Delay = 4.30>
ST_27 : Operation 167 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i10 %dwbuf_V_addr_1"   --->   Operation 167 'load' 'dwbuf_V_load' <Predicate = (icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i16 %dwbuf_V_load"   --->   Operation 168 'sext' 'sext_ln1193_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 169 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1193 = mul i29 %sext_ln1193_1, i29 %sext_ln1193"   --->   Operation 169 'mul' 'mul_ln1193' <Predicate = (icmp_ln40)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 23> <Delay = 3.25>
ST_28 : Operation 170 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1193 = mul i29 %sext_ln1193_1, i29 %sext_ln1193"   --->   Operation 170 'mul' 'mul_ln1193' <Predicate = (icmp_ln40)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 171 [2/2] (3.25ns)   --->   "%lhs = load i10 %wbuf_V_addr_1"   --->   Operation 171 'load' 'lhs' <Predicate = (icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>

State 29 <SV = 24> <Delay = 5.35>
ST_29 : Operation 172 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1193 = mul i29 %sext_ln1193_1, i29 %sext_ln1193"   --->   Operation 172 'mul' 'mul_ln1193' <Predicate = (icmp_ln40)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 173 [1/2] (3.25ns)   --->   "%lhs = load i10 %wbuf_V_addr_1"   --->   Operation 173 'load' 'lhs' <Predicate = (icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_29 : Operation 174 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0"   --->   Operation 174 'bitconcatenate' 'lhs_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 175 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i29 %lhs_1, i29 %mul_ln1193"   --->   Operation 175 'sub' 'ret_V' <Predicate = (icmp_ln40)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 25> <Delay = 5.35>
ST_30 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [update_weights/main.cpp:40]   --->   Operation 176 'specloopname' 'specloopname_ln40' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 177 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i29 %lhs_1, i29 %mul_ln1193"   --->   Operation 177 'sub' 'ret_V' <Predicate = (icmp_ln40)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 178 'partselect' 'trunc_ln2' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 179 [1/1] (3.25ns)   --->   "%store_ln41 = store i16 %trunc_ln2, i10 %wbuf_V_addr_1" [update_weights/main.cpp:41]   --->   Operation 179 'store' 'store_ln41' <Predicate = (icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_30 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 180 'br' 'br_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 31 <SV = 22> <Delay = 7.30>
ST_31 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln37, void %loop-memcpy-residual-header, void %loop-memcpy-expansion75.preheader" [update_weights/main.cpp:45]   --->   Operation 181 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 182 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln29_1, i32 1, i32 31" [update_weights/main.cpp:29]   --->   Operation 182 'partselect' 'p_cast3' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 183 [1/1] (0.00ns)   --->   "%p_cast3_cast = sext i31 %p_cast3" [update_weights/main.cpp:29]   --->   Operation 183 'sext' 'p_cast3_cast' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 184 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %p_cast3_cast" [update_weights/main.cpp:29]   --->   Operation 184 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 185 [1/1] (7.30ns)   --->   "%empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %sub_ln29_3" [update_weights/main.cpp:29]   --->   Operation 185 'writereq' 'empty_25' <Predicate = (icmp_ln37)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 186 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion75"   --->   Operation 186 'br' 'br_ln0' <Predicate = (icmp_ln37)> <Delay = 1.58>

State 32 <SV = 23> <Delay = 3.49>
ST_32 : Operation 187 [1/1] (0.00ns)   --->   "%loop_index76 = phi i63 %empty_26, void %loop-memcpy-expansion75.split, i63 0, void %loop-memcpy-expansion75.preheader"   --->   Operation 187 'phi' 'loop_index76' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 188 [1/1] (3.49ns)   --->   "%empty_26 = add i63 %loop_index76, i63 1"   --->   Operation 188 'add' 'empty_26' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 189 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 189 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 190 [1/1] (2.78ns)   --->   "%exitcond998 = icmp_eq  i63 %loop_index76, i63 %sext_ln29" [update_weights/main.cpp:29]   --->   Operation 190 'icmp' 'exitcond998' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %exitcond998, void %loop-memcpy-expansion75.split, void %loop-memcpy-expansion.preheader" [update_weights/main.cpp:29]   --->   Operation 191 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 192 [1/1] (0.00ns)   --->   "%empty_27 = trunc i63 %loop_index76"   --->   Operation 192 'trunc' 'empty_27' <Predicate = (!exitcond998)> <Delay = 0.00>
ST_32 : Operation 193 [1/1] (0.00ns)   --->   "%loop_index76_cast_cast = zext i10 %empty_27"   --->   Operation 193 'zext' 'loop_index76_cast_cast' <Predicate = (!exitcond998)> <Delay = 0.00>
ST_32 : Operation 194 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %loop_index76_cast_cast"   --->   Operation 194 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!exitcond998)> <Delay = 0.00>
ST_32 : Operation 195 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i10 %wbuf_V_addr_2"   --->   Operation 195 'load' 'wbuf_V_load' <Predicate = (!exitcond998)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>

State 33 <SV = 24> <Delay = 3.25>
ST_33 : Operation 196 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i10 %wbuf_V_addr_2"   --->   Operation 196 'load' 'wbuf_V_load' <Predicate = (!exitcond998)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>

State 34 <SV = 25> <Delay = 7.30>
ST_34 : Operation 197 [1/1] (7.30ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_2, i16 %wbuf_V_load, i2 3" [update_weights/main.cpp:29]   --->   Operation 197 'write' 'write_ln29' <Predicate = (!exitcond998)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion75"   --->   Operation 198 'br' 'br_ln0' <Predicate = (!exitcond998)> <Delay = 0.00>

State 35 <SV = 24> <Delay = 7.30>
ST_35 : Operation 199 [5/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [update_weights/main.cpp:29]   --->   Operation 199 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 200 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln29, i32 1, i32 31" [update_weights/main.cpp:29]   --->   Operation 200 'partselect' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 201 [1/1] (0.00ns)   --->   "%p_cast4_cast = sext i31 %p_cast4" [update_weights/main.cpp:29]   --->   Operation 201 'sext' 'p_cast4_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 202 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %p_cast4_cast" [update_weights/main.cpp:29]   --->   Operation 202 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 203 [1/1] (7.30ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %sub_ln29_3" [update_weights/main.cpp:29]   --->   Operation 203 'writereq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 25> <Delay = 7.30>
ST_36 : Operation 204 [4/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [update_weights/main.cpp:29]   --->   Operation 204 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 26> <Delay = 7.30>
ST_37 : Operation 205 [3/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [update_weights/main.cpp:29]   --->   Operation 205 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 27> <Delay = 7.30>
ST_38 : Operation 206 [2/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [update_weights/main.cpp:29]   --->   Operation 206 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 28> <Delay = 7.30>
ST_39 : Operation 207 [1/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [update_weights/main.cpp:29]   --->   Operation 207 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 208 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 208 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 40 <SV = 29> <Delay = 3.49>
ST_40 : Operation 209 [1/1] (0.00ns)   --->   "%loop_index = phi i63 %empty_28, void %loop-memcpy-expansion.split, i63 0, void %loop-memcpy-expansion.preheader"   --->   Operation 209 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 210 [1/1] (3.49ns)   --->   "%empty_28 = add i63 %loop_index, i63 1"   --->   Operation 210 'add' 'empty_28' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 211 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 211 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 212 [1/1] (2.78ns)   --->   "%exitcond1019 = icmp_eq  i63 %loop_index, i63 %sext_ln29" [update_weights/main.cpp:29]   --->   Operation 212 'icmp' 'exitcond1019' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %exitcond1019, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit" [update_weights/main.cpp:29]   --->   Operation 213 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 214 [1/1] (0.00ns)   --->   "%empty_29 = trunc i63 %loop_index"   --->   Operation 214 'trunc' 'empty_29' <Predicate = (!exitcond1019)> <Delay = 0.00>
ST_40 : Operation 215 [1/1] (0.00ns)   --->   "%loop_index_cast_cast = zext i10 %empty_29"   --->   Operation 215 'zext' 'loop_index_cast_cast' <Predicate = (!exitcond1019)> <Delay = 0.00>
ST_40 : Operation 216 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %loop_index_cast_cast"   --->   Operation 216 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!exitcond1019)> <Delay = 0.00>
ST_40 : Operation 217 [2/2] (3.25ns)   --->   "%dwbuf_V_load_1 = load i10 %dwbuf_V_addr_2"   --->   Operation 217 'load' 'dwbuf_V_load_1' <Predicate = (!exitcond1019)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>

State 41 <SV = 30> <Delay = 3.25>
ST_41 : Operation 218 [1/2] (3.25ns)   --->   "%dwbuf_V_load_1 = load i10 %dwbuf_V_addr_2"   --->   Operation 218 'load' 'dwbuf_V_load_1' <Predicate = (!exitcond1019)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>

State 42 <SV = 31> <Delay = 7.30>
ST_42 : Operation 219 [1/1] (7.30ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dwbuf_V_load_1, i2 3" [update_weights/main.cpp:29]   --->   Operation 219 'write' 'write_ln29' <Predicate = (!exitcond1019)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 220 'br' 'br_ln0' <Predicate = (!exitcond1019)> <Delay = 0.00>

State 43 <SV = 30> <Delay = 7.30>
ST_43 : Operation 221 [5/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [update_weights/main.cpp:25]   --->   Operation 221 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 31> <Delay = 7.30>
ST_44 : Operation 222 [4/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [update_weights/main.cpp:25]   --->   Operation 222 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 32> <Delay = 7.30>
ST_45 : Operation 223 [3/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [update_weights/main.cpp:25]   --->   Operation 223 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 33> <Delay = 7.30>
ST_46 : Operation 224 [2/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [update_weights/main.cpp:25]   --->   Operation 224 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 34> <Delay = 7.30>
ST_47 : Operation 225 [1/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [update_weights/main.cpp:25]   --->   Operation 225 'writeresp' 'empty_30' <Predicate = (icmp_ln37)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln25 = br void %loop-memcpy-residual-header" [update_weights/main.cpp:25]   --->   Operation 226 'br' 'br_ln25' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_47 : Operation 227 [1/1] (2.55ns)   --->   "%add_ln25_1 = add i32 %indvars_iv, i32 4294966272" [update_weights/main.cpp:25]   --->   Operation 227 'add' 'add_ln25_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 228 [1/1] (2.55ns)   --->   "%add_ln25_2 = add i32 %indvars_iv92, i32 4294966272" [update_weights/main.cpp:25]   --->   Operation 228 'add' 'add_ln25_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 229 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dw]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dim_read               (read          ) [ 001111111111111111111111111111111111111111111111]
lr_read                (read          ) [ 001000000000000000000000000000000000000000000000]
dw_read                (read          ) [ 001111111111111111111111111111111111111111111111]
w_read                 (read          ) [ 001111111111111111111111111111111111111111111111]
wbuf_V                 (alloca        ) [ 001111111111111111111111111111111111111111111111]
dwbuf_V                (alloca        ) [ 001111111111111111111111111111111111111111111111]
spectopmodule_ln0      (spectopmodule ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000000000000]
tmp                    (bitselect     ) [ 000000000000000000000000000000000000000000000000]
sub_ln23               (sub           ) [ 000000000000000000000000000000000000000000000000]
trunc_ln23_1           (partselect    ) [ 000000000000000000000000000000000000000000000000]
zext_ln23              (zext          ) [ 000000000000000000000000000000000000000000000000]
sub_ln23_1             (sub           ) [ 000000000000000000000000000000000000000000000000]
trunc_ln23_2           (partselect    ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_1            (zext          ) [ 000000000000000000000000000000000000000000000000]
select_ln23            (select        ) [ 000000000000000000000000000000000000000000000000]
sext_ln23              (sext          ) [ 000000000000000000000000000000000000000000000000]
num_iters              (add           ) [ 000000000000000000000000000000000000000000000000]
sext_ln1193            (sext          ) [ 000111111111111111111111111111111111111111111111]
xor_ln25               (xor           ) [ 000111111111111111111111111111111111111111111111]
sext_ln25              (sext          ) [ 000111111111111111111111111111111111111111111111]
br_ln25                (br            ) [ 001111111111111111111111111111111111111111111111]
k                      (phi           ) [ 000100000000000000000000000000000000000000000000]
indvars_iv92           (phi           ) [ 000111111111111111111111111111111111111111111111]
indvars_iv             (phi           ) [ 000111111111111111111111111111111111111111111111]
add_ln25               (add           ) [ 001111111111111111111111111111111111111111111111]
icmp_ln25              (icmp          ) [ 000111111111111111111111111111111111111111111111]
br_ln25                (br            ) [ 000000000000000000000000000000000000000000000000]
shl_ln29               (shl           ) [ 000010000000000000000000000000000000000000000000]
sub_ln29_2             (sub           ) [ 000010000000000000000000000000000000000000000000]
shl_ln29_1             (shl           ) [ 000000000000000000000000000000000000000000000000]
add_ln29               (add           ) [ 000011111111111111111111111111111111000000000000]
add_ln29_1             (add           ) [ 000011111111111111111111111111110000000000000000]
add_ln29_2             (add           ) [ 000000000000000000000000000000000000000000000000]
icmp_ln29_2            (icmp          ) [ 000000000000000000000000000000000000000000000000]
sub_ln29_1             (sub           ) [ 000000000000000000000000000000000000000000000000]
ub                     (select        ) [ 000011111111111111111111111111100000000000000000]
ret_ln50               (ret           ) [ 000000000000000000000000000000000000000000000000]
icmp_ln29              (icmp          ) [ 000000000000000000000000000000000000000000000000]
select_ln29            (select        ) [ 000000000000000000000000000000000000000000000000]
xor_ln29               (xor           ) [ 000000000000000000000000000000000000000000000000]
sub_ln29_3             (sub           ) [ 000001111111111111111111111111111111000000000000]
icmp_ln37              (icmp          ) [ 000001111111111111111111111111111111111111111111]
specloopname_ln25      (specloopname  ) [ 000000000000000000000000000000000000000000000000]
icmp_ln29_1            (icmp          ) [ 000000000000000000000000000000000000000000000000]
select_ln29_1          (select        ) [ 000000000000000000000000000000000000000000000000]
sub_ln29               (sub           ) [ 000000000000000000000000000000000000000000000000]
sext_ln29              (sext          ) [ 000000111111111111111111111111111111111111100000]
br_ln37                (br            ) [ 000000000000000000000000000000000000000000000000]
p_cast                 (partselect    ) [ 000000000000000000000000000000000000000000000000]
p_cast_cast            (sext          ) [ 000000000000000000000000000000000000000000000000]
gmem_addr              (getelementptr ) [ 000000111111111000000000000000000000000000000000]
empty                  (readreq       ) [ 000000000000000000000000000000000000000000000000]
br_ln0                 (br            ) [ 000111111111111111111111111111111111111111111111]
loop_index88           (phi           ) [ 000000000000100000000000000000000000000000000000]
empty_21               (add           ) [ 000111111111111111111111111111111111111111111111]
specpipeline_ln0       (specpipeline  ) [ 000000000000000000000000000000000000000000000000]
exitcond5              (icmp          ) [ 000111111111111111111111111111111111111111111111]
br_ln29                (br            ) [ 000000000000000000000000000000000000000000000000]
empty_22               (trunc         ) [ 000000000000111000000000000000000000000000000000]
gmem_addr_read         (read          ) [ 000000000000101000000000000000000000000000000000]
loop_index88_cast_cast (zext          ) [ 000000000000000000000000000000000000000000000000]
wbuf_V_addr            (getelementptr ) [ 000000000000000000000000000000000000000000000000]
store_ln29             (store         ) [ 000000000000000000000000000000000000000000000000]
br_ln0                 (br            ) [ 000111111111111111111111111111111111111111111111]
p_cast1                (partselect    ) [ 000000000000000000000000000000000000000000000000]
p_cast1_cast           (sext          ) [ 000000000000000000000000000000000000000000000000]
gmem_addr_1            (getelementptr ) [ 000000000000000011111111100000000000000000000000]
empty_33               (readreq       ) [ 000000000000000000000000000000000000000000000000]
br_ln0                 (br            ) [ 000111111111111111111111111111111111111111111111]
loop_index82           (phi           ) [ 000000000000000000000010000000000000000000000000]
empty_23               (add           ) [ 000111111111111111111111111111111111111111111111]
specpipeline_ln0       (specpipeline  ) [ 000000000000000000000000000000000000000000000000]
exitcond956            (icmp          ) [ 000111111111111111111111111111111111111111111111]
br_ln29                (br            ) [ 000000000000000000000000000000000000000000000000]
empty_24               (trunc         ) [ 000000000000000000000011100000000000000000000000]
gmem_addr_1_read       (read          ) [ 000000000000000000000010100000000000000000000000]
loop_index82_cast_cast (zext          ) [ 000000000000000000000000000000000000000000000000]
dwbuf_V_addr           (getelementptr ) [ 000000000000000000000000000000000000000000000000]
store_ln29             (store         ) [ 000000000000000000000000000000000000000000000000]
br_ln0                 (br            ) [ 000111111111111111111111111111111111111111111111]
br_ln0                 (br            ) [ 000000000000000000000000000000000000000000000000]
br_ln40                (br            ) [ 000111111111111111111111111111111111111111111111]
i                      (phi           ) [ 000000000000000000000000001000000000000000000000]
add_ln40               (add           ) [ 000111111111111111111111111111111111111111111111]
i_cast                 (zext          ) [ 000000000000000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline  ) [ 000000000000000000000000000000000000000000000000]
icmp_ln40              (icmp          ) [ 000111111111111111111111111111111111111111111111]
br_ln40                (br            ) [ 000000000000000000000000000000000000000000000000]
trunc_ln1118           (trunc         ) [ 000000000000000000000000000000000000000000000000]
zext_ln1118            (zext          ) [ 000000000000000000000000000000000000000000000000]
dwbuf_V_addr_1         (getelementptr ) [ 000000000000000000000000001100000000000000000000]
wbuf_V_addr_1          (getelementptr ) [ 000000000000000000000000001111100000000000000000]
store_ln42             (store         ) [ 000000000000000000000000000000000000000000000000]
dwbuf_V_load           (load          ) [ 000000000000000000000000000000000000000000000000]
sext_ln1193_1          (sext          ) [ 000000000000000000000000001011000000000000000000]
mul_ln1193             (mul           ) [ 000000000000000000000000001000100000000000000000]
lhs                    (load          ) [ 000000000000000000000000000000000000000000000000]
lhs_1                  (bitconcatenate) [ 000000000000000000000000001000100000000000000000]
specloopname_ln40      (specloopname  ) [ 000000000000000000000000000000000000000000000000]
ret_V                  (sub           ) [ 000000000000000000000000000000000000000000000000]
trunc_ln2              (partselect    ) [ 000000000000000000000000000000000000000000000000]
store_ln41             (store         ) [ 000000000000000000000000000000000000000000000000]
br_ln0                 (br            ) [ 000111111111111111111111111111111111111111111111]
br_ln45                (br            ) [ 000000000000000000000000000000000000000000000000]
p_cast3                (partselect    ) [ 000000000000000000000000000000000000000000000000]
p_cast3_cast           (sext          ) [ 000000000000000000000000000000000000000000000000]
gmem_addr_2            (getelementptr ) [ 000000000000000000000000000000001111111100000000]
empty_25               (writereq      ) [ 000000000000000000000000000000000000000000000000]
br_ln0                 (br            ) [ 000111111111111111111111111111111111111111111111]
loop_index76           (phi           ) [ 000000000000000000000000000000001000000000000000]
empty_26               (add           ) [ 000111111111111111111111111111111111111111111111]
specpipeline_ln0       (specpipeline  ) [ 000000000000000000000000000000000000000000000000]
exitcond998            (icmp          ) [ 000111111111111111111111111111111111111111111111]
br_ln29                (br            ) [ 000000000000000000000000000000000000000000000000]
empty_27               (trunc         ) [ 000000000000000000000000000000000000000000000000]
loop_index76_cast_cast (zext          ) [ 000000000000000000000000000000000000000000000000]
wbuf_V_addr_2          (getelementptr ) [ 000000000000000000000000000000001100000000000000]
wbuf_V_load            (load          ) [ 000000000000000000000000000000001010000000000000]
write_ln29             (write         ) [ 000000000000000000000000000000000000000000000000]
br_ln0                 (br            ) [ 000111111111111111111111111111111111111111111111]
p_cast4                (partselect    ) [ 000000000000000000000000000000000000000000000000]
p_cast4_cast           (sext          ) [ 000000000000000000000000000000000000000000000000]
gmem_addr_3            (getelementptr ) [ 000111111111111111111111111111110000111111111111]
empty_32               (writereq      ) [ 000000000000000000000000000000000000000000000000]
empty_31               (writeresp     ) [ 000000000000000000000000000000000000000000000000]
br_ln0                 (br            ) [ 000111111111111111111111111111111111111111111111]
loop_index             (phi           ) [ 000000000000000000000000000000000000000010000000]
empty_28               (add           ) [ 000111111111111111111111111111111111111111111111]
specpipeline_ln0       (specpipeline  ) [ 000000000000000000000000000000000000000000000000]
exitcond1019           (icmp          ) [ 000111111111111111111111111111111111111111111111]
br_ln29                (br            ) [ 000000000000000000000000000000000000000000000000]
empty_29               (trunc         ) [ 000000000000000000000000000000000000000000000000]
loop_index_cast_cast   (zext          ) [ 000000000000000000000000000000000000000000000000]
dwbuf_V_addr_2         (getelementptr ) [ 000000000000000000000000000000000000000011000000]
dwbuf_V_load_1         (load          ) [ 000000000000000000000000000000000000000010100000]
write_ln29             (write         ) [ 000000000000000000000000000000000000000000000000]
br_ln0                 (br            ) [ 000111111111111111111111111111111111111111111111]
empty_30               (writeresp     ) [ 000000000000000000000000000000000000000000000000]
br_ln25                (br            ) [ 000000000000000000000000000000000000000000000000]
add_ln25_1             (add           ) [ 001111111111111111111111111111111111111111111111]
add_ln25_2             (add           ) [ 001111111111111111111111111111111111111111111111]
br_ln0                 (br            ) [ 001111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dw">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dw"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dim">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i16.i13"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="wbuf_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wbuf_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="dwbuf_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dwbuf_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="dim_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="lr_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lr_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="dw_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dw_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="w_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_readreq_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="1"/>
<pin id="154" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="gmem_addr_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="8"/>
<pin id="159" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/13 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_readreq_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="9"/>
<pin id="165" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_33/15 "/>
</bind>
</comp>

<comp id="167" class="1004" name="gmem_addr_1_read_read_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="8"/>
<pin id="170" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/23 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_writeresp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="19"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_25/31 empty_31/35 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln29_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="3"/>
<pin id="181" dir="0" index="2" bw="16" slack="1"/>
<pin id="182" dir="0" index="3" bw="1" slack="0"/>
<pin id="183" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/34 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_writeresp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="21"/>
<pin id="191" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_32/35 empty_30/43 "/>
</bind>
</comp>

<comp id="193" class="1004" name="write_ln29_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="7"/>
<pin id="196" dir="0" index="2" bw="16" slack="1"/>
<pin id="197" dir="0" index="3" bw="1" slack="0"/>
<pin id="198" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/42 "/>
</bind>
</comp>

<comp id="202" class="1004" name="wbuf_V_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="10" slack="0"/>
<pin id="206" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr/14 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="0"/>
<pin id="240" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="241" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="242" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="243" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln29/14 lhs/28 store_ln41/30 wbuf_V_load/32 "/>
</bind>
</comp>

<comp id="214" class="1004" name="dwbuf_V_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="10" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr/24 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln29/24 dwbuf_V_load/26 store_ln42/26 dwbuf_V_load_1/40 "/>
</bind>
</comp>

<comp id="226" class="1004" name="dwbuf_V_addr_1_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_1/26 "/>
</bind>
</comp>

<comp id="233" class="1004" name="wbuf_V_addr_1_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_1/26 "/>
</bind>
</comp>

<comp id="244" class="1004" name="wbuf_V_addr_2_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="10" slack="0"/>
<pin id="248" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_2/32 "/>
</bind>
</comp>

<comp id="251" class="1004" name="dwbuf_V_addr_2_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="10" slack="0"/>
<pin id="255" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_2/40 "/>
</bind>
</comp>

<comp id="258" class="1005" name="k_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="k_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="269" class="1005" name="indvars_iv92_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv92 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="indvars_iv92_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="32" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv92/3 "/>
</bind>
</comp>

<comp id="281" class="1005" name="indvars_iv_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="indvars_iv_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="32" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="loop_index88_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="63" slack="1"/>
<pin id="295" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="loop_index88 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="loop_index88_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="63" slack="0"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="1" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index88/12 "/>
</bind>
</comp>

<comp id="304" class="1005" name="loop_index82_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="63" slack="1"/>
<pin id="306" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="loop_index82 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="loop_index82_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="63" slack="0"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="1" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index82/22 "/>
</bind>
</comp>

<comp id="315" class="1005" name="i_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="31" slack="1"/>
<pin id="317" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="i_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="31" slack="0"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/26 "/>
</bind>
</comp>

<comp id="326" class="1005" name="loop_index76_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="63" slack="1"/>
<pin id="328" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="loop_index76 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="loop_index76_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="63" slack="0"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="1" slack="1"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index76/32 "/>
</bind>
</comp>

<comp id="337" class="1005" name="loop_index_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="63" slack="1"/>
<pin id="339" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="loop_index (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="loop_index_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="63" slack="0"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="1" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index/40 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="31" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="2"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="0" index="3" bw="6" slack="0"/>
<pin id="353" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/5 p_cast3/31 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="31" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="10"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="0" index="3" bw="6" slack="0"/>
<pin id="362" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast1/15 p_cast4/35 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="1"/>
<pin id="369" dir="0" index="2" bw="6" slack="0"/>
<pin id="370" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sub_ln23_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="1"/>
<pin id="376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln23_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="22" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="0" index="3" bw="6" slack="0"/>
<pin id="383" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_1/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln23_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="22" slack="0"/>
<pin id="390" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sub_ln23_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="22" slack="0"/>
<pin id="395" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_1/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln23_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="22" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="1"/>
<pin id="401" dir="0" index="2" bw="5" slack="0"/>
<pin id="402" dir="0" index="3" bw="6" slack="0"/>
<pin id="403" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_2/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln23_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="22" slack="0"/>
<pin id="409" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln23_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="23" slack="0"/>
<pin id="414" dir="0" index="2" bw="22" slack="0"/>
<pin id="415" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln23_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="23" slack="0"/>
<pin id="421" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="num_iters_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="23" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_iters/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sext_ln1193_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="1"/>
<pin id="431" dir="1" index="1" bw="29" slack="21"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="xor_ln25_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_ln25_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="24" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln25_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln25_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="24" slack="1"/>
<pin id="450" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="shl_ln29_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="5" slack="0"/>
<pin id="455" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln29/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sub_ln29_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="12" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_2/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="shl_ln29_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="5" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln29_1/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln29_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="2"/>
<pin id="473" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln29_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="2"/>
<pin id="478" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln29_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="12" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln29_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="2"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_2/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sub_ln29_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="2"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_1/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="ub_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="0" index="2" bw="12" slack="0"/>
<pin id="500" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ub/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln29_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="0" index="1" bw="32" slack="2"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln29_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="1"/>
<pin id="511" dir="0" index="2" bw="32" slack="2"/>
<pin id="512" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="xor_ln29_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sub_ln29_3_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_3/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln37_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln29_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="2"/>
<pin id="532" dir="0" index="1" bw="32" slack="3"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln29_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="2"/>
<pin id="538" dir="0" index="2" bw="32" slack="3"/>
<pin id="539" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sub_ln29_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="2"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sext_ln29_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="1" index="1" bw="63" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_cast_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="31" slack="0"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="gmem_addr_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="0" index="1" bw="31" slack="0"/>
<pin id="559" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="empty_21_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="63" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_21/12 "/>
</bind>
</comp>

<comp id="569" class="1004" name="exitcond5_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="63" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="7"/>
<pin id="572" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/12 "/>
</bind>
</comp>

<comp id="574" class="1004" name="empty_22_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="63" slack="0"/>
<pin id="576" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_22/12 "/>
</bind>
</comp>

<comp id="578" class="1004" name="loop_index88_cast_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="2"/>
<pin id="580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index88_cast_cast/14 "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_cast1_cast_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="31" slack="0"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast1_cast/15 "/>
</bind>
</comp>

<comp id="586" class="1004" name="gmem_addr_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="0"/>
<pin id="588" dir="0" index="1" bw="31" slack="0"/>
<pin id="589" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/15 "/>
</bind>
</comp>

<comp id="593" class="1004" name="empty_23_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="63" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_23/22 "/>
</bind>
</comp>

<comp id="599" class="1004" name="exitcond956_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="63" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="15"/>
<pin id="602" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond956/22 "/>
</bind>
</comp>

<comp id="604" class="1004" name="empty_24_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="63" slack="0"/>
<pin id="606" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_24/22 "/>
</bind>
</comp>

<comp id="608" class="1004" name="loop_index82_cast_cast_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="2"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index82_cast_cast/24 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln40_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="31" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/26 "/>
</bind>
</comp>

<comp id="618" class="1004" name="i_cast_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="31" slack="0"/>
<pin id="620" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/26 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln40_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="31" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="19"/>
<pin id="625" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/26 "/>
</bind>
</comp>

<comp id="627" class="1004" name="trunc_ln1118_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="31" slack="0"/>
<pin id="629" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/26 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln1118_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="0"/>
<pin id="633" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/26 "/>
</bind>
</comp>

<comp id="637" class="1004" name="sext_ln1193_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/27 "/>
</bind>
</comp>

<comp id="641" class="1004" name="lhs_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="29" slack="0"/>
<pin id="643" dir="0" index="1" bw="16" slack="0"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/29 "/>
</bind>
</comp>

<comp id="649" class="1004" name="trunc_ln2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="0"/>
<pin id="651" dir="0" index="1" bw="29" slack="0"/>
<pin id="652" dir="0" index="2" bw="5" slack="0"/>
<pin id="653" dir="0" index="3" bw="6" slack="0"/>
<pin id="654" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/30 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_cast3_cast_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="31" slack="0"/>
<pin id="661" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast3_cast/31 "/>
</bind>
</comp>

<comp id="663" class="1004" name="gmem_addr_2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="0"/>
<pin id="665" dir="0" index="1" bw="31" slack="0"/>
<pin id="666" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/31 "/>
</bind>
</comp>

<comp id="670" class="1004" name="empty_26_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="63" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_26/32 "/>
</bind>
</comp>

<comp id="676" class="1004" name="exitcond998_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="63" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="19"/>
<pin id="679" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond998/32 "/>
</bind>
</comp>

<comp id="681" class="1004" name="empty_27_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="63" slack="0"/>
<pin id="683" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_27/32 "/>
</bind>
</comp>

<comp id="685" class="1004" name="loop_index76_cast_cast_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="0"/>
<pin id="687" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index76_cast_cast/32 "/>
</bind>
</comp>

<comp id="690" class="1004" name="p_cast4_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="31" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast4_cast/35 "/>
</bind>
</comp>

<comp id="694" class="1004" name="gmem_addr_3_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="16" slack="0"/>
<pin id="696" dir="0" index="1" bw="31" slack="0"/>
<pin id="697" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/35 "/>
</bind>
</comp>

<comp id="701" class="1004" name="empty_28_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="63" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_28/40 "/>
</bind>
</comp>

<comp id="707" class="1004" name="exitcond1019_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="63" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="25"/>
<pin id="710" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1019/40 "/>
</bind>
</comp>

<comp id="712" class="1004" name="empty_29_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="63" slack="0"/>
<pin id="714" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_29/40 "/>
</bind>
</comp>

<comp id="716" class="1004" name="loop_index_cast_cast_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="10" slack="0"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast_cast/40 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln25_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="32"/>
<pin id="723" dir="0" index="1" bw="11" slack="0"/>
<pin id="724" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/47 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln25_2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="32"/>
<pin id="729" dir="0" index="1" bw="11" slack="0"/>
<pin id="730" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_2/47 "/>
</bind>
</comp>

<comp id="733" class="1007" name="grp_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="0"/>
<pin id="735" dir="0" index="1" bw="16" slack="21"/>
<pin id="736" dir="0" index="2" bw="29" slack="0"/>
<pin id="737" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/27 ret_V/29 "/>
</bind>
</comp>

<comp id="741" class="1005" name="dim_read_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="751" class="1005" name="lr_read_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="1"/>
<pin id="753" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lr_read "/>
</bind>
</comp>

<comp id="756" class="1005" name="dw_read_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="2"/>
<pin id="758" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="dw_read "/>
</bind>
</comp>

<comp id="761" class="1005" name="w_read_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="2"/>
<pin id="763" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w_read "/>
</bind>
</comp>

<comp id="766" class="1005" name="sext_ln1193_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="29" slack="21"/>
<pin id="768" dir="1" index="1" bw="29" slack="21"/>
</pin_list>
<bind>
<opset="sext_ln1193 "/>
</bind>
</comp>

<comp id="771" class="1005" name="xor_ln25_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="2"/>
<pin id="773" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln25 "/>
</bind>
</comp>

<comp id="779" class="1005" name="sext_ln25_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25 "/>
</bind>
</comp>

<comp id="784" class="1005" name="add_ln25_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="792" class="1005" name="shl_ln29_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln29 "/>
</bind>
</comp>

<comp id="797" class="1005" name="sub_ln29_2_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln29_2 "/>
</bind>
</comp>

<comp id="803" class="1005" name="add_ln29_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="10"/>
<pin id="805" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="808" class="1005" name="add_ln29_1_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="2"/>
<pin id="810" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln29_1 "/>
</bind>
</comp>

<comp id="813" class="1005" name="ub_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ub "/>
</bind>
</comp>

<comp id="819" class="1005" name="sub_ln29_3_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln29_3 "/>
</bind>
</comp>

<comp id="827" class="1005" name="icmp_ln37_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="831" class="1005" name="sext_ln29_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="63" slack="7"/>
<pin id="833" dir="1" index="1" bw="63" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln29 "/>
</bind>
</comp>

<comp id="839" class="1005" name="gmem_addr_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="1"/>
<pin id="841" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="845" class="1005" name="empty_21_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="63" slack="0"/>
<pin id="847" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="empty_21 "/>
</bind>
</comp>

<comp id="850" class="1005" name="exitcond5_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="1"/>
<pin id="852" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="854" class="1005" name="empty_22_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="10" slack="2"/>
<pin id="856" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

<comp id="859" class="1005" name="gmem_addr_read_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="1"/>
<pin id="861" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="864" class="1005" name="gmem_addr_1_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="1"/>
<pin id="866" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="empty_23_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="63" slack="0"/>
<pin id="872" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="875" class="1005" name="exitcond956_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="1"/>
<pin id="877" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond956 "/>
</bind>
</comp>

<comp id="879" class="1005" name="empty_24_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="10" slack="2"/>
<pin id="881" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="empty_24 "/>
</bind>
</comp>

<comp id="884" class="1005" name="gmem_addr_1_read_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="1"/>
<pin id="886" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="889" class="1005" name="add_ln40_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="31" slack="0"/>
<pin id="891" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="894" class="1005" name="icmp_ln40_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="898" class="1005" name="dwbuf_V_addr_1_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="10" slack="1"/>
<pin id="900" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="903" class="1005" name="wbuf_V_addr_1_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="10" slack="2"/>
<pin id="905" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="909" class="1005" name="sext_ln1193_1_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="29" slack="1"/>
<pin id="911" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1193_1 "/>
</bind>
</comp>

<comp id="914" class="1005" name="lhs_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="29" slack="1"/>
<pin id="916" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="gmem_addr_2_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="2"/>
<pin id="921" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="925" class="1005" name="empty_26_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="63" slack="0"/>
<pin id="927" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="930" class="1005" name="exitcond998_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="1"/>
<pin id="932" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond998 "/>
</bind>
</comp>

<comp id="934" class="1005" name="wbuf_V_addr_2_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="10" slack="1"/>
<pin id="936" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="939" class="1005" name="wbuf_V_load_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="16" slack="1"/>
<pin id="941" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_load "/>
</bind>
</comp>

<comp id="944" class="1005" name="gmem_addr_3_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="16" slack="6"/>
<pin id="946" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="950" class="1005" name="empty_28_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="63" slack="0"/>
<pin id="952" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="empty_28 "/>
</bind>
</comp>

<comp id="955" class="1005" name="exitcond1019_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="1"/>
<pin id="957" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1019 "/>
</bind>
</comp>

<comp id="959" class="1005" name="dwbuf_V_addr_2_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="10" slack="1"/>
<pin id="961" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="964" class="1005" name="dwbuf_V_load_1_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="16" slack="1"/>
<pin id="966" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_load_1 "/>
</bind>
</comp>

<comp id="969" class="1005" name="add_ln25_1_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_1 "/>
</bind>
</comp>

<comp id="974" class="1005" name="add_ln25_2_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="78" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="88" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="78" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="88" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="108" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="110" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="112" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="186"><net_src comp="114" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="192"><net_src comp="108" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="110" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="112" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="201"><net_src comp="114" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="226" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="94" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="244" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="251" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="66" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="273" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="284"><net_src comp="64" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="285" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="296"><net_src comp="80" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="307"><net_src comp="80" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="318"><net_src comp="90" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="80" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="80" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="76" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="14" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="356"><net_src comp="54" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="363"><net_src comp="76" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="14" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="371"><net_src comp="52" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="54" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="24" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="56" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="373" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="58" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="391"><net_src comp="378" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="60" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="388" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="56" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="58" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="406"><net_src comp="54" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="410"><net_src comp="398" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="366" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="392" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="62" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="436"><net_src comp="64" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="423" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="262" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="14" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="262" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="262" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="58" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="66" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="262" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="68" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="464" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="452" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="70" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="452" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="486" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="70" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="513"><net_src comp="504" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="64" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="508" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="24" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="269" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="269" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="281" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="535" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="348" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="0" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="562"><net_src comp="556" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="567"><net_src comp="297" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="82" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="297" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="297" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="578" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="585"><net_src comp="357" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="0" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="582" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="586" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="597"><net_src comp="308" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="82" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="308" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="308" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="608" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="616"><net_src comp="319" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="92" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="319" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="319" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="640"><net_src comp="220" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="96" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="208" pin="7"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="98" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="655"><net_src comp="102" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="104" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="657"><net_src comp="106" pin="0"/><net_sink comp="649" pin=3"/></net>

<net id="658"><net_src comp="649" pin="4"/><net_sink comp="208" pin=1"/></net>

<net id="662"><net_src comp="348" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="0" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="659" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="669"><net_src comp="663" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="674"><net_src comp="330" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="82" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="330" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="330" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="681" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="693"><net_src comp="357" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="0" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="690" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="700"><net_src comp="694" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="705"><net_src comp="341" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="82" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="341" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="341" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="712" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="725"><net_src comp="281" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="116" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="269" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="116" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="637" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="641" pin="3"/><net_sink comp="733" pin=2"/></net>

<net id="740"><net_src comp="733" pin="3"/><net_sink comp="649" pin=1"/></net>

<net id="744"><net_src comp="126" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="748"><net_src comp="741" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="749"><net_src comp="741" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="750"><net_src comp="741" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="754"><net_src comp="132" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="759"><net_src comp="138" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="764"><net_src comp="144" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="769"><net_src comp="429" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="774"><net_src comp="432" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="778"><net_src comp="771" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="782"><net_src comp="437" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="787"><net_src comp="441" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="795"><net_src comp="452" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="800"><net_src comp="458" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="806"><net_src comp="470" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="811"><net_src comp="475" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="816"><net_src comp="496" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="822"><net_src comp="519" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="825"><net_src comp="819" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="826"><net_src comp="819" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="830"><net_src comp="525" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="548" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="837"><net_src comp="831" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="838"><net_src comp="831" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="842"><net_src comp="556" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="848"><net_src comp="563" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="853"><net_src comp="569" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="574" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="862"><net_src comp="156" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="867"><net_src comp="586" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="873"><net_src comp="593" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="878"><net_src comp="599" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="604" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="887"><net_src comp="167" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="892"><net_src comp="612" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="897"><net_src comp="622" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="226" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="906"><net_src comp="233" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="912"><net_src comp="637" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="917"><net_src comp="641" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="922"><net_src comp="663" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="928"><net_src comp="670" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="933"><net_src comp="676" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="244" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="942"><net_src comp="208" pin="7"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="947"><net_src comp="694" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="953"><net_src comp="701" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="958"><net_src comp="707" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="251" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="967"><net_src comp="220" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="972"><net_src comp="721" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="977"><net_src comp="727" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="273" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {31 34 35 36 37 38 39 42 43 44 45 46 47 }
 - Input state : 
	Port: update_weights : gmem | {5 6 7 8 9 10 11 13 15 16 17 18 19 20 21 23 }
	Port: update_weights : w | {1 }
	Port: update_weights : dw | {1 }
	Port: update_weights : lr | {1 }
	Port: update_weights : dim | {1 }
  - Chain level:
	State 1
	State 2
		trunc_ln23_1 : 1
		zext_ln23 : 2
		sub_ln23_1 : 3
		zext_ln23_1 : 1
		select_ln23 : 4
		sext_ln23 : 5
		num_iters : 6
		sext_ln25 : 7
	State 3
		add_ln25 : 1
		icmp_ln25 : 1
		br_ln25 : 2
		shl_ln29 : 1
		sub_ln29_2 : 1
		shl_ln29_1 : 1
		add_ln29 : 1
		add_ln29_1 : 1
		add_ln29_2 : 1
		icmp_ln29_2 : 2
		sub_ln29_1 : 1
		ub : 3
	State 4
		select_ln29 : 1
		sub_ln29_3 : 2
	State 5
		select_ln29_1 : 1
		sub_ln29 : 2
		sext_ln29 : 3
		p_cast_cast : 1
		gmem_addr : 2
		empty : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		empty_21 : 1
		exitcond5 : 1
		br_ln29 : 2
		empty_22 : 1
	State 13
	State 14
		wbuf_V_addr : 1
		store_ln29 : 2
	State 15
		p_cast1_cast : 1
		gmem_addr_1 : 2
		empty_33 : 3
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		empty_23 : 1
		exitcond956 : 1
		br_ln29 : 2
		empty_24 : 1
	State 23
	State 24
		dwbuf_V_addr : 1
		store_ln29 : 2
	State 25
	State 26
		add_ln40 : 1
		i_cast : 1
		icmp_ln40 : 2
		br_ln40 : 3
		trunc_ln1118 : 1
		zext_ln1118 : 2
		dwbuf_V_addr_1 : 3
		dwbuf_V_load : 4
		wbuf_V_addr_1 : 3
		store_ln42 : 4
	State 27
		sext_ln1193_1 : 1
		mul_ln1193 : 2
	State 28
	State 29
		lhs_1 : 1
		ret_V : 2
	State 30
		trunc_ln2 : 1
		store_ln41 : 2
	State 31
		p_cast3_cast : 1
		gmem_addr_2 : 2
		empty_25 : 3
	State 32
		empty_26 : 1
		exitcond998 : 1
		br_ln29 : 2
		empty_27 : 1
		loop_index76_cast_cast : 2
		wbuf_V_addr_2 : 3
		wbuf_V_load : 4
	State 33
	State 34
	State 35
		p_cast4_cast : 1
		gmem_addr_3 : 2
		empty_32 : 3
	State 36
	State 37
	State 38
	State 39
	State 40
		empty_28 : 1
		exitcond1019 : 1
		br_ln29 : 2
		empty_29 : 1
		loop_index_cast_cast : 2
		dwbuf_V_addr_2 : 3
		dwbuf_V_load_1 : 4
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        num_iters_fu_423       |    0    |    0    |    30   |
|          |        add_ln25_fu_441        |    0    |    0    |    39   |
|          |        add_ln29_fu_470        |    0    |    0    |    39   |
|          |       add_ln29_1_fu_475       |    0    |    0    |    39   |
|          |       add_ln29_2_fu_480       |    0    |    0    |    39   |
|    add   |        empty_21_fu_563        |    0    |    0    |    70   |
|          |        empty_23_fu_593        |    0    |    0    |    70   |
|          |        add_ln40_fu_612        |    0    |    0    |    38   |
|          |        empty_26_fu_670        |    0    |    0    |    70   |
|          |        empty_28_fu_701        |    0    |    0    |    70   |
|          |       add_ln25_1_fu_721       |    0    |    0    |    39   |
|          |       add_ln25_2_fu_727       |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |        sub_ln23_fu_373        |    0    |    0    |    39   |
|          |       sub_ln23_1_fu_392       |    0    |    0    |    29   |
|    sub   |       sub_ln29_2_fu_458       |    0    |    0    |    39   |
|          |       sub_ln29_1_fu_491       |    0    |    0    |    39   |
|          |       sub_ln29_3_fu_519       |    0    |    0    |    39   |
|          |        sub_ln29_fu_542        |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln25_fu_447       |    0    |    0    |    18   |
|          |       icmp_ln29_2_fu_486      |    0    |    0    |    18   |
|          |        icmp_ln29_fu_504       |    0    |    0    |    18   |
|          |        icmp_ln37_fu_525       |    0    |    0    |    18   |
|   icmp   |       icmp_ln29_1_fu_530      |    0    |    0    |    18   |
|          |        exitcond5_fu_569       |    0    |    0    |    28   |
|          |       exitcond956_fu_599      |    0    |    0    |    28   |
|          |        icmp_ln40_fu_622       |    0    |    0    |    18   |
|          |       exitcond998_fu_676      |    0    |    0    |    28   |
|          |      exitcond1019_fu_707      |    0    |    0    |    28   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln23_fu_411      |    0    |    0    |    23   |
|  select  |           ub_fu_496           |    0    |    0    |    32   |
|          |       select_ln29_fu_508      |    0    |    0    |    32   |
|          |      select_ln29_1_fu_535     |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln25_fu_432        |    0    |    0    |    32   |
|          |        xor_ln29_fu_514        |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|  mulsub  |           grp_fu_733          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      dim_read_read_fu_126     |    0    |    0    |    0    |
|          |      lr_read_read_fu_132      |    0    |    0    |    0    |
|   read   |      dw_read_read_fu_138      |    0    |    0    |    0    |
|          |       w_read_read_fu_144      |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_156  |    0    |    0    |    0    |
|          |  gmem_addr_1_read_read_fu_167 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_150      |    0    |    0    |    0    |
|          |       grp_readreq_fu_161      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_172     |    0    |    0    |    0    |
|          |      grp_writeresp_fu_187     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln29_write_fu_178    |    0    |    0    |    0    |
|          |    write_ln29_write_fu_193    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_348          |    0    |    0    |    0    |
|          |           grp_fu_357          |    0    |    0    |    0    |
|partselect|      trunc_ln23_1_fu_378      |    0    |    0    |    0    |
|          |      trunc_ln23_2_fu_398      |    0    |    0    |    0    |
|          |        trunc_ln2_fu_649       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|           tmp_fu_366          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln23_fu_388       |    0    |    0    |    0    |
|          |       zext_ln23_1_fu_407      |    0    |    0    |    0    |
|          | loop_index88_cast_cast_fu_578 |    0    |    0    |    0    |
|   zext   | loop_index82_cast_cast_fu_608 |    0    |    0    |    0    |
|          |         i_cast_fu_618         |    0    |    0    |    0    |
|          |       zext_ln1118_fu_631      |    0    |    0    |    0    |
|          | loop_index76_cast_cast_fu_685 |    0    |    0    |    0    |
|          |  loop_index_cast_cast_fu_716  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln23_fu_419       |    0    |    0    |    0    |
|          |       sext_ln1193_fu_429      |    0    |    0    |    0    |
|          |        sext_ln25_fu_437       |    0    |    0    |    0    |
|          |        sext_ln29_fu_548       |    0    |    0    |    0    |
|   sext   |       p_cast_cast_fu_552      |    0    |    0    |    0    |
|          |      p_cast1_cast_fu_582      |    0    |    0    |    0    |
|          |      sext_ln1193_1_fu_637     |    0    |    0    |    0    |
|          |      p_cast3_cast_fu_659      |    0    |    0    |    0    |
|          |      p_cast4_cast_fu_690      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    shl   |        shl_ln29_fu_452        |    0    |    0    |    0    |
|          |       shl_ln29_1_fu_464       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        empty_22_fu_574        |    0    |    0    |    0    |
|          |        empty_24_fu_604        |    0    |    0    |    0    |
|   trunc  |      trunc_ln1118_fu_627      |    0    |    0    |    0    |
|          |        empty_27_fu_681        |    0    |    0    |    0    |
|          |        empty_29_fu_712        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          lhs_1_fu_641         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   1209  |
|----------|-------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|dwbuf_V|    1   |    0   |    0   |
| wbuf_V|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    2   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln25_1_reg_969   |   32   |
|   add_ln25_2_reg_974   |   32   |
|    add_ln25_reg_784    |   32   |
|   add_ln29_1_reg_808   |   32   |
|    add_ln29_reg_803    |   32   |
|    add_ln40_reg_889    |   31   |
|    dim_read_reg_741    |   32   |
|     dw_read_reg_756    |   32   |
| dwbuf_V_addr_1_reg_898 |   10   |
| dwbuf_V_addr_2_reg_959 |   10   |
| dwbuf_V_load_1_reg_964 |   16   |
|    empty_21_reg_845    |   63   |
|    empty_22_reg_854    |   10   |
|    empty_23_reg_870    |   63   |
|    empty_24_reg_879    |   10   |
|    empty_26_reg_925    |   63   |
|    empty_28_reg_950    |   63   |
|  exitcond1019_reg_955  |    1   |
|    exitcond5_reg_850   |    1   |
|   exitcond956_reg_875  |    1   |
|   exitcond998_reg_930  |    1   |
|gmem_addr_1_read_reg_884|   16   |
|   gmem_addr_1_reg_864  |   16   |
|   gmem_addr_2_reg_919  |   16   |
|   gmem_addr_3_reg_944  |   16   |
| gmem_addr_read_reg_859 |   16   |
|    gmem_addr_reg_839   |   16   |
|        i_reg_315       |   31   |
|    icmp_ln37_reg_827   |    1   |
|    icmp_ln40_reg_894   |    1   |
|  indvars_iv92_reg_269  |   32   |
|   indvars_iv_reg_281   |   32   |
|        k_reg_258       |   32   |
|      lhs_1_reg_914     |   29   |
|  loop_index76_reg_326  |   63   |
|  loop_index82_reg_304  |   63   |
|  loop_index88_reg_293  |   63   |
|   loop_index_reg_337   |   63   |
|     lr_read_reg_751    |   16   |
|  sext_ln1193_1_reg_909 |   29   |
|   sext_ln1193_reg_766  |   29   |
|    sext_ln25_reg_779   |   32   |
|    sext_ln29_reg_831   |   63   |
|    shl_ln29_reg_792    |   32   |
|   sub_ln29_2_reg_797   |   32   |
|   sub_ln29_3_reg_819   |   32   |
|       ub_reg_813       |   32   |
|     w_read_reg_761     |   32   |
|  wbuf_V_addr_1_reg_903 |   10   |
|  wbuf_V_addr_2_reg_934 |   10   |
|   wbuf_V_load_reg_939  |   16   |
|    xor_ln25_reg_771    |   32   |
+------------------------+--------+
|          Total         |  1470  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_150  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_readreq_fu_161  |  p1  |   2  |  16  |   32   ||    9    |
| grp_writeresp_fu_172 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_172 |  p1  |   2  |  16  |   32   ||    9    |
| grp_writeresp_fu_187 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_187 |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_208  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_208  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_208  |  p2  |   3  |   0  |    0   ||    14   |
|   grp_access_fu_220  |  p0  |   5  |  10  |   50   ||    25   |
|   grp_access_fu_220  |  p1  |   2  |  16  |   32   ||    9    |
| indvars_iv92_reg_269 |  p0  |   2  |  32  |   64   ||    9    |
|  indvars_iv_reg_281  |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_733      |  p0  |   3  |  16  |   48   ||    14   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   442  || 22.8285 ||   134   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |  1209  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   22   |    -   |   134  |
|  Register |    -   |    -   |    -   |  1470  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   22   |  1470  |  1343  |
+-----------+--------+--------+--------+--------+--------+
