# 21. Introduction


<details>
  <summary> Vitis-DesignFlow: 21. Introduction </summary>

<p align="center" >
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/21_Introduction.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/21_Introduction_2.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/21_Introduction_3.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/21_Introduction_4.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/21_Introduction_5.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/21_Introduction_6.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/21_Introduction_7.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/21_Introduction_8.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/21_Introduction_9.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/21_Introduction_10.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/21_Introduction_11.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/21_Introduction_12.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/21_Introduction_13.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/21_Introduction_14.png" width="45%" >       
  
</p>   

</details>

## Resource

-   [DesignFlow-Introduction-Quiz+Solution.pdf](https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/DesignFlow-Introduction-Quiz%2BSolution.pdf)



---

[Previous](./20_ZyboZ7-20-Board-Vitis-Platform.md) | [Next](./22_Definition.md)