// Seed: 1457502734
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  module_2();
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  module_0(
      id_3
  );
endmodule
module module_2;
  assign id_1 = id_1;
  initial #1 $display(id_1, id_1, id_1 + id_1);
  wire id_4 = id_2;
endmodule
module module_3 (
    input  wor  id_0,
    output tri  id_1,
    input  wire id_2,
    output tri1 id_3
);
  assign id_1 = 1;
  module_2();
endmodule
