Supported PMU models:
	[7, netburst, "Pentium4"]
	[8, netburst_p, "Pentium4 (Prescott)"]
	[11, core, "Intel Core"]
	[14, atom, "Intel Atom"]
	[15, nhm, "Intel Nehalem"]
	[16, nhm_ex, "Intel Nehalem EX"]
	[17, nhm_unc, "Intel Nehalem uncore"]
	[18, ix86arch, "Intel X86 architectural PMU"]
	[51, perf, "perf_events generic PMU"]
	[52, wsm, "Intel Westmere (single-socket)"]
	[53, wsm_dp, "Intel Westmere DP"]
	[54, wsm_unc, "Intel Westmere uncore"]
	[55, amd64_k7, "AMD64 K7"]
	[56, amd64_k8_revb, "AMD64 K8 RevB"]
	[57, amd64_k8_revc, "AMD64 K8 RevC"]
	[58, amd64_k8_revd, "AMD64 K8 RevD"]
	[59, amd64_k8_reve, "AMD64 K8 RevE"]
	[60, amd64_k8_revf, "AMD64 K8 RevF"]
	[61, amd64_k8_revg, "AMD64 K8 RevG"]
	[62, amd64_fam10h_barcelona, "AMD64 Fam10h Barcelona"]
	[63, amd64_fam10h_shanghai, "AMD64 Fam10h Shanghai"]
	[64, amd64_fam10h_istanbul, "AMD64 Fam10h Istanbul"]
	[68, snb, "Intel Sandy Bridge"]
	[69, amd64_fam14h_bobcat, "AMD64 Fam14h Bobcat"]
	[70, amd64_fam15h_interlagos, "AMD64 Fam15h Interlagos"]
	[71, snb_ep, "Intel Sandy Bridge EP"]
	[72, amd64_fam12h_llano, "AMD64 Fam12h Llano"]
	[73, amd64_fam11h_turion, "AMD64 Fam11h Turion"]
	[74, ivb, "Intel Ivy Bridge"]
	[76, snb_unc_cbo0, "Intel Sandy Bridge C-box0 uncore"]
	[77, snb_unc_cbo1, "Intel Sandy Bridge C-box1 uncore"]
	[78, snb_unc_cbo2, "Intel Sandy Bridge C-box2 uncore"]
	[79, snb_unc_cbo3, "Intel Sandy Bridge C-box3 uncore"]
	[80, snbep_unc_cbo0, "Intel Sandy Bridge-EP C-Box 0 uncore"]
	[81, snbep_unc_cbo1, "Intel Sandy Bridge-EP C-Box 1 uncore"]
	[82, snbep_unc_cbo2, "Intel Sandy Bridge-EP C-Box 2 uncore"]
	[83, snbep_unc_cbo3, "Intel Sandy Bridge-EP C-Box 3 uncore"]
	[84, snbep_unc_cbo4, "Intel Sandy Bridge-EP C-Box 4 uncore"]
	[85, snbep_unc_cbo5, "Intel Sandy Bridge-EP C-Box 5 uncore"]
	[86, snbep_unc_cbo6, "Intel Sandy Bridge-EP C-Box 6 uncore"]
	[87, snbep_unc_cbo7, "Intel Sandy Bridge-EP C-Box 7 uncore"]
	[88, snbep_unc_ha, "Intel Sandy Bridge-EP HA uncore"]
	[89, snbep_unc_imc0, "Intel Sandy Bridge-EP IMC0 uncore"]
	[90, snbep_unc_imc1, "Intel Sandy Bridge-EP IMC1 uncore"]
	[91, snbep_unc_imc2, "Intel Sandy Bridge-EP IMC2 uncore"]
	[92, snbep_unc_imc3, "Intel Sandy Bridge-EP IMC3 uncore"]
	[93, snbep_unc_pcu, "Intel Sandy Bridge-EP PCU uncore"]
	[94, snbep_unc_qpi0, "Intel Sandy Bridge-EP QPI0 uncore"]
	[95, snbep_unc_qpi1, "Intel Sandy Bridge-EP QPI1 uncore"]
	[96, snbep_unc_ubo, "Intel Sandy Bridge-EP U-Box uncore"]
	[97, snbep_unc_r2pcie, "Intel Sandy Bridge-EP R2PCIe uncore"]
	[98, snbep_unc_r3qpi0, "Intel Sandy Bridge-EP R3QPI0 uncore"]
	[99, snbep_unc_r3qpi1, "Intel Sandy Bridge-EP R3QPI1 uncore"]
	[100, knc, "Intel Knights Corner"]
	[103, ivb_ep, "Intel Ivy Bridge EP"]
	[104, hsw, "Intel Haswell"]
	[105, ivb_unc_cbo0, "Intel Ivy Bridge C-box0 uncore"]
	[106, ivb_unc_cbo1, "Intel Ivy Bridge C-box1 uncore"]
	[107, ivb_unc_cbo2, "Intel Ivy Bridge C-box2 uncore"]
	[108, ivb_unc_cbo3, "Intel Ivy Bridge C-box3 uncore"]
	[110, rapl, "Intel RAPL"]
	[111, slm, "Intel Silvermont"]
	[112, amd64_fam15h_nb, "AMD64 Fam15h NorthBridge"]
	[114, perf_raw, "perf_events raw PMU"]
	[115, ivbep_unc_cbo0, "Intel Ivy Bridge-EP C-Box 0 uncore"]
	[116, ivbep_unc_cbo1, "Intel Ivy Bridge-EP C-Box 1 uncore"]
	[117, ivbep_unc_cbo2, "Intel Ivy Bridge-EP C-Box 2 uncore"]
	[118, ivbep_unc_cbo3, "Intel Ivy Bridge-EP C-Box 3 uncore"]
	[119, ivbep_unc_cbo4, "Intel Ivy Bridge-EP C-Box 4 uncore"]
	[120, ivbep_unc_cbo5, "Intel Ivy Bridge-EP C-Box 5 uncore"]
	[121, ivbep_unc_cbo6, "Intel Ivy Bridge-EP C-Box 6 uncore"]
	[122, ivbep_unc_cbo7, "Intel Ivy Bridge-EP C-Box 7 uncore"]
	[123, ivbep_unc_cbo8, "Intel Ivy Bridge-EP C-Box 8 uncore"]
	[124, ivbep_unc_cbo9, "Intel Ivy Bridge-EP C-Box 9 uncore"]
	[125, ivbep_unc_cbo10, "Intel Ivy Bridge-EP C-Box 10 uncore"]
	[126, ivbep_unc_cbo11, "Intel Ivy Bridge-EP C-Box 11 uncore"]
	[127, ivbep_unc_cbo12, "Intel Ivy Bridge-EP C-Box 12 uncore"]
	[128, ivbep_unc_cbo13, "Intel Ivy Bridge-EP C-Box 13 uncore"]
	[129, ivbep_unc_cbo14, "Intel Ivy Bridge-EP C-Box 14 uncore"]
	[130, ivbep_unc_ha0, "Intel Ivy Bridge-EP HA 0 uncore"]
	[131, ivbep_unc_ha1, "Intel Ivy Bridge-EP HA 1 uncore"]
	[132, ivbep_unc_imc0, "Intel Iyy Bridge-EP IMC0 uncore"]
	[133, ivbep_unc_imc1, "Intel Iyy Bridge-EP IMC1 uncore"]
	[134, ivbep_unc_imc2, "Intel Iyy Bridge-EP IMC2 uncore"]
	[135, ivbep_unc_imc3, "Intel Iyy Bridge-EP IMC3 uncore"]
	[136, ivbep_unc_imc4, "Intel Iyy Bridge-EP IMC4 uncore"]
	[137, ivbep_unc_imc5, "Intel Iyy Bridge-EP IMC5 uncore"]
	[138, ivbep_unc_imc6, "Intel Iyy Bridge-EP IMC6 uncore"]
	[139, ivbep_unc_imc7, "Intel Iyy Bridge-EP IMC7 uncore"]
	[140, ivbep_unc_pcu, "Intel Ivy Bridge-EP PCU uncore"]
	[141, ivbep_unc_qpi0, "Intel Ivy Bridge-EP QPI0 uncore"]
	[142, ivbep_unc_qpi1, "Intel Ivy Bridge-EP QPI1 uncore"]
	[143, ivbep_unc_qpi2, "Intel Ivy Bridge-EP QPI2 uncore"]
	[144, ivbep_unc_ubo, "Intel Ivy Bridge-EP U-Box uncore"]
	[145, ivbep_unc_r2pcie, "Intel Ivy Bridge-EP R2PCIe uncore"]
	[146, ivbep_unc_r3qpi0, "Intel Ivy Bridge-EP R3QPI0 uncore"]
	[147, ivbep_unc_r3qpi1, "Intel Ivy Bridge-EP R3QPI1 uncore"]
	[148, ivbep_unc_r3qpi2, "Intel Ivy Bridge-EP R3QPI2 uncore"]
	[149, ivbep_unc_irp, "Intel Ivy Bridge-EP IRP uncore"]
Detected PMU models:
	[15, nhm, "Intel Nehalem", 93 events, 2 max encoding, 7 counters, core PMU]
	[17, nhm_unc, "Intel Nehalem uncore", 42 events, 1 max encoding, 9 counters, uncore PMU]
	[18, ix86arch, "Intel X86 architectural PMU", 5 events, 1 max encoding, 7 counters, core PMU]
	[51, perf, "perf_events generic PMU", 80 events, 1 max encoding, 0 counters, OS generic PMU]
	[114, perf_raw, "perf_events raw PMU", 1 events, 1 max encoding, 0 counters, OS generic PMU]
Total events: 4194 available, 221 supported
#-----------------------------
IDX	 : 31457280
PMU name : nhm (Intel Nehalem)
Name     : UNHALTED_CORE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Count core clock cycles whenever the clock signal on the specific core is running (not halted)
Code     : 0x3c
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457281
PMU name : nhm (Intel Nehalem)
Name     : INSTRUCTION_RETIRED
Equiv	 : None
Flags    : None
Desc     : Count the number of instructions at retirement
Code     : 0xc0
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457282
PMU name : nhm (Intel Nehalem)
Name     : INSTRUCTIONS_RETIRED
Equiv	 : INSTRUCTION_RETIRED
Flags    : None
Desc     : This is an alias for INSTRUCTION_RETIRED
Code     : 0xc0
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457283
PMU name : nhm (Intel Nehalem)
Name     : UNHALTED_REFERENCE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Unhalted reference cycles
Code     : 0x300
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457284
PMU name : nhm (Intel Nehalem)
Name     : LLC_REFERENCES
Equiv	 : None
Flags    : None
Desc     : Count each request originating equiv the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch. Alias to L2_RQSTS:SELF_DEMAND_MESI
Code     : 0x4f2e
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457285
PMU name : nhm (Intel Nehalem)
Name     : LAST_LEVEL_CACHE_REFERENCES
Equiv	 : LLC_REFERENCES
Flags    : None
Desc     : This is an alias for LLC_REFERENCES
Code     : 0x4f2e
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457286
PMU name : nhm (Intel Nehalem)
Name     : LLC_MISSES
Equiv	 : None
Flags    : None
Desc     : Count each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch. Alias to event L2_RQSTS:SELF_DEMAND_I_STATE
Code     : 0x412e
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457287
PMU name : nhm (Intel Nehalem)
Name     : LAST_LEVEL_CACHE_MISSES
Equiv	 : LLC_MISSES
Flags    : None
Desc     : This is an equiv for LLC_MISSES
Code     : 0x412e
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457288
PMU name : nhm (Intel Nehalem)
Name     : BRANCH_INSTRUCTIONS_RETIRED
Equiv	 : BR_INST_RETIRED:ALL_BRANCHES
Flags    : None
Desc     : Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction.
Code     : 0xc4
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457289
PMU name : nhm (Intel Nehalem)
Name     : ARITH
Equiv	 : None
Flags    : None
Desc     : Counts arithmetic multiply and divide operations
Code     : 0x14
Umask-00 : 0x01 : PMU : [CYCLES_DIV_BUSY] : None : Counts the number of cycles the divider is busy executing divide or square root operations. The divide can be integer, X87 or Streaming SIMD Extensions (SSE). The square root operation can be either X87 or SSE.
Umask-01 : 0x18401 : PMU : [DIV] : None : Alias to CYCLES_DIV_BUSY:c=1:i=1:e=1
Umask-02 : 0x02 : PMU : [MUL] : None : Counts the number of multiply operations executed. This includes integer as well as floating point multiply operations but excludes DPPS mul and MPSAD.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457290
PMU name : nhm (Intel Nehalem)
Name     : BACLEAR
Equiv	 : None
Flags    : None
Desc     : Branch address calculator
Code     : 0xe6
Umask-00 : 0x02 : PMU : [BAD_TARGET] : None : BACLEAR asserted with bad target address
Umask-01 : 0x01 : PMU : [CLEAR] : None : BACLEAR asserted, regardless of cause
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457291
PMU name : nhm (Intel Nehalem)
Name     : BACLEAR_FORCE_IQ
Equiv	 : None
Flags    : None
Desc     : Instruction queue forced BACLEAR
Code     : 0x1a7
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457292
PMU name : nhm (Intel Nehalem)
Name     : BOGUS_BR
Equiv	 : None
Flags    : None
Desc     : Counts the number of bogus branches.
Code     : 0x1e4
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457293
PMU name : nhm (Intel Nehalem)
Name     : BPU_CLEARS
Equiv	 : None
Flags    : None
Desc     : Branch prediction Unit clears
Code     : 0xe8
Umask-00 : 0x01 : PMU : [EARLY] : None : Early Branch Prediction Unit clears
Umask-01 : 0x02 : PMU : [LATE] : None : Late Branch Prediction Unit clears
Umask-02 : 0x03 : PMU : [ANY] : [default] : Count any Branch Prediction Unit clears
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457294
PMU name : nhm (Intel Nehalem)
Name     : BPU_MISSED_CALL_RET
Equiv	 : None
Flags    : None
Desc     : Branch prediction unit missed call or return
Code     : 0x1e5
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457295
PMU name : nhm (Intel Nehalem)
Name     : BR_INST_DECODED
Equiv	 : None
Flags    : None
Desc     : Branch instructions decoded
Code     : 0x1e0
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457296
PMU name : nhm (Intel Nehalem)
Name     : BR_INST_EXEC
Equiv	 : None
Flags    : None
Desc     : Branch instructions executed
Code     : 0x88
Umask-00 : 0x7f : PMU : [ANY] : [default] : Branch instructions executed
Umask-01 : 0x01 : PMU : [COND] : None : Conditional branch instructions executed
Umask-02 : 0x02 : PMU : [DIRECT] : None : Unconditional branches executed
Umask-03 : 0x10 : PMU : [DIRECT_NEAR_CALL] : None : Unconditional call branches executed
Umask-04 : 0x20 : PMU : [INDIRECT_NEAR_CALL] : None : Indirect call branches executed
Umask-05 : 0x04 : PMU : [INDIRECT_NON_CALL] : None : Indirect non call branches executed
Umask-06 : 0x30 : PMU : [NEAR_CALLS] : None : Call branches executed
Umask-07 : 0x07 : PMU : [NON_CALLS] : None : All non call branches executed
Umask-08 : 0x08 : PMU : [RETURN_NEAR] : None : Indirect return branches executed
Umask-09 : 0x40 : PMU : [TAKEN] : None : Taken branches executed
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457297
PMU name : nhm (Intel Nehalem)
Name     : BR_INST_RETIRED
Equiv	 : None
Flags    : [precise] 
Desc     : Retired branch instructions
Code     : 0xc4
Umask-00 : 0x00 : PMU : [ALL_BRANCHES] : [default] [precise] : Retired branch instructions (Precise Event)
Umask-01 : 0x01 : PMU : [CONDITIONAL] : [precise] : Retired conditional branch instructions (Precise Event)
Umask-02 : 0x02 : PMU : [NEAR_CALL] : [precise] : Retired near call instructions (Precise Event)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457298
PMU name : nhm (Intel Nehalem)
Name     : BR_MISP_EXEC
Equiv	 : None
Flags    : None
Desc     : Mispredicted branches executed
Code     : 0x89
Umask-00 : 0x7f : PMU : [ANY] : [default] : Mispredicted branches executed
Umask-01 : 0x01 : PMU : [COND] : None : Mispredicted conditional branches executed
Umask-02 : 0x02 : PMU : [DIRECT] : None : Mispredicted unconditional branches executed
Umask-03 : 0x10 : PMU : [DIRECT_NEAR_CALL] : None : Mispredicted non call branches executed
Umask-04 : 0x20 : PMU : [INDIRECT_NEAR_CALL] : None : Mispredicted indirect call branches executed
Umask-05 : 0x04 : PMU : [INDIRECT_NON_CALL] : None : Mispredicted indirect non call branches executed
Umask-06 : 0x30 : PMU : [NEAR_CALLS] : None : Mispredicted call branches executed
Umask-07 : 0x07 : PMU : [NON_CALLS] : None : Mispredicted non call branches executed
Umask-08 : 0x08 : PMU : [RETURN_NEAR] : None : Mispredicted return branches executed
Umask-09 : 0x40 : PMU : [TAKEN] : None : Mispredicted taken branches executed
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457299
PMU name : nhm (Intel Nehalem)
Name     : BR_MISP_RETIRED
Equiv	 : None
Flags    : [precise] 
Desc     : Count Mispredicted Branch Activity
Code     : 0xc5
Umask-00 : 0x02 : PMU : [NEAR_CALL] : [default] [precise] : Counts mispredicted direct and indirect near unconditional retired calls
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457300
PMU name : nhm (Intel Nehalem)
Name     : CACHE_LOCK_CYCLES
Equiv	 : None
Flags    : None
Desc     : Cache lock cycles
Code     : 0x63
Umask-00 : 0x02 : PMU : [L1D] : None : Cycles L1D locked
Umask-01 : 0x01 : PMU : [L1D_L2] : None : Cycles L1D and L2 locked
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457301
PMU name : nhm (Intel Nehalem)
Name     : CPU_CLK_UNHALTED
Equiv	 : None
Flags    : None
Desc     : Cycles when processor is not in halted state
Code     : 0x3c
Umask-00 : 0x00 : PMU : [THREAD_P] : [default] : Cycles when thread is not halted (programmable counter)
Umask-01 : 0x01 : PMU : [REF_P] : None : Reference base clock (133 Mhz) cycles when thread is not halted
Umask-02 : 0x28000 : PMU : [TOTAL_CYCLES] : None : Alias to THREAD_P:c=2:i=1
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457302
PMU name : nhm (Intel Nehalem)
Name     : DTLB_LOAD_MISSES
Equiv	 : None
Flags    : None
Desc     : Data TLB load misses
Code     : 0x8
Umask-00 : 0x01 : PMU : [ANY] : [default] : DTLB load misses
Umask-01 : 0x20 : PMU : [PDE_MISS] : None : DTLB load miss caused by low part of address
Umask-02 : 0x02 : PMU : [WALK_COMPLETED] : None : DTLB load miss page walks complete
Umask-03 : 0x10 : PMU : [STLB_HIT] : None : DTLB second level hit
Umask-04 : 0x40 : PMU : [PDP_MISS] : None : Number of DTLB cache load misses where the high part of the linear to physical address translation was missed
Umask-05 : 0x80 : PMU : [LARGE_WALK_COMPLETED] : None : Counts number of completed large page walks due to load miss in the STLB
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457303
PMU name : nhm (Intel Nehalem)
Name     : DTLB_MISSES
Equiv	 : None
Flags    : None
Desc     : Data TLB misses
Code     : 0x49
Umask-00 : 0x01 : PMU : [ANY] : [default] : DTLB misses
Umask-01 : 0x10 : PMU : [STLB_HIT] : None : DTLB first level misses but second level hit
Umask-02 : 0x02 : PMU : [WALK_COMPLETED] : None : DTLB miss page walks
Umask-03 : 0x20 : PMU : [PDE_MISS] : None : Number of DTLB cache misses where the low part of the linear to physical address translation was missed
Umask-04 : 0x40 : PMU : [PDP_MISS] : None : Number of DTLB misses where the high part of the linear to physical address translation was missed
Umask-05 : 0x80 : PMU : [LARGE_WALK_COMPLETED] : None : Counts number of completed large page walks due to misses in the STLB
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457304
PMU name : nhm (Intel Nehalem)
Name     : EPT
Equiv	 : None
Flags    : None
Desc     : Extended Page Directory
Code     : 0x4f
Umask-00 : 0x02 : PMU : [EPDE_MISS] : None : Extended Page Directory Entry miss
Umask-01 : 0x08 : PMU : [EPDPE_MISS] : None : Extended Page Directory Pointer miss
Umask-02 : 0x04 : PMU : [EPDPE_HIT] : None : Extended Page Directory Pointer hit
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457305
PMU name : nhm (Intel Nehalem)
Name     : ES_REG_RENAMES
Equiv	 : None
Flags    : None
Desc     : ES segment renames
Code     : 0x1d5
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457306
PMU name : nhm (Intel Nehalem)
Name     : FP_ASSIST
Equiv	 : None
Flags    : [precise] 
Desc     : Floating point assists
Code     : 0xf7
Umask-00 : 0x01 : PMU : [ALL] : [default] [precise] : Floating point assists (Precise Event)
Umask-01 : 0x04 : PMU : [INPUT] : [precise] : Floating point assists for invalid input value (Precise Event)
Umask-02 : 0x02 : PMU : [OUTPUT] : [precise] : Floating point assists for invalid output value (Precise Event)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457307
PMU name : nhm (Intel Nehalem)
Name     : FP_COMP_OPS_EXE
Equiv	 : None
Flags    : None
Desc     : Floating point computational micro-ops
Code     : 0x10
Umask-00 : 0x02 : PMU : [MMX] : None : MMX Uops
Umask-01 : 0x80 : PMU : [SSE_DOUBLE_PRECISION] : None : SSE* FP double precision Uops
Umask-02 : 0x04 : PMU : [SSE_FP] : None : SSE and SSE2 FP Uops
Umask-03 : 0x10 : PMU : [SSE_FP_PACKED] : None : SSE FP packed Uops
Umask-04 : 0x20 : PMU : [SSE_FP_SCALAR] : None : SSE FP scalar Uops
Umask-05 : 0x40 : PMU : [SSE_SINGLE_PRECISION] : None : SSE* FP single precision Uops
Umask-06 : 0x08 : PMU : [SSE2_INTEGER] : None : SSE2 integer Uops
Umask-07 : 0x01 : PMU : [X87] : None : Computational floating-point operations executed
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457308
PMU name : nhm (Intel Nehalem)
Name     : FP_MMX_TRANS
Equiv	 : None
Flags    : None
Desc     : Floating Point to and from MMX transitions
Code     : 0xcc
Umask-00 : 0x03 : PMU : [ANY] : [default] : All Floating Point to and from MMX transitions
Umask-01 : 0x01 : PMU : [TO_FP] : None : Transitions from MMX to Floating Point instructions
Umask-02 : 0x02 : PMU : [TO_MMX] : None : Transitions from Floating Point to MMX instructions
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457309
PMU name : nhm (Intel Nehalem)
Name     : IFU_IVC
Equiv	 : None
Flags    : None
Desc     : Instruction Fetch unit victim cache
Code     : 0x81
Umask-00 : 0x01 : PMU : [FULL] : None : Instruction Fetche unit victim cache full
Umask-01 : 0x02 : PMU : [L1I_EVICTION] : None : L1 Instruction cache evictions
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457310
PMU name : nhm (Intel Nehalem)
Name     : ILD_STALL
Equiv	 : None
Flags    : None
Desc     : Instruction Length Decoder stalls
Code     : 0x87
Umask-00 : 0x0f : PMU : [ANY] : [default] : Alias to IQ_FULL:LCP:MRU:REGEN
Umask-01 : 0x04 : PMU : [IQ_FULL] : None : Instruction Queue full stall cycles
Umask-02 : 0x01 : PMU : [LCP] : None : Length Change Prefix stall cycles
Umask-03 : 0x02 : PMU : [MRU] : None : Stall cycles due to BPU MRU bypass
Umask-04 : 0x08 : PMU : [REGEN] : None : Regen stall cycles
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457311
PMU name : nhm (Intel Nehalem)
Name     : INST_DECODED
Equiv	 : None
Flags    : None
Desc     : Instructions decoded
Code     : 0x18
Umask-00 : 0x01 : PMU : [DEC0] : [default] : Instructions that must be decoded by decoder 0
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457312
PMU name : nhm (Intel Nehalem)
Name     : INST_QUEUE_WRITES
Equiv	 : None
Flags    : None
Desc     : Instructions written to instruction queue.
Code     : 0x117
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457313
PMU name : nhm (Intel Nehalem)
Name     : INST_QUEUE_WRITE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Cycles instructions are written to the instruction queue
Code     : 0x11e
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457314
PMU name : nhm (Intel Nehalem)
Name     : INST_RETIRED
Equiv	 : None
Flags    : [precise] 
Desc     : Instructions retired
Code     : 0xc0
Umask-00 : 0x00 : PMU : [ANY_P] : [default] [precise] : Instructions Retired (Precise Event)
Umask-01 : 0x02 : PMU : [X87] : [precise] : Retired floating-point operations (Precise Event)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457315
PMU name : nhm (Intel Nehalem)
Name     : IO_TRANSACTIONS
Equiv	 : None
Flags    : None
Desc     : I/O transactions
Code     : 0x16c
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457316
PMU name : nhm (Intel Nehalem)
Name     : ITLB_FLUSH
Equiv	 : None
Flags    : None
Desc     : Counts the number of ITLB flushes
Code     : 0x1ae
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457317
PMU name : nhm (Intel Nehalem)
Name     : ITLB_MISSES
Equiv	 : None
Flags    : None
Desc     : Instruction TLB misses
Code     : 0x85
Umask-00 : 0x01 : PMU : [ANY] : [default] : DTLB misses
Umask-01 : 0x10 : PMU : [STLB_HIT] : None : DTLB first level misses but second level hit
Umask-02 : 0x02 : PMU : [WALK_COMPLETED] : None : DTLB miss page walks
Umask-03 : 0x20 : PMU : [PDE_MISS] : None : Number of DTLB cache misses where the low part of the linear to physical address translation was missed
Umask-04 : 0x40 : PMU : [PDP_MISS] : None : Number of DTLB misses where the high part of the linear to physical address translation was missed
Umask-05 : 0x80 : PMU : [LARGE_WALK_COMPLETED] : None : Counts number of completed large page walks due to misses in the STLB
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457318
PMU name : nhm (Intel Nehalem)
Name     : ITLB_MISS_RETIRED
Equiv	 : None
Flags    : [precise] 
Desc     : Retired instructions that missed the ITLB (Precise Event)
Code     : 0x20c8
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457319
PMU name : nhm (Intel Nehalem)
Name     : L1D
Equiv	 : None
Flags    : None
Desc     : L1D cache
Code     : 0x51
Umask-00 : 0x04 : PMU : [M_EVICT] : None : L1D cache lines replaced in M state
Umask-01 : 0x02 : PMU : [M_REPL] : None : L1D cache lines allocated in the M state
Umask-02 : 0x08 : PMU : [M_SNOOP_EVICT] : None : L1D snoop eviction of cache lines in M state
Umask-03 : 0x01 : PMU : [REPL] : None : L1 data cache lines allocated
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457320
PMU name : nhm (Intel Nehalem)
Name     : L1D_ALL_REF
Equiv	 : None
Flags    : None
Desc     : L1D references
Code     : 0x43
Umask-00 : 0x01 : PMU : [ANY] : [default] : All references to the L1 data cache
Umask-01 : 0x02 : PMU : [CACHEABLE] : None : L1 data cacheable reads and writes
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457321
PMU name : nhm (Intel Nehalem)
Name     : L1D_CACHE_LD
Equiv	 : None
Flags    : None
Desc     : L1D  cacheable loads. WARNING: event may overcount loads
Code     : 0x40
Umask-00 : 0x04 : PMU : [E_STATE] : None : L1 data cache read in E state
Umask-01 : 0x01 : PMU : [I_STATE] : None : L1 data cache read in I state (misses)
Umask-02 : 0x08 : PMU : [M_STATE] : None : L1 data cache read in M state
Umask-03 : 0x0f : PMU : [MESI] : [default] : L1 data cache reads
Umask-04 : 0x02 : PMU : [S_STATE] : None : L1 data cache read in S state
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457322
PMU name : nhm (Intel Nehalem)
Name     : L1D_CACHE_LOCK
Equiv	 : None
Flags    : None
Desc     : L1 data cache load lock
Code     : 0x42
Umask-00 : 0x04 : PMU : [E_STATE] : None : L1 data cache load locks in E state
Umask-01 : 0x01 : PMU : [HIT] : None : L1 data cache load lock hits
Umask-02 : 0x08 : PMU : [M_STATE] : None : L1 data cache load locks in M state
Umask-03 : 0x02 : PMU : [S_STATE] : None : L1 data cache load locks in S state
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457323
PMU name : nhm (Intel Nehalem)
Name     : L1D_CACHE_LOCK_FB_HIT
Equiv	 : None
Flags    : None
Desc     : L1D load lock accepted in fill buffer
Code     : 0x153
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457324
PMU name : nhm (Intel Nehalem)
Name     : L1D_CACHE_PREFETCH_LOCK_FB_HIT
Equiv	 : None
Flags    : None
Desc     : L1D prefetch load lock accepted in fill buffer
Code     : 0x152
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457325
PMU name : nhm (Intel Nehalem)
Name     : L1D_CACHE_ST
Equiv	 : None
Flags    : None
Desc     : L1 data cache stores
Code     : 0x41
Umask-00 : 0x04 : PMU : [E_STATE] : None : L1 data cache stores in E state
Umask-01 : 0x01 : PMU : [I_STATE] : None : L1 data cache store in the I state
Umask-02 : 0x08 : PMU : [M_STATE] : None : L1 data cache stores in M state
Umask-03 : 0x02 : PMU : [S_STATE] : None : L1 data cache stores in S state
Umask-04 : 0x0f : PMU : [MESI] : [default] : L1 data cache store in all states
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457326
PMU name : nhm (Intel Nehalem)
Name     : L1D_PREFETCH
Equiv	 : None
Flags    : None
Desc     : L1D hardware prefetch
Code     : 0x4e
Umask-00 : 0x02 : PMU : [MISS] : None : L1D hardware prefetch misses
Umask-01 : 0x01 : PMU : [REQUESTS] : None : L1D hardware prefetch requests
Umask-02 : 0x04 : PMU : [TRIGGERS] : None : L1D hardware prefetch requests triggered
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457327
PMU name : nhm (Intel Nehalem)
Name     : L1D_WB_L2
Equiv	 : None
Flags    : None
Desc     : L1 writebacks to L2
Code     : 0x28
Umask-00 : 0x04 : PMU : [E_STATE] : None : L1 writebacks to L2 in E state
Umask-01 : 0x01 : PMU : [I_STATE] : None : L1 writebacks to L2 in I state (misses)
Umask-02 : 0x08 : PMU : [M_STATE] : None : L1 writebacks to L2 in M state
Umask-03 : 0x02 : PMU : [S_STATE] : None : L1 writebacks to L2 in S state
Umask-04 : 0x0f : PMU : [MESI] : [default] : All L1 writebacks to L2
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457328
PMU name : nhm (Intel Nehalem)
Name     : L1I
Equiv	 : None
Flags    : None
Desc     : L1I instruction fetches
Code     : 0x80
Umask-00 : 0x04 : PMU : [CYCLES_STALLED] : None : L1I instruction fetch stall cycles
Umask-01 : 0x01 : PMU : [HITS] : None : L1I instruction fetch hits
Umask-02 : 0x02 : PMU : [MISSES] : None : L1I instruction fetch misses
Umask-03 : 0x03 : PMU : [READS] : None : L1I Instruction fetches
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457329
PMU name : nhm (Intel Nehalem)
Name     : L1I_OPPORTUNISTIC_HITS
Equiv	 : None
Flags    : None
Desc     : Opportunistic hits in streaming
Code     : 0x183
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457330
PMU name : nhm (Intel Nehalem)
Name     : L2_DATA_RQSTS
Equiv	 : None
Flags    : None
Desc     : L2 data requests
Code     : 0x26
Umask-00 : 0xff : PMU : [ANY] : [default] : All L2 data requests
Umask-01 : 0x04 : PMU : [DEMAND_E_STATE] : None : L2 data demand loads in E state
Umask-02 : 0x01 : PMU : [DEMAND_I_STATE] : None : L2 data demand loads in I state (misses)
Umask-03 : 0x08 : PMU : [DEMAND_M_STATE] : None : L2 data demand loads in M state
Umask-04 : 0x0f : PMU : [DEMAND_MESI] : None : L2 data demand requests
Umask-05 : 0x02 : PMU : [DEMAND_S_STATE] : None : L2 data demand loads in S state
Umask-06 : 0x40 : PMU : [PREFETCH_E_STATE] : None : L2 data prefetches in E state
Umask-07 : 0x10 : PMU : [PREFETCH_I_STATE] : None : L2 data prefetches in the I state (misses)
Umask-08 : 0x80 : PMU : [PREFETCH_M_STATE] : None : L2 data prefetches in M state
Umask-09 : 0xf0 : PMU : [PREFETCH_MESI] : None : All L2 data prefetches
Umask-10 : 0x20 : PMU : [PREFETCH_S_STATE] : None : L2 data prefetches in the S state
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457331
PMU name : nhm (Intel Nehalem)
Name     : L2_HW_PREFETCH
Equiv	 : None
Flags    : None
Desc     : L2 HW prefetches
Code     : 0xf3
Umask-00 : 0x01 : PMU : [HIT] : None : Count L2 HW prefetcher detector hits
Umask-01 : 0x02 : PMU : [ALLOC] : None : Count L2 HW prefetcher allocations
Umask-02 : 0x04 : PMU : [DATA_TRIGGER] : None : Count L2 HW data prefetcher triggered
Umask-03 : 0x08 : PMU : [CODE_TRIGGER] : None : Count L2 HW code prefetcher triggered
Umask-04 : 0x10 : PMU : [DCA_TRIGGER] : None : Count L2 HW DCA prefetcher triggered
Umask-05 : 0x20 : PMU : [KICK_START] : None : Count L2 HW prefetcher kick started
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457332
PMU name : nhm (Intel Nehalem)
Name     : L2_LINES_IN
Equiv	 : None
Flags    : None
Desc     : L2 lines allocated
Code     : 0xf1
Umask-00 : 0x07 : PMU : [ANY] : [default] : L2 lines allocated
Umask-01 : 0x04 : PMU : [E_STATE] : None : L2 lines allocated in the E state
Umask-02 : 0x02 : PMU : [S_STATE] : None : L2 lines allocated in the S state
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457333
PMU name : nhm (Intel Nehalem)
Name     : L2_LINES_OUT
Equiv	 : None
Flags    : None
Desc     : L2 lines evicted
Code     : 0xf2
Umask-00 : 0x0f : PMU : [ANY] : [default] : L2 lines evicted
Umask-01 : 0x01 : PMU : [DEMAND_CLEAN] : None : L2 lines evicted by a demand request
Umask-02 : 0x02 : PMU : [DEMAND_DIRTY] : None : L2 modified lines evicted by a demand request
Umask-03 : 0x04 : PMU : [PREFETCH_CLEAN] : None : L2 lines evicted by a prefetch request
Umask-04 : 0x08 : PMU : [PREFETCH_DIRTY] : None : L2 modified lines evicted by a prefetch request
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457334
PMU name : nhm (Intel Nehalem)
Name     : L2_RQSTS
Equiv	 : None
Flags    : None
Desc     : L2 requests
Code     : 0x24
Umask-00 : 0xaa : PMU : [MISS] : None : All L2 misses
Umask-01 : 0xff : PMU : [REFERENCES] : None : All L2 requests
Umask-02 : 0x10 : PMU : [IFETCH_HIT] : None : L2 instruction fetch hits
Umask-03 : 0x20 : PMU : [IFETCH_MISS] : None : L2 instruction fetch misses
Umask-04 : 0x30 : PMU : [IFETCHES] : None : L2 instruction fetches
Umask-05 : 0x01 : PMU : [LD_HIT] : None : L2 load hits
Umask-06 : 0x02 : PMU : [LD_MISS] : None : L2 load misses
Umask-07 : 0x03 : PMU : [LOADS] : None : L2 requests
Umask-08 : 0x40 : PMU : [PREFETCH_HIT] : None : L2 prefetch hits
Umask-09 : 0x80 : PMU : [PREFETCH_MISS] : None : L2 prefetch misses
Umask-10 : 0xc0 : PMU : [PREFETCHES] : None : All L2 prefetches
Umask-11 : 0x04 : PMU : [RFO_HIT] : None : L2 RFO hits
Umask-12 : 0x08 : PMU : [RFO_MISS] : None : L2 RFO misses
Umask-13 : 0x0c : PMU : [RFOS] : None : L2 RFO requests
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457335
PMU name : nhm (Intel Nehalem)
Name     : L2_TRANSACTIONS
Equiv	 : None
Flags    : None
Desc     : L2 transactions
Code     : 0xf0
Umask-00 : 0x80 : PMU : [ANY] : [default] : All L2 transactions
Umask-01 : 0x20 : PMU : [FILL] : None : L2 fill transactions
Umask-02 : 0x04 : PMU : [IFETCH] : None : L2 instruction fetch transactions
Umask-03 : 0x10 : PMU : [L1D_WB] : None : L1D writeback to L2 transactions
Umask-04 : 0x01 : PMU : [LOAD] : None : L2 Load transactions
Umask-05 : 0x08 : PMU : [PREFETCH] : None : L2 prefetch transactions
Umask-06 : 0x02 : PMU : [RFO] : None : L2 RFO transactions
Umask-07 : 0x40 : PMU : [WB] : None : L2 writeback to LLC transactions
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457336
PMU name : nhm (Intel Nehalem)
Name     : L2_WRITE
Equiv	 : None
Flags    : None
Desc     : L2 demand lock/store RFO
Code     : 0x27
Umask-00 : 0x40 : PMU : [LOCK_E_STATE] : None : L2 demand lock RFOs in E state
Umask-01 : 0x10 : PMU : [LOCK_I_STATE] : None : L2 demand lock RFOs in I state (misses)
Umask-02 : 0x20 : PMU : [LOCK_S_STATE] : None : L2 demand lock RFOs in S state
Umask-03 : 0xe0 : PMU : [LOCK_HIT] : None : All demand L2 lock RFOs that hit the cache
Umask-04 : 0x80 : PMU : [LOCK_M_STATE] : None : L2 demand lock RFOs in M state
Umask-05 : 0xf0 : PMU : [LOCK_MESI] : None : All demand L2 lock RFOs
Umask-06 : 0x0e : PMU : [RFO_HIT] : None : All L2 demand store RFOs that hit the cache
Umask-07 : 0x01 : PMU : [RFO_I_STATE] : None : L2 demand store RFOs in I state (misses)
Umask-08 : 0x04 : PMU : [RFO_E_STATE] : None : L2 demand store RFOs in the E state (exclusive)
Umask-09 : 0x08 : PMU : [RFO_M_STATE] : None : L2 demand store RFOs in M state
Umask-10 : 0x0f : PMU : [RFO_MESI] : None : All L2 demand store RFOs
Umask-11 : 0x02 : PMU : [RFO_S_STATE] : None : L2 demand store RFOs in S state
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457337
PMU name : nhm (Intel Nehalem)
Name     : LARGE_ITLB
Equiv	 : None
Flags    : None
Desc     : Large instruction TLB
Code     : 0x82
Umask-00 : 0x01 : PMU : [HIT] : [default] : Large ITLB hit
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457338
PMU name : nhm (Intel Nehalem)
Name     : LOAD_DISPATCH
Equiv	 : None
Flags    : None
Desc     : Loads dispatched
Code     : 0x13
Umask-00 : 0x07 : PMU : [ANY] : [default] : All loads dispatched
Umask-01 : 0x04 : PMU : [MOB] : None : Loads dispatched from the MOB
Umask-02 : 0x01 : PMU : [RS] : None : Loads dispatched that bypass the MOB
Umask-03 : 0x02 : PMU : [RS_DELAYED] : None : Loads dispatched from stage 305
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457339
PMU name : nhm (Intel Nehalem)
Name     : LOAD_HIT_PRE
Equiv	 : None
Flags    : None
Desc     : Load operations conflicting with software prefetches
Code     : 0x14c
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457340
PMU name : nhm (Intel Nehalem)
Name     : LONGEST_LAT_CACHE
Equiv	 : None
Flags    : None
Desc     : Longest latency cache reference
Code     : 0x2e
Umask-00 : 0x4f : PMU : [REFERENCE] : None : Longest latency cache reference
Umask-01 : 0x41 : PMU : [MISS] : None : Longest latency cache miss
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457341
PMU name : nhm (Intel Nehalem)
Name     : LSD
Equiv	 : None
Flags    : None
Desc     : Loop stream detector
Code     : 0xa8
Umask-00 : 0x10001 : PMU : [ACTIVE] : [default] : Cycles when uops were delivered by the LSD
Umask-01 : 0x18001 : PMU : [INACTIVE] : None : Alias to ACTIVE:i=1
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457342
PMU name : nhm (Intel Nehalem)
Name     : MACHINE_CLEARS
Equiv	 : None
Flags    : None
Desc     : Machine Clear
Code     : 0xc3
Umask-00 : 0x04 : PMU : [SMC] : None : Self-Modifying Code detected
Umask-01 : 0x01 : PMU : [CYCLES] : None : Cycles machine clear asserted
Umask-02 : 0x02 : PMU : [MEM_ORDER] : None : Execution pipeline restart due to Memory ordering conflicts
Umask-03 : 0x10 : PMU : [FUSION_ASSIST] : None : Counts the number of macro-fusion assists
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457343
PMU name : nhm (Intel Nehalem)
Name     : MACRO_INSTS
Equiv	 : None
Flags    : None
Desc     : Macro-fused instructions
Code     : 0xd0
Umask-00 : 0x01 : PMU : [DECODED] : None : Instructions decoded
Umask-01 : 0x01 : PMU : [FUSIONS_DECODED] : None : Macro-fused instructions decoded
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457344
PMU name : nhm (Intel Nehalem)
Name     : MEMORY_DISAMBIGUATION
Equiv	 : None
Flags    : None
Desc     : Memory Disambiguation Activity
Code     : 0x9
Umask-00 : 0x01 : PMU : [RESET] : None : Counts memory disambiguation reset cycles
Umask-01 : 0x04 : PMU : [WATCHDOG] : None : Counts the number of times the memory disambiguation watchdog kicked in
Umask-02 : 0x08 : PMU : [WATCH_CYCLES] : None : Counts the cycles that the memory disambiguation watchdog is active
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457345
PMU name : nhm (Intel Nehalem)
Name     : MEM_INST_RETIRED
Equiv	 : None
Flags    : [precise] 
Desc     : Memory instructions retired
Code     : 0xb
Umask-00 : 0x10 : PMU : [LATENCY_ABOVE_THRESHOLD] : [precise] : Memory instructions retired above programmed clocks, minimum threshold value is 3, (Precise Event and ldlat required)
Umask-01 : 0x01 : PMU : [LOADS] : [precise] : Instructions retired which contains a load (Precise Event)
Umask-02 : 0x02 : PMU : [STORES] : [precise] : Instructions retired which contains a store (Precise Event)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x06 : PMU : [ldlat] : load latency threshold (cycles, [3-65535]) (integer)
#-----------------------------
IDX	 : 31457346
PMU name : nhm (Intel Nehalem)
Name     : MEM_LOAD_RETIRED
Equiv	 : None
Flags    : [precise] 
Desc     : Retired loads
Code     : 0xcb
Umask-00 : 0x80 : PMU : [DTLB_MISS] : [precise] : Retired loads that miss the DTLB (Precise Event)
Umask-01 : 0x40 : PMU : [HIT_LFB] : [precise] : Retired loads that miss L1D and hit an previously allocated LFB (Precise Event)
Umask-02 : 0x01 : PMU : [L1D_HIT] : [precise] : Retired loads that hit the L1 data cache (Precise Event)
Umask-03 : 0x02 : PMU : [L2_HIT] : [precise] : Retired loads that hit the L2 cache (Precise Event)
Umask-04 : 0x10 : PMU : [L3_MISS] : [precise] : Retired loads that miss the L3 cache (Precise Event)
Umask-05 : 0x10 : PMU : [LLC_MISS] : [precise] : Alias to L3_MISS
Umask-06 : 0x04 : PMU : [L3_UNSHARED_HIT] : [precise] : Retired loads that hit valid versions in the L3 cache (Precise Event)
Umask-07 : 0x04 : PMU : [LLC_UNSHARED_HIT] : [precise] : Alias to L3_UNSHARED_HIT
Umask-08 : 0x08 : PMU : [OTHER_CORE_L2_HIT_HITM] : [precise] : Retired loads that hit sibling core's L2 in modified or unmodified states (Precise Event)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457347
PMU name : nhm (Intel Nehalem)
Name     : MEM_STORE_RETIRED
Equiv	 : None
Flags    : [precise] 
Desc     : Retired stores
Code     : 0xc
Umask-00 : 0x01 : PMU : [DTLB_MISS] : [default] [precise] : Retired stores that miss the DTLB (Precise Event)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457348
PMU name : nhm (Intel Nehalem)
Name     : MEM_UNCORE_RETIRED
Equiv	 : None
Flags    : [precise] 
Desc     : Load instructions retired which hit offcore
Code     : 0xf
Umask-00 : 0x02 : PMU : [OTHER_CORE_L2_HITM] : [precise] : Load instructions retired that HIT modified data in sibling core (Precise Event)
Umask-01 : 0x08 : PMU : [REMOTE_CACHE_LOCAL_HOME_HIT] : [precise] : Load instructions retired remote cache HIT data source (Precise Event)
Umask-02 : 0x10 : PMU : [REMOTE_DRAM] : [precise] : Load instructions retired remote DRAM and remote home-remote cache HITM (Precise Event)
Umask-03 : 0x20 : PMU : [LOCAL_DRAM] : [precise] : Load instructions retired with a data source of local DRAM or locally homed remote hitm (Precise Event)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457349
PMU name : nhm (Intel Nehalem)
Name     : OFFCORE_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Offcore memory requests
Code     : 0xb0
Umask-00 : 0x80 : PMU : [ANY] : [default] : All offcore requests
Umask-01 : 0x08 : PMU : [ANY_READ] : None : Offcore read requests
Umask-02 : 0x10 : PMU : [ANY_RFO] : None : Offcore RFO requests
Umask-03 : 0x02 : PMU : [DEMAND_READ_CODE] : None : Counts number of offcore demand code read requests. Does not count L2 prefetch requests.
Umask-04 : 0x01 : PMU : [DEMAND_READ_DATA] : None : Offcore demand data read requests
Umask-05 : 0x04 : PMU : [DEMAND_RFO] : None : Offcore demand RFO requests
Umask-06 : 0x40 : PMU : [L1D_WRITEBACK] : None : Offcore L1 data cache writebacks
Umask-07 : 0x20 : PMU : [UNCACHED_MEM] : None : Counts number of offcore uncached memory requests
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457350
PMU name : nhm (Intel Nehalem)
Name     : OFFCORE_REQUESTS_SQ_FULL
Equiv	 : None
Flags    : None
Desc     : Counts cycles the Offcore Request buffer or Super Queue is full.
Code     : 0x1b2
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457351
PMU name : nhm (Intel Nehalem)
Name     : PARTIAL_ADDRESS_ALIAS
Equiv	 : None
Flags    : None
Desc     : False dependencies due to partial address forming
Code     : 0x107
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457352
PMU name : nhm (Intel Nehalem)
Name     : PIC_ACCESSES
Equiv	 : None
Flags    : None
Desc     : Programmable interrupt controller
Code     : 0xba
Umask-00 : 0x01 : PMU : [TPR_READS] : None : Counts number of TPR reads
Umask-01 : 0x02 : PMU : [TPR_WRITES] : None : Counts number of TPR writes
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457353
PMU name : nhm (Intel Nehalem)
Name     : RAT_STALLS
Equiv	 : None
Flags    : None
Desc     : Register allocation table stalls
Code     : 0xd2
Umask-00 : 0x01 : PMU : [FLAGS] : None : Flag stall cycles
Umask-01 : 0x02 : PMU : [REGISTERS] : None : Partial register stall cycles
Umask-02 : 0x04 : PMU : [ROB_READ_PORT] : None : ROB read port stalls cycles
Umask-03 : 0x08 : PMU : [SCOREBOARD] : None : Scoreboard stall cycles
Umask-04 : 0x0f : PMU : [ANY] : [default] : All RAT stall cycles
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457354
PMU name : nhm (Intel Nehalem)
Name     : RESOURCE_STALLS
Equiv	 : None
Flags    : None
Desc     : Processor stalls
Code     : 0xa2
Umask-00 : 0x20 : PMU : [FPCW] : None : FPU control word write stall cycles
Umask-01 : 0x02 : PMU : [LOAD] : None : Load buffer stall cycles
Umask-02 : 0x40 : PMU : [MXCSR] : None : MXCSR rename stall cycles
Umask-03 : 0x04 : PMU : [RS_FULL] : None : Reservation Station full stall cycles
Umask-04 : 0x08 : PMU : [STORE] : None : Store buffer stall cycles
Umask-05 : 0x80 : PMU : [OTHER] : None : Other Resource related stall cycles
Umask-06 : 0x10 : PMU : [ROB_FULL] : None : ROB full stall cycles
Umask-07 : 0x01 : PMU : [ANY] : [default] : Resource related stall cycles
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457355
PMU name : nhm (Intel Nehalem)
Name     : SEG_RENAME_STALLS
Equiv	 : None
Flags    : None
Desc     : Segment rename stall cycles
Code     : 0x1d4
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457356
PMU name : nhm (Intel Nehalem)
Name     : SEGMENT_REG_LOADS
Equiv	 : None
Flags    : None
Desc     : Counts number of segment register loads
Code     : 0x1f8
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457357
PMU name : nhm (Intel Nehalem)
Name     : SIMD_INT_128
Equiv	 : None
Flags    : None
Desc     : 128 bit SIMD integer operations
Code     : 0x12
Umask-00 : 0x04 : PMU : [PACK] : None : 128 bit SIMD integer pack operations
Umask-01 : 0x20 : PMU : [PACKED_ARITH] : None : 128 bit SIMD integer arithmetic operations
Umask-02 : 0x10 : PMU : [PACKED_LOGICAL] : None : 128 bit SIMD integer logical operations
Umask-03 : 0x01 : PMU : [PACKED_MPY] : None : 128 bit SIMD integer multiply operations
Umask-04 : 0x02 : PMU : [PACKED_SHIFT] : None : 128 bit SIMD integer shift operations
Umask-05 : 0x40 : PMU : [SHUFFLE_MOVE] : None : 128 bit SIMD integer shuffle/move operations
Umask-06 : 0x08 : PMU : [UNPACK] : None : 128 bit SIMD integer unpack operations
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457358
PMU name : nhm (Intel Nehalem)
Name     : SIMD_INT_64
Equiv	 : None
Flags    : None
Desc     : 64 bit SIMD integer operations
Code     : 0xfd
Umask-00 : 0x04 : PMU : [PACK] : None : SIMD integer 64 bit pack operations
Umask-01 : 0x20 : PMU : [PACKED_ARITH] : None : SIMD integer 64 bit arithmetic operations
Umask-02 : 0x10 : PMU : [PACKED_LOGICAL] : None : SIMD integer 64 bit logical operations
Umask-03 : 0x01 : PMU : [PACKED_MPY] : None : SIMD integer 64 bit packed multiply operations
Umask-04 : 0x02 : PMU : [PACKED_SHIFT] : None : SIMD integer 64 bit shift operations
Umask-05 : 0x40 : PMU : [SHUFFLE_MOVE] : None : SIMD integer 64 bit shuffle/move operations
Umask-06 : 0x08 : PMU : [UNPACK] : None : SIMD integer 64 bit unpack operations
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457359
PMU name : nhm (Intel Nehalem)
Name     : SNOOP_RESPONSE
Equiv	 : None
Flags    : None
Desc     : Snoop
Code     : 0xb8
Umask-00 : 0x01 : PMU : [HIT] : None : Thread responded HIT to snoop
Umask-01 : 0x02 : PMU : [HITE] : None : Thread responded HITE to snoop
Umask-02 : 0x04 : PMU : [HITM] : None : Thread responded HITM to snoop
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457360
PMU name : nhm (Intel Nehalem)
Name     : SQ_FULL_STALL_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts cycles the Offcore Request buffer or Super Queue is full and request(s) are outstanding.
Code     : 0x1f6
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457361
PMU name : nhm (Intel Nehalem)
Name     : SQ_MISC
Equiv	 : None
Flags    : None
Desc     : Super Queue Activity Related to L2 Cache Access
Code     : 0xf4
Umask-00 : 0x01 : PMU : [PROMOTION] : None : Counts the number of L2 secondary misses that hit the Super Queue
Umask-01 : 0x02 : PMU : [PROMOTION_POST_GO] : None : Counts the number of L2 secondary misses during the Super Queue filling L2
Umask-02 : 0x04 : PMU : [LRU_HINTS] : None : Counts number of Super Queue LRU hints sent to L3
Umask-03 : 0x08 : PMU : [FILL_DROPPED] : None : Counts the number of SQ L2 fills dropped due to L2 busy
Umask-04 : 0x10 : PMU : [SPLIT_LOCK] : None : Super Queue lock splits across a cache line
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457362
PMU name : nhm (Intel Nehalem)
Name     : SSE_MEM_EXEC
Equiv	 : None
Flags    : None
Desc     : Streaming SIMD executed
Code     : 0x4b
Umask-00 : 0x01 : PMU : [NTA] : [default] : Streaming SIMD L1D NTA prefetch miss
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457363
PMU name : nhm (Intel Nehalem)
Name     : SSEX_UOPS_RETIRED
Equiv	 : None
Flags    : [precise] 
Desc     : SIMD micro-ops retired
Code     : 0xc7
Umask-00 : 0x04 : PMU : [PACKED_DOUBLE] : [precise] : SIMD Packed-Double Uops retired (Precise Event)
Umask-01 : 0x01 : PMU : [PACKED_SINGLE] : [precise] : SIMD Packed-Single Uops retired (Precise Event)
Umask-02 : 0x08 : PMU : [SCALAR_DOUBLE] : [precise] : SIMD Scalar-Double Uops retired (Precise Event)
Umask-03 : 0x02 : PMU : [SCALAR_SINGLE] : [precise] : SIMD Scalar-Single Uops retired (Precise Event)
Umask-04 : 0x10 : PMU : [VECTOR_INTEGER] : [precise] : SIMD Vector Integer Uops retired (Precise Event)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457364
PMU name : nhm (Intel Nehalem)
Name     : STORE_BLOCKS
Equiv	 : None
Flags    : None
Desc     : Delayed loads
Code     : 0x6
Umask-00 : 0x04 : PMU : [AT_RET] : None : Loads delayed with at-Retirement block code
Umask-01 : 0x08 : PMU : [L1D_BLOCK] : None : Cacheable loads delayed with L1D block code
Umask-02 : 0x01 : PMU : [NOT_STA] : None : Loads delayed due to a store blocked for unknown data
Umask-03 : 0x02 : PMU : [STA] : None : Loads delayed due to a store blocked for an unknown address
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457365
PMU name : nhm (Intel Nehalem)
Name     : TWO_UOP_INSTS_DECODED
Equiv	 : None
Flags    : None
Desc     : Two micro-ops instructions decoded
Code     : 0x119
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457366
PMU name : nhm (Intel Nehalem)
Name     : UOPS_DECODED_DEC0
Equiv	 : None
Flags    : None
Desc     : Micro-ops decoded by decoder 0
Code     : 0x13d
#-----------------------------
IDX	 : 31457367
PMU name : nhm (Intel Nehalem)
Name     : UOPS_DECODED
Equiv	 : None
Flags    : None
Desc     : Micro-ops decoded
Code     : 0xd1
Umask-00 : 0x04 : PMU : [ESP_FOLDING] : None : Stack pointer instructions decoded
Umask-01 : 0x08 : PMU : [ESP_SYNC] : None : Stack pointer sync operations
Umask-02 : 0x02 : PMU : [MS] : None : Uops decoded by Microcode Sequencer
Umask-03 : 0x10002 : PMU : [MS_CYCLES_ACTIVE] : None : Alias to MS:c=1
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457368
PMU name : nhm (Intel Nehalem)
Name     : UOPS_EXECUTED
Equiv	 : None
Flags    : None
Desc     : Micro-ops executed
Code     : 0xb1
Umask-00 : 0x01 : PMU : [PORT0] : None : Uops executed on port 0
Umask-01 : 0x02 : PMU : [PORT1] : None : Uops executed on port 1
Umask-02 : 0x2004 : PMU : [PORT2_CORE] : None : Uops executed on port 2 on any thread (core count only)
Umask-03 : 0x2008 : PMU : [PORT3_CORE] : None : Uops executed on port 3 on any thread (core count only)
Umask-04 : 0x2010 : PMU : [PORT4_CORE] : None : Uops executed on port 4 on any thread (core count only)
Umask-05 : 0x20 : PMU : [PORT5] : None : Uops executed on port 5
Umask-06 : 0x40 : PMU : [PORT015] : None : Uops issued on ports 0, 1 or 5
Umask-07 : 0x2080 : PMU : [PORT234_CORE] : None : Uops issued on ports 2, 3 or 4 on any thread (core count only)
Umask-08 : 0x18040 : PMU : [PORT015_STALL_CYCLES] : None : Alias to PORT015:c=1:i=1
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457369
PMU name : nhm (Intel Nehalem)
Name     : UOPS_ISSUED
Equiv	 : None
Flags    : None
Desc     : Micro-ops issued
Code     : 0xe
Umask-00 : 0x01 : PMU : [ANY] : [default] : Uops issued
Umask-01 : 0x18001 : PMU : [STALLED_CYCLES] : None : Alias to ANY:c=1:i=1
Umask-02 : 0x02 : PMU : [FUSED] : None : Fused Uops issued
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457370
PMU name : nhm (Intel Nehalem)
Name     : UOPS_RETIRED
Equiv	 : None
Flags    : [precise] 
Desc     : Micro-ops retired
Code     : 0xc2
Umask-00 : 0x01 : PMU : [ANY] : [default] [precise] : Uops retired (Precise Event)
Umask-01 : 0x02 : PMU : [RETIRE_SLOTS] : [precise] : Retirement slots used (Precise Event)
Umask-02 : 0x10001 : PMU : [ACTIVE_CYCLES] : [precise] : Alias to ANY:c=1
Umask-03 : 0x18001 : PMU : [STALL_CYCLES] : [precise] : Alias to ANY:c=1:i=1
Umask-04 : 0x04 : PMU : [MACRO_FUSED] : [precise] : Macro-fused Uops retired (Precise Event)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457371
PMU name : nhm (Intel Nehalem)
Name     : UOP_UNFUSION
Equiv	 : None
Flags    : None
Desc     : Micro-ops unfusions due to FP exceptions
Code     : 0x1db
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 31457372
PMU name : nhm (Intel Nehalem)
Name     : OFFCORE_RESPONSE_0
Equiv	 : None
Flags    : None
Desc     : Offcore response 0 (must provide at least one request and one response umasks)
Code     : 0x1b7
Umask-00 : 0x01 : PMU : [DMND_DATA_RD] : None : Request: counts the number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches
Umask-01 : 0x02 : PMU : [DMND_RFO] : None : Request: counts the number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO
Umask-02 : 0x04 : PMU : [DMND_IFETCH] : None : Request: counts the number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches
Umask-03 : 0x08 : PMU : [WB] : None : Request: counts the number of writeback (modified to exclusive) transactions
Umask-04 : 0x10 : PMU : [PF_DATA_RD] : None : Request: counts the number of data cacheline reads generated by L2 prefetchers
Umask-05 : 0x20 : PMU : [PF_RFO] : None : Request: counts the number of RFO requests generated by L2 prefetchers
Umask-06 : 0x40 : PMU : [PF_IFETCH] : None : Request: counts the number of code reads generated by L2 prefetchers
Umask-07 : 0x80 : PMU : [OTHER] : None : Request: counts one of the following transaction types, including L3 invalidate, I/O, full or partial writes, WC or non-temporal stores, CLFLUSH, Fences, lock, unlock, split lock
Umask-08 : 0x44 : PMU : [ANY_IFETCH] : None : Alias to PF_IFETCH:DMND_IFETCH
Umask-09 : 0xff : PMU : [ANY_REQUEST] : [default] : Alias to DMND_DATA_RD:DMND_RFO:DMND_IFETCH:WB:PF_DATA_RD:PF_RFO:PF_IFETCH:OTHER
Umask-10 : 0x33 : PMU : [ANY_DATA] : None : Alias to DMND_DATA_RD:PF_DATA_RD:DMND_RFO:PF_RFO
Umask-11 : 0x11 : PMU : [ANY_DATA_RD] : None : Alias to DMND_DATA_RD:PF_DATA_RD
Umask-12 : 0x22 : PMU : [ANY_RFO] : None : Alias to DMND_RFO:PF_RFO
Umask-13 : 0x100 : PMU : [UNCORE_HIT] : None : Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore with no coherency actions required (snooping)
Umask-14 : 0x200 : PMU : [OTHER_CORE_HIT_SNP] : None : Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore and was serviced by another core with a cross core snoop where no modified copies were found (clean)
Umask-15 : 0x400 : PMU : [OTHER_CORE_HITM] : None : Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore and was serviced by another core with a cross core snoop where modified copies were found (HITM)
Umask-16 : 0x800 : PMU : [REMOTE_CACHE_HITM] : None : Response: counts L3 Hit: local or remote home requests that hit a remote L3 cacheline in modified (HITM) state
Umask-17 : 0x1000 : PMU : [REMOTE_CACHE_FWD] : None : Response: counts L3 Miss: local homed requests that missed the L3 cache and was serviced by forwarded data following a cross package snoop where no modified copies found. (Remote home requests are not counted)
Umask-18 : 0x2000 : PMU : [REMOTE_DRAM] : None : Response: counts L3 Miss: remote home requests that missed the L3 cache and were serviced by remote DRAM
Umask-19 : 0x4000 : PMU : [LOCAL_DRAM] : None : Response: counts L3 Miss: local home requests that missed the L3 cache and were serviced by local DRAM
Umask-20 : 0x8000 : PMU : [NON_DRAM] : None : Response: Non-DRAM requests that were serviced by IOH
Umask-21 : 0x7f00 : PMU : [ANY_CACHE_DRAM] : None : Alias to UNCORE_HIT:OTHER_CORE_HIT_SNP:OTHER_CORE_HITM:REMOTE_CACHE_FWD:REMOTE_CACHE_HITM:REMOTE_DRAM:LOCAL_DRAM
Umask-22 : 0x6000 : PMU : [ANY_DRAM] : None : Alias to REMOTE_DRAM:LOCAL_DRAM
Umask-23 : 0xf800 : PMU : [ANY_LLC_MISS] : None : Alias to REMOTE_CACHE_HITM:REMOTE_CACHE_FWD:REMOTE_DRAM:LOCAL_DRAM:NON_DRAM
Umask-24 : 0x4700 : PMU : [LOCAL_CACHE_DRAM] : None : Alias to UNCORE_HIT:OTHER_CORE_HIT_SNP:OTHER_CORE_HITM:LOCAL_DRAM
Umask-25 : 0x3800 : PMU : [REMOTE_CACHE_DRAM] : None : Alias to REMOTE_CACHE_HITM:REMOTE_CACHE_FWD:REMOTE_DRAM
Umask-26 : 0xff00 : PMU : [ANY_RESPONSE] : [default] : Alias to UNCORE_HIT:OTHER_CORE_HIT_SNP:OTHER_CORE_HITM:REMOTE_CACHE_FWD:REMOTE_CACHE_HITM:REMOTE_DRAM:LOCAL_DRAM:NON_DRAM
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 35651584
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_CLK_UNHALTED
Equiv	 : None
Flags    : None
Desc     : Uncore clockticks.
Code     : 0xff
#-----------------------------
IDX	 : 35651585
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_DRAM_OPEN
Equiv	 : None
Flags    : None
Desc     : DRAM open commands issued for read or write
Code     : 0x60
Umask-00 : 0x01 : PMU : [CH0] : None : DRAM Channel 0 open commands issued for read or write
Umask-01 : 0x02 : PMU : [CH1] : None : DRAM Channel 1 open commands issued for read or write
Umask-02 : 0x04 : PMU : [CH2] : None : DRAM Channel 2 open commands issued for read or write
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651586
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_DRAM_PAGE_CLOSE
Equiv	 : None
Flags    : None
Desc     : DRAM page close due to idle timer expiration
Code     : 0x61
Umask-00 : 0x01 : PMU : [CH0] : None : DRAM Channel 0 page close
Umask-01 : 0x02 : PMU : [CH1] : None : DRAM Channel 1 page close
Umask-02 : 0x04 : PMU : [CH2] : None : DRAM Channel 2 page close
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651587
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_DRAM_PAGE_MISS
Equiv	 : None
Flags    : None
Desc     : DRAM Channel 0 page miss
Code     : 0x62
Umask-00 : 0x01 : PMU : [CH0] : None : DRAM Channel 0 page miss
Umask-01 : 0x02 : PMU : [CH1] : None : DRAM Channel 1 page miss
Umask-02 : 0x04 : PMU : [CH2] : None : DRAM Channel 2 page miss
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651588
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_DRAM_PRE_ALL
Equiv	 : None
Flags    : None
Desc     : DRAM Channel 0 precharge all commands
Code     : 0x66
Umask-00 : 0x01 : PMU : [CH0] : None : DRAM Channel 0 precharge all commands
Umask-01 : 0x02 : PMU : [CH1] : None : DRAM Channel 1 precharge all commands
Umask-02 : 0x04 : PMU : [CH2] : None : DRAM Channel 2 precharge all commands
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651589
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_DRAM_READ_CAS
Equiv	 : None
Flags    : None
Desc     : DRAM Channel 0 read CAS commands
Code     : 0x63
Umask-00 : 0x01 : PMU : [CH0] : None : DRAM Channel 0 read CAS commands
Umask-01 : 0x02 : PMU : [AUTOPRE_CH0] : None : DRAM Channel 0 read CAS auto page close commands
Umask-02 : 0x04 : PMU : [CH1] : None : DRAM Channel 1 read CAS commands
Umask-03 : 0x08 : PMU : [AUTOPRE_CH1] : None : DRAM Channel 1 read CAS auto page close commands
Umask-04 : 0x10 : PMU : [CH2] : None : DRAM Channel 2 read CAS commands
Umask-05 : 0x20 : PMU : [AUTOPRE_CH2] : None : DRAM Channel 2 read CAS auto page close commands
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651590
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_DRAM_REFRESH
Equiv	 : None
Flags    : None
Desc     : DRAM Channel 0 refresh commands
Code     : 0x65
Umask-00 : 0x01 : PMU : [CH0] : None : DRAM Channel 0 refresh commands
Umask-01 : 0x02 : PMU : [CH1] : None : DRAM Channel 1 refresh commands
Umask-02 : 0x04 : PMU : [CH2] : None : DRAM Channel 2 refresh commands
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651591
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_DRAM_WRITE_CAS
Equiv	 : None
Flags    : None
Desc     : DRAM Channel 0 write CAS commands
Code     : 0x64
Umask-00 : 0x01 : PMU : [CH0] : None : DRAM Channel 0 write CAS commands
Umask-01 : 0x02 : PMU : [AUTOPRE_CH0] : None : DRAM Channel 0 write CAS auto page close commands
Umask-02 : 0x04 : PMU : [CH1] : None : DRAM Channel 1 write CAS commands
Umask-03 : 0x08 : PMU : [AUTOPRE_CH1] : None : DRAM Channel 1 write CAS auto page close commands
Umask-04 : 0x10 : PMU : [CH2] : None : DRAM Channel 2 write CAS commands
Umask-05 : 0x20 : PMU : [AUTOPRE_CH2] : None : DRAM Channel 2 write CAS auto page close commands
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651592
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_GQ_ALLOC
Equiv	 : None
Flags    : None
Desc     : GQ read tracker requests
Code     : 0x3
Umask-00 : 0x01 : PMU : [READ_TRACKER] : None : GQ read tracker requests
Umask-01 : 0x02 : PMU : [RT_LLC_MISS] : None : GQ read tracker LLC misses
Umask-02 : 0x04 : PMU : [RT_TO_LLC_RESP] : None : GQ read tracker LLC requests
Umask-03 : 0x08 : PMU : [RT_TO_RTID_ACQUIRED] : None : GQ read tracker LLC miss to RTID acquired
Umask-04 : 0x10 : PMU : [WT_TO_RTID_ACQUIRED] : None : GQ write tracker LLC miss to RTID acquired
Umask-05 : 0x20 : PMU : [WRITE_TRACKER] : None : GQ write tracker LLC misses
Umask-06 : 0x40 : PMU : [PEER_PROBE_TRACKER] : None : GQ peer probe tracker requests
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651593
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_GQ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles GQ read tracker is full.
Code     : 0x0
Umask-00 : 0x01 : PMU : [READ_TRACKER] : None : Cycles GQ read tracker is full.
Umask-01 : 0x02 : PMU : [WRITE_TRACKER] : None : Cycles GQ write tracker is full.
Umask-02 : 0x04 : PMU : [PEER_PROBE_TRACKER] : None : Cycles GQ peer probe tracker is full.
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651594
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_GQ_CYCLES_NOT_EMPTY
Equiv	 : None
Flags    : None
Desc     : Cycles GQ read tracker is busy
Code     : 0x1
Umask-00 : 0x01 : PMU : [READ_TRACKER] : None : Cycles GQ read tracker is busy
Umask-01 : 0x02 : PMU : [WRITE_TRACKER] : None : Cycles GQ write tracker is busy
Umask-02 : 0x04 : PMU : [PEER_PROBE_TRACKER] : None : Cycles GQ peer probe tracker is busy
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651595
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_GQ_DATA_FROM
Equiv	 : None
Flags    : None
Desc     : Cycles GQ data is imported
Code     : 0x4
Umask-00 : 0x01 : PMU : [QPI] : None : Cycles GQ data is imported from Quickpath interface
Umask-01 : 0x02 : PMU : [QMC] : None : Cycles GQ data is imported from Quickpath memory interface
Umask-02 : 0x04 : PMU : [LLC] : None : Cycles GQ data is imported from LLC
Umask-03 : 0x08 : PMU : [CORES_02] : None : Cycles GQ data is imported from Cores 0 and 2
Umask-04 : 0x10 : PMU : [CORES_13] : None : Cycles GQ data is imported from Cores 1 and 3
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651596
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_GQ_DATA_TO
Equiv	 : None
Flags    : None
Desc     : Cycles GQ data is exported
Code     : 0x5
Umask-00 : 0x01 : PMU : [QPI_QMC] : None : Cycles GQ data sent to the QPI or QMC
Umask-01 : 0x02 : PMU : [LLC] : None : Cycles GQ data sent to LLC
Umask-02 : 0x04 : PMU : [CORES] : None : Cycles GQ data sent to cores
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651597
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_LLC_HITS
Equiv	 : None
Flags    : None
Desc     : Number of LLC read hits
Code     : 0x8
Umask-00 : 0x01 : PMU : [READ] : None : Number of LLC read hits
Umask-01 : 0x02 : PMU : [WRITE] : None : Number of LLC write hits
Umask-02 : 0x04 : PMU : [PROBE] : None : Number of LLC peer probe hits
Umask-03 : 0x03 : PMU : [ANY] : [default] : Number of LLC hits
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651598
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_LLC_LINES_IN
Equiv	 : None
Flags    : None
Desc     : LLC lines allocated in M state
Code     : 0xa
Umask-00 : 0x01 : PMU : [M_STATE] : None : LLC lines allocated in M state
Umask-01 : 0x02 : PMU : [E_STATE] : None : LLC lines allocated in E state
Umask-02 : 0x04 : PMU : [S_STATE] : None : LLC lines allocated in S state
Umask-03 : 0x08 : PMU : [F_STATE] : None : LLC lines allocated in F state
Umask-04 : 0x0f : PMU : [ANY] : [default] : LLC lines allocated
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651599
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_LLC_LINES_OUT
Equiv	 : None
Flags    : None
Desc     : LLC lines victimized in M state
Code     : 0xb
Umask-00 : 0x01 : PMU : [M_STATE] : None : LLC lines victimized in M state
Umask-01 : 0x02 : PMU : [E_STATE] : None : LLC lines victimized in E state
Umask-02 : 0x04 : PMU : [S_STATE] : None : LLC lines victimized in S state
Umask-03 : 0x08 : PMU : [I_STATE] : None : LLC lines victimized in I state
Umask-04 : 0x10 : PMU : [F_STATE] : None : LLC lines victimized in F state
Umask-05 : 0x1f : PMU : [ANY] : [default] : LLC lines victimized
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651600
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_LLC_MISS
Equiv	 : None
Flags    : None
Desc     : Number of LLC read misses
Code     : 0x9
Umask-00 : 0x01 : PMU : [READ] : None : Number of LLC read misses
Umask-01 : 0x02 : PMU : [WRITE] : None : Number of LLC write misses
Umask-02 : 0x04 : PMU : [PROBE] : None : Number of LLC peer probe misses
Umask-03 : 0x03 : PMU : [ANY] : [default] : Number of LLC misses
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651601
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QHL_ADDRESS_CONFLICTS
Equiv	 : None
Flags    : None
Desc     : QHL 2 way address conflicts
Code     : 0x24
Umask-00 : 0x02 : PMU : [2WAY] : None : QHL 2 way address conflicts
Umask-01 : 0x04 : PMU : [3WAY] : None : QHL 3 way address conflicts
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651602
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QHL_CONFLICT_CYCLES
Equiv	 : None
Flags    : None
Desc     : QHL IOH Tracker conflict cycles
Code     : 0x25
Umask-00 : 0x01 : PMU : [IOH] : None : QHL IOH Tracker conflict cycles
Umask-01 : 0x02 : PMU : [REMOTE] : None : QHL Remote Tracker conflict cycles
Umask-02 : 0x04 : PMU : [LOCAL] : None : QHL Local Tracker conflict cycles
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651603
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QHL_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles QHL  Remote Tracker is full
Code     : 0x21
Umask-00 : 0x02 : PMU : [REMOTE] : None : Cycles QHL  Remote Tracker is full
Umask-01 : 0x04 : PMU : [LOCAL] : None : Cycles QHL Local Tracker is full
Umask-02 : 0x01 : PMU : [IOH] : None : Cycles QHL IOH Tracker is full
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651604
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QHL_CYCLES_NOT_EMPTY
Equiv	 : None
Flags    : None
Desc     : Cycles QHL Tracker is not empty
Code     : 0x22
Umask-00 : 0x01 : PMU : [IOH] : None : Cycles QHL IOH is busy
Umask-01 : 0x02 : PMU : [REMOTE] : None : Cycles QHL Remote Tracker is busy
Umask-02 : 0x04 : PMU : [LOCAL] : None : Cycles QHL Local Tracker is busy
#-----------------------------
IDX	 : 35651605
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QHL_FRC_ACK_CNFLTS
Equiv	 : None
Flags    : None
Desc     : QHL FrcAckCnflts sent to local home
Code     : 0x33
Umask-00 : 0x04 : PMU : [LOCAL] : [default] : QHL FrcAckCnflts sent to local home
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651606
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QHL_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Cycles QHL Tracker Allocate to Deallocate Read Occupancy
Code     : 0x23
Umask-00 : 0x01 : PMU : [IOH] : None : Cycles QHL IOH Tracker Allocate to Deallocate Read Occupancy
Umask-01 : 0x02 : PMU : [REMOTE] : None : Cycles QHL Remote Tracker Allocate to Deallocate Read Occupancy
Umask-02 : 0x04 : PMU : [LOCAL] : None : Cycles QHL Local Tracker Allocate to Deallocate Read Occupancy
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651607
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QHL_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Quickpath Home Logic local read requests
Code     : 0x20
Umask-00 : 0x10 : PMU : [LOCAL_READS] : None : Quickpath Home Logic local read requests
Umask-01 : 0x20 : PMU : [LOCAL_WRITES] : None : Quickpath Home Logic local write requests
Umask-02 : 0x04 : PMU : [REMOTE_READS] : None : Quickpath Home Logic remote read requests
Umask-03 : 0x01 : PMU : [IOH_READS] : None : Quickpath Home Logic IOH read requests
Umask-04 : 0x02 : PMU : [IOH_WRITES] : None : Quickpath Home Logic IOH write requests
Umask-05 : 0x08 : PMU : [REMOTE_WRITES] : None : Quickpath Home Logic remote write requests
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651608
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QHL_TO_QMC_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of requests to QMC that bypass QHL
Code     : 0x26
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651609
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QMC_BUSY
Equiv	 : None
Flags    : None
Desc     : Cycles QMC busy with a read request
Code     : 0x29
Umask-00 : 0x01 : PMU : [READ_CH0] : None : Cycles QMC channel 0 busy with a read request
Umask-01 : 0x02 : PMU : [READ_CH1] : None : Cycles QMC channel 1 busy with a read request
Umask-02 : 0x04 : PMU : [READ_CH2] : None : Cycles QMC channel 2 busy with a read request
Umask-03 : 0x08 : PMU : [WRITE_CH0] : None : Cycles QMC channel 0 busy with a write request
Umask-04 : 0x10 : PMU : [WRITE_CH1] : None : Cycles QMC channel 1 busy with a write request
Umask-05 : 0x20 : PMU : [WRITE_CH2] : None : Cycles QMC channel 2 busy with a write request
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651610
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QMC_CANCEL
Equiv	 : None
Flags    : None
Desc     : QMC cancels
Code     : 0x30
Umask-00 : 0x01 : PMU : [CH0] : None : QMC channel 0 cancels
Umask-01 : 0x02 : PMU : [CH1] : None : QMC channel 1 cancels
Umask-02 : 0x04 : PMU : [CH2] : None : QMC channel 2 cancels
Umask-03 : 0x07 : PMU : [ANY] : [default] : QMC cancels
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651611
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QMC_CRITICAL_PRIORITY_READS
Equiv	 : None
Flags    : None
Desc     : QMC critical priority read requests
Code     : 0x2e
Umask-00 : 0x01 : PMU : [CH0] : None : QMC channel 0 critical priority read requests
Umask-01 : 0x02 : PMU : [CH1] : None : QMC channel 1 critical priority read requests
Umask-02 : 0x04 : PMU : [CH2] : None : QMC channel 2 critical priority read requests
Umask-03 : 0x07 : PMU : [ANY] : [default] : QMC critical priority read requests
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651612
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QMC_HIGH_PRIORITY_READS
Equiv	 : None
Flags    : None
Desc     : QMC high priority read requests
Code     : 0x2d
Umask-00 : 0x01 : PMU : [CH0] : None : QMC channel 0 high priority read requests
Umask-01 : 0x02 : PMU : [CH1] : None : QMC channel 1 high priority read requests
Umask-02 : 0x04 : PMU : [CH2] : None : QMC channel 2 high priority read requests
Umask-03 : 0x07 : PMU : [ANY] : [default] : QMC high priority read requests
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651613
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QMC_ISOC_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles DRAM full with isochronous (ISOC) read requests
Code     : 0x28
Umask-00 : 0x01 : PMU : [READ_CH0] : None : Cycles DRAM channel 0 full with isochronous read requests
Umask-01 : 0x02 : PMU : [READ_CH1] : None : Cycles DRAM channel 1 full with isochronous read requests
Umask-02 : 0x04 : PMU : [READ_CH2] : None : Cycles DRAM channel 2 full with isochronous read requests
Umask-03 : 0x08 : PMU : [WRITE_CH0] : None : Cycles DRAM channel 0 full with isochronous write requests
Umask-04 : 0x10 : PMU : [WRITE_CH1] : None : Cycles DRAM channel 1 full with isochronous write requests
Umask-05 : 0x20 : PMU : [WRITE_CH2] : None : Cycles DRAM channel 2 full with isochronous write requests
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651614
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_IMC_ISOC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : IMC isochronous (ISOC) Read Occupancy
Code     : 0x2b
Umask-00 : 0x01 : PMU : [CH0] : None : IMC channel 0 isochronous read request occupancy
Umask-01 : 0x02 : PMU : [CH1] : None : IMC channel 1 isochronous read request occupancy
Umask-02 : 0x04 : PMU : [CH2] : None : IMC channel 2 isochronous read request occupancy
Umask-03 : 0x07 : PMU : [ANY] : [default] : IMC isochronous read request occupancy
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651615
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QMC_NORMAL_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles DRAM full with normal read requests
Code     : 0x27
Umask-00 : 0x01 : PMU : [READ_CH0] : None : Cycles DRAM channel 0 full with normal read requests
Umask-01 : 0x02 : PMU : [READ_CH1] : None : Cycles DRAM channel 1 full with normal read requests
Umask-02 : 0x04 : PMU : [READ_CH2] : None : Cycles DRAM channel 2 full with normal read requests
Umask-03 : 0x08 : PMU : [WRITE_CH0] : None : Cycles DRAM channel 0 full with normal write requests
Umask-04 : 0x10 : PMU : [WRITE_CH1] : None : Cycles DRAM channel 1 full with normal write requests
Umask-05 : 0x20 : PMU : [WRITE_CH2] : None : Cycles DRAM channel 2 full with normal write requests
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651616
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QMC_NORMAL_READS
Equiv	 : None
Flags    : None
Desc     : QMC normal read requests
Code     : 0x2c
Umask-00 : 0x01 : PMU : [CH0] : None : QMC channel 0 normal read requests
Umask-01 : 0x02 : PMU : [CH1] : None : QMC channel 1 normal read requests
Umask-02 : 0x04 : PMU : [CH2] : None : QMC channel 2 normal read requests
Umask-03 : 0x07 : PMU : [ANY] : [default] : QMC normal read requests
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651617
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QMC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : QMC Occupancy
Code     : 0x2a
Umask-00 : 0x01 : PMU : [CH0] : None : IMC channel 0 normal read request occupancy
Umask-01 : 0x02 : PMU : [CH1] : None : IMC channel 1 normal read request occupancy
Umask-02 : 0x04 : PMU : [CH2] : None : IMC channel 2 normal read request occupancy
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651618
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QMC_PRIORITY_UPDATES
Equiv	 : None
Flags    : None
Desc     : QMC priority updates
Code     : 0x31
Umask-00 : 0x01 : PMU : [CH0] : None : QMC channel 0 priority updates
Umask-01 : 0x02 : PMU : [CH1] : None : QMC channel 1 priority updates
Umask-02 : 0x04 : PMU : [CH2] : None : QMC channel 2 priority updates
Umask-03 : 0x07 : PMU : [ANY] : [default] : QMC priority updates
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651619
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QMC_WRITES
Equiv	 : None
Flags    : None
Desc     : QMC cache line writes
Code     : 0x2f
Umask-00 : 0x01 : PMU : [FULL_CH0] : None : QMC channel 0 full cache line writes
Umask-01 : 0x02 : PMU : [FULL_CH1] : None : QMC channel 1 full cache line writes
Umask-02 : 0x04 : PMU : [FULL_CH2] : None : QMC channel 2 full cache line writes
Umask-03 : 0x07 : PMU : [FULL_ANY] : [default] : QMC full cache line writes
Umask-04 : 0x08 : PMU : [PARTIAL_CH0] : None : QMC channel 0 partial cache line writes
Umask-05 : 0x10 : PMU : [PARTIAL_CH1] : None : QMC channel 1 partial cache line writes
Umask-06 : 0x20 : PMU : [PARTIAL_CH2] : None : QMC channel 2 partial cache line writes
Umask-07 : 0x38 : PMU : [PARTIAL_ANY] : [default] : QMC partial cache line writes
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651620
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QPI_RX_NO_PPT_CREDIT
Equiv	 : None
Flags    : None
Desc     : Link 0 snoop stalls due to no PPT entry
Code     : 0x43
Umask-00 : 0x01 : PMU : [STALLS_LINK_0] : None : Link 0 snoop stalls due to no PPT entry
Umask-01 : 0x02 : PMU : [STALLS_LINK_1] : None : Link 1 snoop stalls due to no PPT entry
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651621
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QPI_TX_HEADER
Equiv	 : None
Flags    : None
Desc     : Cycles link 0 outbound header busy
Code     : 0x42
Umask-00 : 0x02 : PMU : [BUSY_LINK_0] : None : Cycles link 0 outbound header busy
Umask-01 : 0x08 : PMU : [BUSY_LINK_1] : None : Cycles link 1 outbound header busy
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651622
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QPI_TX_STALLED_MULTI_FLIT
Equiv	 : None
Flags    : None
Desc     : Cycles QPI outbound stalls
Code     : 0x41
Umask-00 : 0x01 : PMU : [DRS_LINK_0] : None : Cycles QPI outbound link 0 DRS stalled
Umask-01 : 0x02 : PMU : [NCB_LINK_0] : None : Cycles QPI outbound link 0 NCB stalled
Umask-02 : 0x04 : PMU : [NCS_LINK_0] : None : Cycles QPI outbound link 0 NCS stalled
Umask-03 : 0x08 : PMU : [DRS_LINK_1] : None : Cycles QPI outbound link 1 DRS stalled
Umask-04 : 0x10 : PMU : [NCB_LINK_1] : None : Cycles QPI outbound link 1 NCB stalled
Umask-05 : 0x20 : PMU : [NCS_LINK_1] : None : Cycles QPI outbound link 1 NCS stalled
Umask-06 : 0x07 : PMU : [LINK_0] : None : Cycles QPI outbound link 0 multi flit stalled
Umask-07 : 0x38 : PMU : [LINK_1] : None : Cycles QPI outbound link 1 multi flit stalled
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651623
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_QPI_TX_STALLED_SINGLE_FLIT
Equiv	 : None
Flags    : None
Desc     : Cycles QPI outbound link stalls
Code     : 0x40
Umask-00 : 0x01 : PMU : [HOME_LINK_0] : None : Cycles QPI outbound link 0 HOME stalled
Umask-01 : 0x02 : PMU : [SNOOP_LINK_0] : None : Cycles QPI outbound link 0 SNOOP stalled
Umask-02 : 0x04 : PMU : [NDR_LINK_0] : None : Cycles QPI outbound link 0 NDR stalled
Umask-03 : 0x08 : PMU : [HOME_LINK_1] : None : Cycles QPI outbound link 1 HOME stalled
Umask-04 : 0x10 : PMU : [SNOOP_LINK_1] : None : Cycles QPI outbound link 1 SNOOP stalled
Umask-05 : 0x20 : PMU : [NDR_LINK_1] : None : Cycles QPI outbound link 1 NDR stalled
Umask-06 : 0x07 : PMU : [LINK_0] : None : Cycles QPI outbound link 0 single flit stalled
Umask-07 : 0x38 : PMU : [LINK_1] : None : Cycles QPI outbound link 1 single flit stalled
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651624
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_SNP_RESP_TO_LOCAL_HOME
Equiv	 : None
Flags    : None
Desc     : Local home snoop response
Code     : 0x6
Umask-00 : 0x01 : PMU : [I_STATE] : None : Local home snoop response - LLC does not have cache line
Umask-01 : 0x02 : PMU : [S_STATE] : None : Local home snoop response - LLC has  cache line in S state
Umask-02 : 0x04 : PMU : [FWD_S_STATE] : None : Local home snoop response - LLC forwarding cache line in S state.
Umask-03 : 0x08 : PMU : [FWD_I_STATE] : None : Local home snoop response - LLC has forwarded a modified cache line
Umask-04 : 0x10 : PMU : [CONFLICT] : None : Local home conflict snoop response
Umask-05 : 0x20 : PMU : [WB] : None : Local home snoop response - LLC has cache line in the M state
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 35651625
PMU name : nhm_unc (Intel Nehalem uncore)
Name     : UNC_SNP_RESP_TO_REMOTE_HOME
Equiv	 : None
Flags    : None
Desc     : Remote home snoop response
Code     : 0x7
Umask-00 : 0x01 : PMU : [I_STATE] : None : Remote home snoop response - LLC does not have cache line
Umask-01 : 0x02 : PMU : [S_STATE] : None : Remote home snoop response - LLC has  cache line in S state
Umask-02 : 0x04 : PMU : [FWD_S_STATE] : None : Remote home snoop response - LLC forwarding cache line in S state.
Umask-03 : 0x08 : PMU : [FWD_I_STATE] : None : Remote home snoop response - LLC has forwarded a modified cache line
Umask-04 : 0x10 : PMU : [CONFLICT] : None : Remote home conflict snoop response
Umask-05 : 0x20 : PMU : [WB] : None : Remote home snoop response - LLC has cache line in the M state
Umask-06 : 0x24 : PMU : [HITM] : None : Remote home snoop response - LLC HITM
Modif-00 : 0x00 : PMU : [e] : edge level (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-03 : 0x03 : PMU : [o] : queue occupancy (boolean)
#-----------------------------
IDX	 : 37748736
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : UNHALTED_CORE_CYCLES
Equiv	 : None
Flags    : None
Desc     : count core clock cycles whenever the clock signal on the specific core is running (not halted)
Code     : 0x3c
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 37748737
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : INSTRUCTION_RETIRED
Equiv	 : None
Flags    : None
Desc     : count the number of instructions at retirement. For instructions that consists of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction
Code     : 0xc0
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 37748738
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : LLC_REFERENCES
Equiv	 : None
Flags    : None
Desc     : count each request originating from the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch
Code     : 0x4f2e
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 37748739
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : LLC_MISSES
Equiv	 : None
Flags    : None
Desc     : count each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch
Code     : 0x412e
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 37748740
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : BRANCH_INSTRUCTIONS_RETIRED
Equiv	 : None
Flags    : None
Desc     : count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction
Code     : 0xc4
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 106954752
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CPU_CYCLES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_CPU_CYCLES
Code     : 0x0
#-----------------------------
IDX	 : 106954753
PMU name : perf (perf_events generic PMU)
Name     : CYCLES
Equiv	 : PERF_COUNT_HW_CPU_CYCLES
Flags    : None
Desc     : PERF_COUNT_HW_CPU_CYCLES
Code     : 0x0
#-----------------------------
IDX	 : 106954754
PMU name : perf (perf_events generic PMU)
Name     : CPU-CYCLES
Equiv	 : PERF_COUNT_HW_CPU_CYCLES
Flags    : None
Desc     : PERF_COUNT_HW_CPU_CYCLES
Code     : 0x0
#-----------------------------
IDX	 : 106954755
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_INSTRUCTIONS
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_INSTRUCTIONS
Code     : 0x1
#-----------------------------
IDX	 : 106954756
PMU name : perf (perf_events generic PMU)
Name     : INSTRUCTIONS
Equiv	 : PERF_COUNT_HW_INSTRUCTIONS
Flags    : None
Desc     : PERF_COUNT_HW_INSTRUCTIONS
Code     : 0x1
#-----------------------------
IDX	 : 106954757
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_REFERENCES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_CACHE_REFERENCES
Code     : 0x2
#-----------------------------
IDX	 : 106954758
PMU name : perf (perf_events generic PMU)
Name     : CACHE-REFERENCES
Equiv	 : PERF_COUNT_HW_CACHE_REFERENCES
Flags    : None
Desc     : PERF_COUNT_HW_CACHE_REFERENCES
Code     : 0x2
#-----------------------------
IDX	 : 106954759
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_MISSES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_CACHE_MISSES
Code     : 0x3
#-----------------------------
IDX	 : 106954760
PMU name : perf (perf_events generic PMU)
Name     : CACHE-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_MISSES
Flags    : None
Desc     : PERF_COUNT_HW_CACHE_MISSES
Code     : 0x3
#-----------------------------
IDX	 : 106954761
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954762
PMU name : perf (perf_events generic PMU)
Name     : BRANCH-INSTRUCTIONS
Equiv	 : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Flags    : None
Desc     : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954763
PMU name : perf (perf_events generic PMU)
Name     : BRANCHES
Equiv	 : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Flags    : None
Desc     : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954764
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_BRANCH_MISSES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_BRANCH_MISSES
Code     : 0x5
#-----------------------------
IDX	 : 106954765
PMU name : perf (perf_events generic PMU)
Name     : BRANCH-MISSES
Equiv	 : PERF_COUNT_HW_BRANCH_MISSES
Flags    : None
Desc     : PERF_COUNT_HW_BRANCH_MISSES
Code     : 0x5
#-----------------------------
IDX	 : 106954766
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_BUS_CYCLES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_BUS_CYCLES
Code     : 0x6
#-----------------------------
IDX	 : 106954767
PMU name : perf (perf_events generic PMU)
Name     : BUS-CYCLES
Equiv	 : PERF_COUNT_HW_BUS_CYCLES
Flags    : None
Desc     : PERF_COUNT_HW_BUS_CYCLES
Code     : 0x6
#-----------------------------
IDX	 : 106954768
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Code     : 0x7
#-----------------------------
IDX	 : 106954769
PMU name : perf (perf_events generic PMU)
Name     : STALLED-CYCLES-FRONTEND
Equiv	 : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Code     : 0x7
#-----------------------------
IDX	 : 106954770
PMU name : perf (perf_events generic PMU)
Name     : IDLE-CYCLES-FRONTEND
Equiv	 : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Code     : 0x7
#-----------------------------
IDX	 : 106954771
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Code     : 0x8
#-----------------------------
IDX	 : 106954772
PMU name : perf (perf_events generic PMU)
Name     : STALLED-CYCLES-BACKEND
Equiv	 : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Code     : 0x8
#-----------------------------
IDX	 : 106954773
PMU name : perf (perf_events generic PMU)
Name     : IDLE-CYCLES-BACKEND
Equiv	 : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Code     : 0x8
#-----------------------------
IDX	 : 106954774
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_REF_CPU_CYCLES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_REF_CPU_CYCLES
Code     : 0x9
#-----------------------------
IDX	 : 106954775
PMU name : perf (perf_events generic PMU)
Name     : REF-CYCLES
Equiv	 : PERF_COUNT_HW_REF_CPU_CYCLES
Flags    : None
Desc     : PERF_COUNT_HW_REF_CPU_CYCLES
Code     : 0x9
#-----------------------------
IDX	 : 106954776
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_CPU_CLOCK
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_CPU_CLOCK
Code     : 0x0
#-----------------------------
IDX	 : 106954777
PMU name : perf (perf_events generic PMU)
Name     : CPU-CLOCK
Equiv	 : PERF_COUNT_SW_CPU_CLOCK
Flags    : None
Desc     : PERF_COUNT_SW_CPU_CLOCK
Code     : 0x0
#-----------------------------
IDX	 : 106954778
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_TASK_CLOCK
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_TASK_CLOCK
Code     : 0x1
#-----------------------------
IDX	 : 106954779
PMU name : perf (perf_events generic PMU)
Name     : TASK-CLOCK
Equiv	 : PERF_COUNT_SW_TASK_CLOCK
Flags    : None
Desc     : PERF_COUNT_SW_TASK_CLOCK
Code     : 0x1
#-----------------------------
IDX	 : 106954780
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_PAGE_FAULTS
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS
Code     : 0x2
#-----------------------------
IDX	 : 106954781
PMU name : perf (perf_events generic PMU)
Name     : PAGE-FAULTS
Equiv	 : PERF_COUNT_SW_PAGE_FAULTS
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS
Code     : 0x2
#-----------------------------
IDX	 : 106954782
PMU name : perf (perf_events generic PMU)
Name     : FAULTS
Equiv	 : PERF_COUNT_SW_PAGE_FAULTS
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS
Code     : 0x2
#-----------------------------
IDX	 : 106954783
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_CONTEXT_SWITCHES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_CONTEXT_SWITCHES
Code     : 0x3
#-----------------------------
IDX	 : 106954784
PMU name : perf (perf_events generic PMU)
Name     : CONTEXT-SWITCHES
Equiv	 : PERF_COUNT_SW_CONTEXT_SWITCHES
Flags    : None
Desc     : PERF_COUNT_SW_CONTEXT_SWITCHES
Code     : 0x3
#-----------------------------
IDX	 : 106954785
PMU name : perf (perf_events generic PMU)
Name     : CS
Equiv	 : PERF_COUNT_SW_CONTEXT_SWITCHES
Flags    : None
Desc     : PERF_COUNT_SW_CONTEXT_SWITCHES
Code     : 0x3
#-----------------------------
IDX	 : 106954786
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_CPU_MIGRATIONS
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_CPU_MIGRATIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954787
PMU name : perf (perf_events generic PMU)
Name     : CPU-MIGRATIONS
Equiv	 : PERF_COUNT_SW_CPU_MIGRATIONS
Flags    : None
Desc     : PERF_COUNT_SW_CPU_MIGRATIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954788
PMU name : perf (perf_events generic PMU)
Name     : MIGRATIONS
Equiv	 : PERF_COUNT_SW_CPU_MIGRATIONS
Flags    : None
Desc     : PERF_COUNT_SW_CPU_MIGRATIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954789
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_PAGE_FAULTS_MIN
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS_MIN
Code     : 0x5
#-----------------------------
IDX	 : 106954790
PMU name : perf (perf_events generic PMU)
Name     : MINOR-FAULTS
Equiv	 : PERF_COUNT_SW_PAGE_FAULTS_MIN
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS_MIN
Code     : 0x5
#-----------------------------
IDX	 : 106954791
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_PAGE_FAULTS_MAJ
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS_MAJ
Code     : 0x6
#-----------------------------
IDX	 : 106954792
PMU name : perf (perf_events generic PMU)
Name     : MAJOR-FAULTS
Equiv	 : PERF_COUNT_SW_PAGE_FAULTS_MAJ
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS_MAJ
Code     : 0x6
#-----------------------------
IDX	 : 106954793
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_L1D
Equiv	 : None
Flags    : None
Desc     : L1 data cache
Code     : 0x0
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x100 : PMU : [WRITE] : None : write access
Umask-02 : 0x200 : PMU : [PREFETCH] : None : prefetch access
Umask-03 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-04 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954794
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_L1D:READ:ACCESS
Flags    : None
Desc     : L1 cache load accesses
Code     : 0x0
#-----------------------------
IDX	 : 106954795
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_L1D:READ:MISS
Flags    : None
Desc     : L1 cache load misses
Code     : 0x0
#-----------------------------
IDX	 : 106954796
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-STORES
Equiv	 : PERF_COUNT_HW_CACHE_L1D:WRITE:ACCESS
Flags    : None
Desc     : L1 cache store accesses
Code     : 0x0
#-----------------------------
IDX	 : 106954797
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-STORE-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_L1D:WRITE:MISS
Flags    : None
Desc     : L1 cache store misses
Code     : 0x0
#-----------------------------
IDX	 : 106954798
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-PREFETCHES
Equiv	 : PERF_COUNT_HW_CACHE_L1D:PREFETCH:ACCESS
Flags    : None
Desc     : L1 cache prefetch accesses
Code     : 0x0
#-----------------------------
IDX	 : 106954799
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-PREFETCH-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_L1D:PREFETCH:MISS
Flags    : None
Desc     : L1 cache prefetch misses
Code     : 0x0
#-----------------------------
IDX	 : 106954800
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_L1I
Equiv	 : None
Flags    : None
Desc     : L1 instruction cache
Code     : 0x1
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x200 : PMU : [PREFETCH] : None : prefetch access
Umask-02 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-03 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954801
PMU name : perf (perf_events generic PMU)
Name     : L1-ICACHE-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_L1I:READ:ACCESS
Flags    : None
Desc     : L1I cache load accesses
Code     : 0x1
#-----------------------------
IDX	 : 106954802
PMU name : perf (perf_events generic PMU)
Name     : L1-ICACHE-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_L1I:READ:MISS
Flags    : None
Desc     : L1I cache load misses
Code     : 0x1
#-----------------------------
IDX	 : 106954803
PMU name : perf (perf_events generic PMU)
Name     : L1-ICACHE-PREFETCHES
Equiv	 : PERF_COUNT_HW_CACHE_L1I:PREFETCH:ACCESS
Flags    : None
Desc     : L1I cache prefetch accesses
Code     : 0x1
#-----------------------------
IDX	 : 106954804
PMU name : perf (perf_events generic PMU)
Name     : L1-ICACHE-PREFETCH-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_L1I:PREFETCH:MISS
Flags    : None
Desc     : L1I cache prefetch misses
Code     : 0x1
#-----------------------------
IDX	 : 106954805
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_LL
Equiv	 : None
Flags    : None
Desc     : Last level cache
Code     : 0x2
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x100 : PMU : [WRITE] : None : write access
Umask-02 : 0x200 : PMU : [PREFETCH] : None : prefetch access
Umask-03 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-04 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954806
PMU name : perf (perf_events generic PMU)
Name     : LLC-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_LL:READ:ACCESS
Flags    : None
Desc     : Last level cache load accesses
Code     : 0x2
#-----------------------------
IDX	 : 106954807
PMU name : perf (perf_events generic PMU)
Name     : LLC-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_LL:READ:MISS
Flags    : None
Desc     : Last level cache load misses
Code     : 0x2
#-----------------------------
IDX	 : 106954808
PMU name : perf (perf_events generic PMU)
Name     : LLC-STORES
Equiv	 : PERF_COUNT_HW_CACHE_LL:WRITE:ACCESS
Flags    : None
Desc     : Last level cache store accesses
Code     : 0x2
#-----------------------------
IDX	 : 106954809
PMU name : perf (perf_events generic PMU)
Name     : LLC-STORE-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_LL:WRITE:MISS
Flags    : None
Desc     : Last level cache store misses
Code     : 0x2
#-----------------------------
IDX	 : 106954810
PMU name : perf (perf_events generic PMU)
Name     : LLC-PREFETCHES
Equiv	 : PERF_COUNT_HW_CACHE_LL:PREFETCH:ACCESS
Flags    : None
Desc     : Last level cache prefetch accesses
Code     : 0x2
#-----------------------------
IDX	 : 106954811
PMU name : perf (perf_events generic PMU)
Name     : LLC-PREFETCH-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_LL:PREFETCH:MISS
Flags    : None
Desc     : Last level cache prefetch misses
Code     : 0x2
#-----------------------------
IDX	 : 106954812
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_DTLB
Equiv	 : None
Flags    : None
Desc     : Data Translation Lookaside Buffer
Code     : 0x3
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x100 : PMU : [WRITE] : None : write access
Umask-02 : 0x200 : PMU : [PREFETCH] : None : prefetch access
Umask-03 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-04 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954813
PMU name : perf (perf_events generic PMU)
Name     : DTLB-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:READ:ACCESS
Flags    : None
Desc     : Data TLB load accesses
Code     : 0x3
#-----------------------------
IDX	 : 106954814
PMU name : perf (perf_events generic PMU)
Name     : DTLB-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:READ:MISS
Flags    : None
Desc     : Data TLB load misses
Code     : 0x3
#-----------------------------
IDX	 : 106954815
PMU name : perf (perf_events generic PMU)
Name     : DTLB-STORES
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:WRITE:ACCESS
Flags    : None
Desc     : Data TLB store accesses
Code     : 0x3
#-----------------------------
IDX	 : 106954816
PMU name : perf (perf_events generic PMU)
Name     : DTLB-STORE-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:WRITE:MISS
Flags    : None
Desc     : Data TLB store misses
Code     : 0x3
#-----------------------------
IDX	 : 106954817
PMU name : perf (perf_events generic PMU)
Name     : DTLB-PREFETCHES
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:PREFETCH:ACCESS
Flags    : None
Desc     : Data TLB prefetch accesses
Code     : 0x3
#-----------------------------
IDX	 : 106954818
PMU name : perf (perf_events generic PMU)
Name     : DTLB-PREFETCH-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:PREFETCH:MISS
Flags    : None
Desc     : Data TLB prefetch misses
Code     : 0x3
#-----------------------------
IDX	 : 106954819
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_ITLB
Equiv	 : None
Flags    : None
Desc     : Instruction Translation Lookaside Buffer
Code     : 0x4
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-02 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954820
PMU name : perf (perf_events generic PMU)
Name     : ITLB-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_ITLB:READ:ACCESS
Flags    : None
Desc     : Instruction TLB load accesses
Code     : 0x4
#-----------------------------
IDX	 : 106954821
PMU name : perf (perf_events generic PMU)
Name     : ITLB-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_ITLB:READ:MISS
Flags    : None
Desc     : Instruction TLB load misses
Code     : 0x4
#-----------------------------
IDX	 : 106954822
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_BPU
Equiv	 : None
Flags    : None
Desc     : Branch Prediction Unit
Code     : 0x5
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-02 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954823
PMU name : perf (perf_events generic PMU)
Name     : BRANCH-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_BPU:READ:ACCESS
Flags    : None
Desc     : Branch  load accesses
Code     : 0x5
#-----------------------------
IDX	 : 106954824
PMU name : perf (perf_events generic PMU)
Name     : BRANCH-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_BPU:READ:MISS
Flags    : None
Desc     : Branch  load misses
Code     : 0x5
#-----------------------------
IDX	 : 106954825
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_NODE
Equiv	 : None
Flags    : None
Desc     : Node memory access
Code     : 0x6
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x100 : PMU : [WRITE] : None : write access
Umask-02 : 0x200 : PMU : [PREFETCH] : None : prefetch access
Umask-03 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-04 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954826
PMU name : perf (perf_events generic PMU)
Name     : NODE-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_NODE:READ:ACCESS
Flags    : None
Desc     : Node  load accesses
Code     : 0x6
#-----------------------------
IDX	 : 106954827
PMU name : perf (perf_events generic PMU)
Name     : NODE-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_NODE:READ:MISS
Flags    : None
Desc     : Node  load misses
Code     : 0x6
#-----------------------------
IDX	 : 106954828
PMU name : perf (perf_events generic PMU)
Name     : NODE-STORES
Equiv	 : PERF_COUNT_HW_CACHE_NODE:WRITE:ACCESS
Flags    : None
Desc     : Node  store accesses
Code     : 0x6
#-----------------------------
IDX	 : 106954829
PMU name : perf (perf_events generic PMU)
Name     : NODE-STORE-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_NODE:WRITE:MISS
Flags    : None
Desc     : Node  store misses
Code     : 0x6
#-----------------------------
IDX	 : 106954830
PMU name : perf (perf_events generic PMU)
Name     : NODE-PREFETCHES
Equiv	 : PERF_COUNT_HW_CACHE_NODE:PREFETCH:ACCESS
Flags    : None
Desc     : Node  prefetch accesses
Code     : 0x6
#-----------------------------
IDX	 : 106954831
PMU name : perf (perf_events generic PMU)
Name     : NODE-PREFETCH-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_NODE:PREFETCH:MISS
Flags    : None
Desc     : Node  prefetch misses
Code     : 0x6
#-----------------------------
IDX	 : 239075328
PMU name : perf_raw (perf_events raw PMU)
Name     : r0000
Equiv	 : None
Flags    : None
Desc     : perf_events raw event syntax: r[0-9a-fA-F]+
Code     : 0x0
