NDSummary.OnToolTipsLoaded("File18:uvm_reg_sequence.svh",{468:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">This section defines the base classes used for register stimulus generation.</div></div>",469:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype469\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_sequence<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> BASE=uvm_sequence #(uvm_reg_item))</span></div></div></div><div class=\"TTSummary\">This class provides base functionality for both user-defined RegModel test sequences and &quot;register translation sequences&quot;.</div></div>",470:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype470\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_reg_block model</div></div><div class=\"TTSummary\">Block abstraction this sequence executes on, defined only when this sequence is a user-defined test sequence.</div></div>",471:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype471\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_reg_adapter adapter</div></div><div class=\"TTSummary\">Adapter to use for translating between abstract register transactions and physical bus transactions, defined only when this sequence is a translation sequence.</div></div>",472:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype472\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"3\" data-NarrowColumnCount=\"2\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/3\" style=\"grid-area:1/1/2/2\">uvm_sequencer #(</div><div class=\"PName InFirstParameterColumn InLastParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">uvm_reg_item</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"3/1/4/3\" style=\"grid-area:1/3/2/4\">) reg_seqr</div></div></div></div><div class=\"TTSummary\">Layered upstream &quot;register&quot; sequencer.</div></div>",473:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype473\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function</span> new (</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">string</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">name</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHString\">&quot;uvm_reg_sequence_inst&quot;</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Create a new instance, giving it the optional ~name~.</div></div>",474:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype474\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">virtual task</span> do_reg_item(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">uvm_reg_item&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">rw</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Executes the given register transaction, ~rw~, via the sequencer on which this sequence was started (i.e. m_sequencer). Uses the configured adapter to convert the register transaction into the type expected by this sequencer.</div></div>",475:"<div class=\"NDToolTip TGroup LSystemVerilog\"><div class=\"TTSummary\">The following methods delegate to the corresponding method in the register or memory element. They allow a sequence ~body()~ to do reads and writes without having to explicitly supply itself to ~parent~ sequence argument. Thus, a register write</div></div>",476:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype476\"><div class=\"CPEntry TClass Current\"><div class=\"CPModifiers\"><span class=\"SHKeyword\">virtual</span></div><div class=\"CPName\">uvm_reg_frontdoor</div></div></div><div class=\"TTSummary\">Facade class for register and memory frontdoor access.</div></div>",478:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype478\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_reg_item rw_info</div></div><div class=\"TTSummary\">Holds information about the register being read or written</div></div>",479:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype479\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_sequencer_base sequencer</div></div><div class=\"TTSummary\">Sequencer executing the operation</div></div>",481:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype481\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">function</span> new(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">string</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">name</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHString\">&quot;&quot;</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Constructor, new object givne optional ~name~.</div></div>"});