
*** Running vivado
    with args -log EQ_27_band_axi_i2s_transmitter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source EQ_27_band_axi_i2s_transmitter_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source EQ_27_band_axi_i2s_transmitter_0_0.tcl -notrace
Command: synth_design -top EQ_27_band_axi_i2s_transmitter_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9200 
WARNING: [Synth 8-2507] parameter declaration becomes local in audio_transmitter_S_AXIS with formal parameter declaration list [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/c498/audio_transmitter_S_AXIS.v:57]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 367.648 ; gain = 108.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'EQ_27_band_axi_i2s_transmitter_0_0' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ip/EQ_27_band_axi_i2s_transmitter_0_0/synth/EQ_27_band_axi_i2s_transmitter_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_i2s_transmitter' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/c498/axi_i2s_transmitter.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'audio_transmitter_S_AXIS' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/c498/audio_transmitter_S_AXIS.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 8 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'i2s_transmitter' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/c498/src/i2s_transmitter.v:9]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter RING_WIDTH bound to: 33 - type: integer 
WARNING: [Synth 8-3848] Net sd in module/entity i2s_transmitter does not have driver. [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/c498/src/i2s_transmitter.v:12]
INFO: [Synth 8-256] done synthesizing module 'i2s_transmitter' (1#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/c498/src/i2s_transmitter.v:9]
WARNING: [Synth 8-567] referenced signal 'S_AXIS_ARESETN' should be on the sensitivity list [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/c498/audio_transmitter_S_AXIS.v:178]
WARNING: [Synth 8-567] referenced signal 'S_AXIS_ARESETN' should be on the sensitivity list [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/c498/audio_transmitter_S_AXIS.v:183]
WARNING: [Synth 8-567] referenced signal 'lrclk' should be on the sensitivity list [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/c498/audio_transmitter_S_AXIS.v:183]
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[0].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[1].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[2].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[3].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-3848] Net data_L in module/entity audio_transmitter_S_AXIS does not have driver. [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/c498/audio_transmitter_S_AXIS.v:47]
WARNING: [Synth 8-3848] Net data_R in module/entity audio_transmitter_S_AXIS does not have driver. [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/c498/audio_transmitter_S_AXIS.v:47]
INFO: [Synth 8-256] done synthesizing module 'audio_transmitter_S_AXIS' (2#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/c498/audio_transmitter_S_AXIS.v:4]
INFO: [Synth 8-256] done synthesizing module 'axi_i2s_transmitter' (3#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/c498/axi_i2s_transmitter.v:4]
INFO: [Synth 8-256] done synthesizing module 'EQ_27_band_axi_i2s_transmitter_0_0' (4#1) [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ip/EQ_27_band_axi_i2s_transmitter_0_0/synth/EQ_27_band_axi_i2s_transmitter_0_0.v:56]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port sd
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port reset
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port ws
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port sck
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[31]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[30]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[29]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[28]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[27]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[26]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[25]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[24]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[23]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[22]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[21]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[20]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[19]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[18]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[17]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[16]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[15]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[14]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[13]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[12]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[11]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[10]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[9]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[8]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[7]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[6]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[5]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[4]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[3]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[2]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[1]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_L[0]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[31]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[30]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[29]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[28]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[27]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[26]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[25]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[24]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[23]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[22]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[21]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[20]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[19]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[18]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[17]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[16]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[15]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[14]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[13]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[12]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[11]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[10]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[9]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[8]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[7]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[6]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[5]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[4]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[3]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[2]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[1]
WARNING: [Synth 8-3331] design i2s_transmitter has unconnected port data_R[0]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[31]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[30]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[29]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[28]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[27]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[26]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[25]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[24]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[23]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[22]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[21]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[20]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[19]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[18]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[17]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[16]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[15]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[14]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[13]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[12]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[11]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[10]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[9]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[8]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[7]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[6]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[5]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[4]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[3]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[2]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[1]
WARNING: [Synth 8-3331] design audio_transmitter_S_AXIS has unconnected port S_AXIS_TDATA[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 396.531 ; gain = 137.867
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_aresetn with 1st driver pin 's_axis_aresetn' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ip/EQ_27_band_axi_i2s_transmitter_0_0/synth/EQ_27_band_axi_i2s_transmitter_0_0.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_aresetn with 2nd driver pin 'GND' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/c498/audio_transmitter_S_AXIS.v:4]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 396.531 ; gain = 137.867
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 731.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 731.043 ; gain = 472.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 731.043 ; gain = 472.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 731.043 ; gain = 472.379
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'bclk_reg' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/c498/audio_transmitter_S_AXIS.v:184]
WARNING: [Synth 8-327] inferring latch for variable 'lrclk_reg' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ipshared/c498/audio_transmitter_S_AXIS.v:171]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 731.043 ; gain = 472.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module audio_transmitter_S_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design EQ_27_band_axi_i2s_transmitter_0_0 has port s_axis_aresetn driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/audio_transmitter_S_AXIS_inst/write_pointer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/audio_transmitter_S_AXIS_inst/write_pointer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/audio_transmitter_S_AXIS_inst/write_pointer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/audio_transmitter_S_AXIS_inst/writes_done_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/audio_transmitter_S_AXIS_inst/mst_exec_state_reg )
INFO: [Synth 8-3332] Sequential element (inst/audio_transmitter_S_AXIS_inst/write_pointer_reg[2]) is unused and will be removed from module EQ_27_band_axi_i2s_transmitter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_transmitter_S_AXIS_inst/write_pointer_reg[1]) is unused and will be removed from module EQ_27_band_axi_i2s_transmitter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_transmitter_S_AXIS_inst/write_pointer_reg[0]) is unused and will be removed from module EQ_27_band_axi_i2s_transmitter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_transmitter_S_AXIS_inst/writes_done_reg) is unused and will be removed from module EQ_27_band_axi_i2s_transmitter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_transmitter_S_AXIS_inst/mst_exec_state_reg) is unused and will be removed from module EQ_27_band_axi_i2s_transmitter_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 731.043 ; gain = 472.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 759.656 ; gain = 500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 759.656 ; gain = 500.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/audio_transmitter_S_AXIS_inst/bclk_reg) is unused and will be removed from module EQ_27_band_axi_i2s_transmitter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_transmitter_S_AXIS_inst/lrclk_reg) is unused and will be removed from module EQ_27_band_axi_i2s_transmitter_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 769.246 ; gain = 510.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 769.246 ; gain = 510.582
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_aresetn with 1st driver pin 's_axis_aresetn' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ip/EQ_27_band_axi_i2s_transmitter_0_0/synth/EQ_27_band_axi_i2s_transmitter_0_0.v:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s_axis_aresetn with 2nd driver pin 'GND' [c:/Zynq_Book/EQ_27_band/EQ_27_band.srcs/sources_1/bd/EQ_27_band/ip/EQ_27_band_axi_i2s_transmitter_0_0/synth/EQ_27_band_axi_i2s_transmitter_0_0.v:56]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 769.246 ; gain = 510.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 769.246 ; gain = 510.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 769.246 ; gain = 510.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 769.246 ; gain = 510.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 769.246 ; gain = 510.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 769.246 ; gain = 510.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 769.246 ; gain = 176.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 769.246 ; gain = 510.582
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 113 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 781.508 ; gain = 534.496
INFO: [Common 17-1381] The checkpoint 'C:/Zynq_Book/EQ_27_band/EQ_27_band.runs/EQ_27_band_axi_i2s_transmitter_0_0_synth_1/EQ_27_band_axi_i2s_transmitter_0_0.dcp' has been generated.
