{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 23:00:02 2023 " "Info: Processing started: Thu May 25 23:00:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mino_Machine -c Mino_Machine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mino_Machine -c Mino_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mino_Machine.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mino_Machine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mino_Machine " "Info: Found entity 1: Mino_Machine" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Info: Found design unit 1: alu-rtl" {  } { { "alu.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/alu.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/alu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2to4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode2to4-SYN " "Info: Found design unit 1: decode2to4-SYN" {  } { { "decode2to4.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/decode2to4.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 decode2to4 " "Info: Found entity 1: decode2to4" {  } { { "decode2to4.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/decode2to4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_Count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Display_Count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_count-SYN " "Info: Found design unit 1: display_count-SYN" {  } { { "Display_Count.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_Count.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Display_Count " "Info: Found entity 1: Display_Count" {  } { { "Display_Count.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_Count.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Display_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_mux-SYN " "Info: Found design unit 1: display_mux-SYN" {  } { { "Display_mux.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_mux.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Display_mux " "Info: Found entity 1: Display_mux" {  } { { "Display_mux.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_mux.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-SYN " "Info: Found design unit 1: mux4to1-SYN" {  } { { "mux4to1.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux4to1.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Info: Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux4to1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16-SYN " "Info: Found design unit 1: register16-SYN" {  } { { "register16.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/register16.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Info: Found entity 1: register16" {  } { { "register16.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/register16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Seven_Seg_Driver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Seven_Seg_Driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seven_Seg_Driver-Structure " "Info: Found design unit 1: Seven_Seg_Driver-Structure" {  } { { "Seven_Seg_Driver.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Seven_Seg_Driver.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Seven_Seg_Driver " "Info: Found entity 1: Seven_Seg_Driver" {  } { { "Seven_Seg_Driver.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Seven_Seg_Driver.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_altufm_parallel_ecn-RTL " "Info: Found design unit 1: ROM_altufm_parallel_ecn-RTL" {  } { { "ROM.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/ROM.vhd" 64 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rom-RTL " "Info: Found design unit 2: rom-RTL" {  } { { "ROM.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/ROM.vhd" 924 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ROM_altufm_parallel_ecn " "Info: Found entity 1: ROM_altufm_parallel_ecn" {  } { { "ROM.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/ROM.vhd" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 ROM " "Info: Found entity 2: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/ROM.vhd" 908 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Info: Found design unit 1: divider-SYN" {  } { { "divider.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/divider.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/divider.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_Divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Clock_Divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-SYN " "Info: Found design unit 1: clock_divider-SYN" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Clock_Divider.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Info: Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Clock_Divider.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mino_Machine " "Info: Elaborating entity \"Mino_Machine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "Dip " "Warning: Pin \"Dip\" not connected" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 256 32 200 272 "Dip\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Warning: Primitive \"NOT\" of instance \"inst\" not used" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 248 248 296 280 "inst" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst17 " "Warning: Primitive \"WIRE\" of instance \"inst17\" not used" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 704 504 552 736 "inst17" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TRI inst2 " "Warning: Primitive \"TRI\" of instance \"inst2\" not used" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 1016 888 936 1048 "inst2" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:inst26 " "Info: Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:inst26\"" {  } { { "Mino_Machine.bdf" "inst26" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 176 248 392 240 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Clock_Divider:inst26\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\"" {  } { { "Clock_Divider.vhd" "lpm_counter_component" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Clock_Divider.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\"" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Clock_Divider.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Info: Parameter \"lpm_width\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "Clock_Divider.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Clock_Divider.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_09h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09h " "Info: Found entity 1: cntr_09h" {  } { { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_09h Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated " "Info: Elaborating entity \"cntr_09h\" for hierarchy \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Seg_Driver Seven_Seg_Driver:inst18 " "Info: Elaborating entity \"Seven_Seg_Driver\" for hierarchy \"Seven_Seg_Driver:inst18\"" {  } { { "Mino_Machine.bdf" "inst18" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 288 912 1080 384 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_mux Display_mux:inst16 " "Info: Elaborating entity \"Display_mux\" for hierarchy \"Display_mux:inst16\"" {  } { { "Mino_Machine.bdf" "inst16" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 256 768 904 368 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Display_mux:inst16\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"Display_mux:inst16\|LPM_MUX:lpm_mux_component\"" {  } { { "Display_mux.vhd" "lpm_mux_component" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_mux.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_mux:inst16\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Display_mux:inst16\|LPM_MUX:lpm_mux_component\"" {  } { { "Display_mux.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_mux.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_mux:inst16\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"Display_mux:inst16\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "Display_mux.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_mux.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_vld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vld " "Info: Found entity 1: mux_vld" {  } { { "db/mux_vld.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/mux_vld.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vld Display_mux:inst16\|LPM_MUX:lpm_mux_component\|mux_vld:auto_generated " "Info: Elaborating entity \"mux_vld\" for hierarchy \"Display_mux:inst16\|LPM_MUX:lpm_mux_component\|mux_vld:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Count Display_Count:inst14 " "Info: Elaborating entity \"Display_Count\" for hierarchy \"Display_Count:inst14\"" {  } { { "Mino_Machine.bdf" "inst14" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 448 632 776 512 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Display_Count:inst14\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"Display_Count:inst14\|lpm_counter:lpm_counter_component\"" {  } { { "Display_Count.vhd" "lpm_counter_component" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_Count.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Count:inst14\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"Display_Count:inst14\|lpm_counter:lpm_counter_component\"" {  } { { "Display_Count.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_Count.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Count:inst14\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"Display_Count:inst14\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "Display_Count.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_Count.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f7h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_f7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f7h " "Info: Found entity 1: cntr_f7h" {  } { { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f7h Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated " "Info: Elaborating entity \"cntr_f7h\" for hierarchy \"Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2to4 decode2to4:inst19 " "Info: Elaborating entity \"decode2to4\" for hierarchy \"decode2to4:inst19\"" {  } { { "Mino_Machine.bdf" "inst19" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 440 1256 1384 552 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode decode2to4:inst19\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"decode2to4:inst19\|lpm_decode:lpm_decode_component\"" {  } { { "decode2to4.vhd" "lpm_decode_component" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/decode2to4.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "decode2to4:inst19\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"decode2to4:inst19\|lpm_decode:lpm_decode_component\"" {  } { { "decode2to4.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/decode2to4.vhd" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode2to4:inst19\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"decode2to4:inst19\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Info: Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "decode2to4.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/decode2to4.vhd" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ndf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_ndf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ndf " "Info: Found entity 1: decode_ndf" {  } { { "db/decode_ndf.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/decode_ndf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ndf decode2to4:inst19\|lpm_decode:lpm_decode_component\|decode_ndf:auto_generated " "Info: Elaborating entity \"decode_ndf\" for hierarchy \"decode2to4:inst19\|lpm_decode:lpm_decode_component\|decode_ndf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:inst15 " "Info: Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:inst15\"" {  } { { "Mino_Machine.bdf" "inst15" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 368 1160 1248 480 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux4to1:inst15\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"mux4to1:inst15\|LPM_MUX:lpm_mux_component\"" {  } { { "mux4to1.vhd" "lpm_mux_component" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux4to1.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "mux4to1:inst15\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"mux4to1:inst15\|LPM_MUX:lpm_mux_component\"" {  } { { "mux4to1.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux4to1.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux4to1:inst15\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"mux4to1:inst15\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "mux4to1.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux4to1.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sld " "Info: Found entity 1: mux_sld" {  } { { "db/mux_sld.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/mux_sld.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sld mux4to1:inst15\|LPM_MUX:lpm_mux_component\|mux_sld:auto_generated " "Info: Elaborating entity \"mux_sld\" for hierarchy \"mux4to1:inst15\|LPM_MUX:lpm_mux_component\|mux_sld:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst24 " "Info: Elaborating entity \"divider\" for hierarchy \"divider:inst24\"" {  } { { "Mino_Machine.bdf" "inst24" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 832 352 536 928 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide divider:inst24\|lpm_divide:lpm_divide_component " "Info: Elaborating entity \"lpm_divide\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\"" {  } { { "divider.vhd" "lpm_divide_component" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/divider.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "divider:inst24\|lpm_divide:lpm_divide_component " "Info: Elaborated megafunction instantiation \"divider:inst24\|lpm_divide:lpm_divide_component\"" {  } { { "divider.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/divider.vhd" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider:inst24\|lpm_divide:lpm_divide_component " "Info: Instantiated megafunction \"divider:inst24\|lpm_divide:lpm_divide_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Info: Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Info: Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Info: Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 16 " "Info: Parameter \"lpm_widthd\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 16 " "Info: Parameter \"lpm_widthn\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "divider.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/divider.vhd" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cmq.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_cmq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cmq " "Info: Found entity 1: lpm_divide_cmq" {  } { { "db/lpm_divide_cmq.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/lpm_divide_cmq.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_cmq divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated " "Info: Elaborating entity \"lpm_divide_cmq\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_89h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_89h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_89h " "Info: Found entity 1: sign_div_unsign_89h" {  } { { "db/sign_div_unsign_89h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/sign_div_unsign_89h.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_89h divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider " "Info: Elaborating entity \"sign_div_unsign_89h\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\"" {  } { { "db/lpm_divide_cmq.tdf" "divider" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/lpm_divide_cmq.tdf" 32 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_moe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_moe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_moe " "Info: Found entity 1: alt_u_div_moe" {  } { { "db/alt_u_div_moe.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 54 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_moe divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider " "Info: Elaborating entity \"alt_u_div_moe\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\"" {  } { { "db/sign_div_unsign_89h.tdf" "divider" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/sign_div_unsign_89h.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e7c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_e7c:add_sub_0 " "Info: Elaborating entity \"add_sub_e7c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_e7c:add_sub_0\"" {  } { { "db/alt_u_div_moe.tdf" "add_sub_0" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f7c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_f7c:add_sub_1 " "Info: Elaborating entity \"add_sub_f7c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_f7c:add_sub_1\"" {  } { { "db/alt_u_div_moe.tdf" "add_sub_1" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v8c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_v8c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v8c " "Info: Found entity 1: add_sub_v8c" {  } { { "db/add_sub_v8c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_v8c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v8c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_v8c:add_sub_10 " "Info: Elaborating entity \"add_sub_v8c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_v8c:add_sub_10\"" {  } { { "db/alt_u_div_moe.tdf" "add_sub_10" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_09c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_09c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_09c " "Info: Found entity 1: add_sub_09c" {  } { { "db/add_sub_09c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_09c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_09c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_09c:add_sub_11 " "Info: Elaborating entity \"add_sub_09c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_09c:add_sub_11\"" {  } { { "db/alt_u_div_moe.tdf" "add_sub_11" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_19c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_19c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_19c " "Info: Found entity 1: add_sub_19c" {  } { { "db/add_sub_19c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_19c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_19c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_19c:add_sub_12 " "Info: Elaborating entity \"add_sub_19c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_19c:add_sub_12\"" {  } { { "db/alt_u_div_moe.tdf" "add_sub_12" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_29c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_29c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_29c " "Info: Found entity 1: add_sub_29c" {  } { { "db/add_sub_29c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_29c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_29c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_29c:add_sub_13 " "Info: Elaborating entity \"add_sub_29c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_29c:add_sub_13\"" {  } { { "db/alt_u_div_moe.tdf" "add_sub_13" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_39c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_39c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_39c " "Info: Found entity 1: add_sub_39c" {  } { { "db/add_sub_39c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_39c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_39c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_39c:add_sub_14 " "Info: Elaborating entity \"add_sub_39c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_39c:add_sub_14\"" {  } { { "db/alt_u_div_moe.tdf" "add_sub_14" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 68 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_49c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_49c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_49c " "Info: Found entity 1: add_sub_49c" {  } { { "db/add_sub_49c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_49c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_49c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_49c:add_sub_15 " "Info: Elaborating entity \"add_sub_49c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_49c:add_sub_15\"" {  } { { "db/alt_u_div_moe.tdf" "add_sub_15" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 69 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g7c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_g7c:add_sub_2 " "Info: Elaborating entity \"add_sub_g7c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_g7c:add_sub_2\"" {  } { { "db/alt_u_div_moe.tdf" "add_sub_2" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 70 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h7c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_h7c:add_sub_3 " "Info: Elaborating entity \"add_sub_h7c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_h7c:add_sub_3\"" {  } { { "db/alt_u_div_moe.tdf" "add_sub_3" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 71 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i7c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_i7c:add_sub_4 " "Info: Elaborating entity \"add_sub_i7c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_i7c:add_sub_4\"" {  } { { "db/alt_u_div_moe.tdf" "add_sub_4" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 72 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Info: Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_j7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j7c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_j7c:add_sub_5 " "Info: Elaborating entity \"add_sub_j7c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_j7c:add_sub_5\"" {  } { { "db/alt_u_div_moe.tdf" "add_sub_5" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 73 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_k7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k7c " "Info: Found entity 1: add_sub_k7c" {  } { { "db/add_sub_k7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_k7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k7c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_k7c:add_sub_6 " "Info: Elaborating entity \"add_sub_k7c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_k7c:add_sub_6\"" {  } { { "db/alt_u_div_moe.tdf" "add_sub_6" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 74 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_l7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l7c " "Info: Found entity 1: add_sub_l7c" {  } { { "db/add_sub_l7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_l7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l7c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_l7c:add_sub_7 " "Info: Elaborating entity \"add_sub_l7c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_l7c:add_sub_7\"" {  } { { "db/alt_u_div_moe.tdf" "add_sub_7" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 75 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_m7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m7c " "Info: Found entity 1: add_sub_m7c" {  } { { "db/add_sub_m7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_m7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m7c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_m7c:add_sub_8 " "Info: Elaborating entity \"add_sub_m7c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_m7c:add_sub_8\"" {  } { { "db/alt_u_div_moe.tdf" "add_sub_8" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 76 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u8c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_u8c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u8c " "Info: Found entity 1: add_sub_u8c" {  } { { "db/add_sub_u8c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_u8c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u8c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_u8c:add_sub_9 " "Info: Elaborating entity \"add_sub_u8c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|alt_u_div_moe:divider\|add_sub_u8c:add_sub_9\"" {  } { { "db/alt_u_div_moe.tdf" "add_sub_9" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_moe.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_35c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_35c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_35c " "Info: Found entity 1: add_sub_35c" {  } { { "db/add_sub_35c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_35c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_35c divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|add_sub_35c:adder " "Info: Elaborating entity \"add_sub_35c\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|add_sub_35c:adder\"" {  } { { "db/sign_div_unsign_89h.tdf" "adder" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/sign_div_unsign_89h.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r0f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_r0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r0f " "Info: Found entity 1: add_sub_r0f" {  } { { "db/add_sub_r0f.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_r0f.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r0f divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|add_sub_r0f:compl_adder1 " "Info: Elaborating entity \"add_sub_r0f\" for hierarchy \"divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_cmq:auto_generated\|sign_div_unsign_89h:divider\|add_sub_r0f:compl_adder1\"" {  } { { "db/sign_div_unsign_89h.tdf" "compl_adder1" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/sign_div_unsign_89h.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 register16:inst1 " "Info: Elaborating entity \"register16\" for hierarchy \"register16:inst1\"" {  } { { "Mino_Machine.bdf" "inst1" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 944 648 792 1104 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter register16:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"register16:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "register16.vhd" "lpm_counter_component" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/register16.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "register16:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"register16:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "register16.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/register16.vhd" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register16:inst1\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"register16:inst1\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "register16.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/register16.vhd" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_sbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbj " "Info: Found entity 1: cntr_sbj" {  } { { "db/cntr_sbj.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_sbj.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sbj register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated " "Info: Elaborating entity \"cntr_sbj\" for hierarchy \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst9 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst9\"" {  } { { "Mino_Machine.bdf" "inst9" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 976 312 464 1200 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ac alu.vhd(23) " "Warning (10492): VHDL Process Statement warning at alu.vhd(23): signal \"ac\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/alu.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e alu.vhd(23) " "Warning (10492): VHDL Process Statement warning at alu.vhd(23): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/alu.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e alu.vhd(25) " "Warning (10492): VHDL Process Statement warning at alu.vhd(25): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/alu.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ac alu.vhd(25) " "Warning (10492): VHDL Process Statement warning at alu.vhd(25): signal \"ac\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/alu.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inr alu.vhd(27) " "Warning (10492): VHDL Process Statement warning at alu.vhd(27): signal \"inr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/alu.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ac alu.vhd(29) " "Warning (10492): VHDL Process Statement warning at alu.vhd(29): signal \"ac\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/alu.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dr alu.vhd(31) " "Warning (10492): VHDL Process Statement warning at alu.vhd(31): signal \"dr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/alu.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ac alu.vhd(33) " "Warning (10492): VHDL Process Statement warning at alu.vhd(33): signal \"ac\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/alu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dr alu.vhd(33) " "Warning (10492): VHDL Process Statement warning at alu.vhd(33): signal \"dr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/alu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum alu.vhd(35) " "Warning (10492): VHDL Process Statement warning at alu.vhd(35): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/alu.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum alu.vhd(36) " "Warning (10492): VHDL Process Statement warning at alu.vhd(36): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/alu.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout alu.vhd(19) " "Warning (10631): VHDL Process Statement warning at alu.vhd(19): inferring latch(es) for signal or variable \"cout\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/alu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout alu.vhd(19) " "Info (10041): Inferred latch for \"cout\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "62 " "Info: Ignored 62 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "62 " "Info: Ignored 62 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Bus " "Warning: Bidir \"Bus\" has no driver" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Bus " "Warning: Bidir \"Bus\" has no driver" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Bus " "Warning: Bidir \"Bus\" has no driver" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Bus " "Warning: Bidir \"Bus\" has no driver" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Bus " "Warning: Bidir \"Bus\" has no driver" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Bus " "Warning: Bidir \"Bus\" has no driver" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Bus " "Warning: Bidir \"Bus\" has no driver" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Bus " "Warning: Bidir \"Bus\" has no driver" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Bus " "Warning: Bidir \"Bus\" has no driver" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Bus " "Warning: Bidir \"Bus\" has no driver" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Bus " "Warning: Bidir \"Bus\" has no driver" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Bus " "Warning: Bidir \"Bus\" has no driver" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Bus " "Warning: Bidir \"Bus\" has no driver" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Bus " "Warning: Bidir \"Bus\" has no driver" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Bus " "Warning: Bidir \"Bus\" has no driver" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Bus " "Warning: Bidir \"Bus\" has no driver" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LED_Left GND " "Warning (13410): Pin \"LED_Left\" is stuck at GND" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 224 1400 1576 240 "LED_Left" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_Center GND " "Warning (13410): Pin \"LED_Center\" is stuck at GND" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 240 1400 1576 256 "LED_Center" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "Bus_Control VCC " "Warning (13410): Pin \"Bus_Control\" is stuck at VCC" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 560 1392 1568 576 "Bus_Control" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 38 " "Info: 38 registers lost all their fanouts during netlist optimizations. The first 38 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[0\] " "Info: Register \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[1\] " "Info: Register \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[2\] " "Info: Register \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[3\] " "Info: Register \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[4\] " "Info: Register \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[5\] " "Info: Register \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[6\] " "Info: Register \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[7\] " "Info: Register \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[8\] " "Info: Register \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[9\] " "Info: Register \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[10\] " "Info: Register \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[11\] " "Info: Register \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[12\] " "Info: Register \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[13\] " "Info: Register \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[14\] " "Info: Register \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[15\] " "Info: Register \"register16:inst1\|lpm_counter:lpm_counter_component\|cntr_sbj:auto_generated\|safe_q\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[8\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[9\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[10\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[11\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[12\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[13\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[14\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[15\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[16\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[17\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[18\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[19\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[20\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[21\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[22\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[23\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[24\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[25\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[26\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[27\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[28\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[29\] " "Info: Register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dip\[2\] " "Warning (15610): No output dependent on input pin \"Dip\[2\]\"" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 256 32 200 272 "Dip\[2..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dip\[1\] " "Warning (15610): No output dependent on input pin \"Dip\[1\]\"" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 256 32 200 272 "Dip\[2..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dip\[0\] " "Warning (15610): No output dependent on input pin \"Dip\[0\]\"" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 256 32 200 272 "Dip\[2..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "484 " "Info: Implemented 484 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Info: Implemented 39 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "397 " "Info: Implemented 397 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 23:00:04 2023 " "Info: Processing ended: Thu May 25 23:00:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
