Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Oct 21 23:04:55 2025
| Host         : Ger running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file gcd_top_8bit_timing_summary_routed.rpt -pb gcd_top_8bit_timing_summary_routed.pb -rpx gcd_top_8bit_timing_summary_routed.rpx -warn_on_violation
| Design       : gcd_top_8bit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.799        0.000                      0                   39        0.236        0.000                      0                   39        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.799        0.000                      0                   39        0.236        0.000                      0                   39        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 u_datapath/x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/x_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.263ns (33.659%)  route 2.489ns (66.341%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[2]/Q
                         net (fo=7, routed)           1.066     6.833    u_datapath/Q[2]
    SLICE_X2Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.957 r  u_datapath/x_lt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.957    u_datapath/x_lt_y_carry_i_7_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.490 f  u_datapath/x_lt_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.372    u_control/CO[0]
    SLICE_X1Y124         LUT5 (Prop_lut5_I3_O)        0.150     8.522 r  u_control/x_reg[7]_i_1/O
                         net (fo=8, routed)           0.541     9.063    u_datapath/x_reg_reg[7]_0[0]
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[0]/C
                         clock pessimism              0.303    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X0Y124         FDCE (Setup_fdce_C_CE)      -0.413    14.862    u_datapath/x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 u_datapath/x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/x_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.263ns (33.659%)  route 2.489ns (66.341%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[2]/Q
                         net (fo=7, routed)           1.066     6.833    u_datapath/Q[2]
    SLICE_X2Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.957 r  u_datapath/x_lt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.957    u_datapath/x_lt_y_carry_i_7_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.490 f  u_datapath/x_lt_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.372    u_control/CO[0]
    SLICE_X1Y124         LUT5 (Prop_lut5_I3_O)        0.150     8.522 r  u_control/x_reg[7]_i_1/O
                         net (fo=8, routed)           0.541     9.063    u_datapath/x_reg_reg[7]_0[0]
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[1]/C
                         clock pessimism              0.303    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X0Y124         FDCE (Setup_fdce_C_CE)      -0.413    14.862    u_datapath/x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 u_datapath/x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/x_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.263ns (33.659%)  route 2.489ns (66.341%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[2]/Q
                         net (fo=7, routed)           1.066     6.833    u_datapath/Q[2]
    SLICE_X2Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.957 r  u_datapath/x_lt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.957    u_datapath/x_lt_y_carry_i_7_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.490 f  u_datapath/x_lt_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.372    u_control/CO[0]
    SLICE_X1Y124         LUT5 (Prop_lut5_I3_O)        0.150     8.522 r  u_control/x_reg[7]_i_1/O
                         net (fo=8, routed)           0.541     9.063    u_datapath/x_reg_reg[7]_0[0]
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/C
                         clock pessimism              0.303    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X0Y124         FDCE (Setup_fdce_C_CE)      -0.413    14.862    u_datapath/x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 u_datapath/x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/x_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.263ns (33.659%)  route 2.489ns (66.341%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[2]/Q
                         net (fo=7, routed)           1.066     6.833    u_datapath/Q[2]
    SLICE_X2Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.957 r  u_datapath/x_lt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.957    u_datapath/x_lt_y_carry_i_7_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.490 f  u_datapath/x_lt_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.372    u_control/CO[0]
    SLICE_X1Y124         LUT5 (Prop_lut5_I3_O)        0.150     8.522 r  u_control/x_reg[7]_i_1/O
                         net (fo=8, routed)           0.541     9.063    u_datapath/x_reg_reg[7]_0[0]
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[3]/C
                         clock pessimism              0.303    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X0Y124         FDCE (Setup_fdce_C_CE)      -0.413    14.862    u_datapath/x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 u_datapath/x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/x_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.263ns (35.186%)  route 2.326ns (64.814%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[2]/Q
                         net (fo=7, routed)           1.066     6.833    u_datapath/Q[2]
    SLICE_X2Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.957 r  u_datapath/x_lt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.957    u_datapath/x_lt_y_carry_i_7_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.490 f  u_datapath/x_lt_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.372    u_control/CO[0]
    SLICE_X1Y124         LUT5 (Prop_lut5_I3_O)        0.150     8.522 r  u_control/x_reg[7]_i_1/O
                         net (fo=8, routed)           0.378     8.900    u_datapath/x_reg_reg[7]_0[0]
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[4]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y125         FDCE (Setup_fdce_C_CE)      -0.413    14.826    u_datapath/x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 u_datapath/x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/x_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.263ns (35.186%)  route 2.326ns (64.814%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[2]/Q
                         net (fo=7, routed)           1.066     6.833    u_datapath/Q[2]
    SLICE_X2Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.957 r  u_datapath/x_lt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.957    u_datapath/x_lt_y_carry_i_7_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.490 f  u_datapath/x_lt_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.372    u_control/CO[0]
    SLICE_X1Y124         LUT5 (Prop_lut5_I3_O)        0.150     8.522 r  u_control/x_reg[7]_i_1/O
                         net (fo=8, routed)           0.378     8.900    u_datapath/x_reg_reg[7]_0[0]
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[5]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y125         FDCE (Setup_fdce_C_CE)      -0.413    14.826    u_datapath/x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 u_datapath/x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/x_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.263ns (35.186%)  route 2.326ns (64.814%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[2]/Q
                         net (fo=7, routed)           1.066     6.833    u_datapath/Q[2]
    SLICE_X2Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.957 r  u_datapath/x_lt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.957    u_datapath/x_lt_y_carry_i_7_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.490 f  u_datapath/x_lt_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.372    u_control/CO[0]
    SLICE_X1Y124         LUT5 (Prop_lut5_I3_O)        0.150     8.522 r  u_control/x_reg[7]_i_1/O
                         net (fo=8, routed)           0.378     8.900    u_datapath/x_reg_reg[7]_0[0]
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[6]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y125         FDCE (Setup_fdce_C_CE)      -0.413    14.826    u_datapath/x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 u_datapath/x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/x_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.263ns (35.186%)  route 2.326ns (64.814%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[2]/Q
                         net (fo=7, routed)           1.066     6.833    u_datapath/Q[2]
    SLICE_X2Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.957 r  u_datapath/x_lt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.957    u_datapath/x_lt_y_carry_i_7_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.490 f  u_datapath/x_lt_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.372    u_control/CO[0]
    SLICE_X1Y124         LUT5 (Prop_lut5_I3_O)        0.150     8.522 r  u_control/x_reg[7]_i_1/O
                         net (fo=8, routed)           0.378     8.900    u_datapath/x_reg_reg[7]_0[0]
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[7]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y125         FDCE (Setup_fdce_C_CE)      -0.413    14.826    u_datapath/x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 u_datapath/x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/y_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.237ns (32.982%)  route 2.513ns (67.018%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[2]/Q
                         net (fo=7, routed)           1.066     6.833    u_datapath/Q[2]
    SLICE_X2Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.957 r  u_datapath/x_lt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.957    u_datapath/x_lt_y_carry_i_7_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.490 r  u_datapath/x_lt_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.372    u_control/CO[0]
    SLICE_X1Y124         LUT5 (Prop_lut5_I3_O)        0.124     8.496 r  u_control/y_reg[7]_i_1/O
                         net (fo=8, routed)           0.565     9.061    u_datapath/E[0]
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    u_datapath/CLK
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[4]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y125         FDCE (Setup_fdce_C_CE)      -0.169    15.070    u_datapath/y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 u_datapath/x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/y_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.237ns (32.982%)  route 2.513ns (67.018%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[2]/Q
                         net (fo=7, routed)           1.066     6.833    u_datapath/Q[2]
    SLICE_X2Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.957 r  u_datapath/x_lt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.957    u_datapath/x_lt_y_carry_i_7_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.490 r  u_datapath/x_lt_y_carry/CO[3]
                         net (fo=2, routed)           0.882     8.372    u_control/CO[0]
    SLICE_X1Y124         LUT5 (Prop_lut5_I3_O)        0.124     8.496 r  u_control/y_reg[7]_i_1/O
                         net (fo=8, routed)           0.565     9.061    u_datapath/E[0]
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    u_datapath/CLK
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[5]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y125         FDCE (Setup_fdce_C_CE)      -0.169    15.070    u_datapath/y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  6.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_datapath/x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/y_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.250ns (65.246%)  route 0.133ns (34.754%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_datapath/x_reg_reg[7]/Q
                         net (fo=6, routed)           0.133     1.820    u_datapath/Q[7]
    SLICE_X2Y125         LUT5 (Prop_lut5_I0_O)        0.045     1.865 r  u_datapath/y_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     1.865    u_datapath/y_reg[7]_i_6_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.929 r  u_datapath/y_reg_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.929    u_datapath/y_reg_reg[7]_i_2_n_4
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[7]/C
                         clock pessimism             -0.503     1.559    
    SLICE_X2Y125         FDCE (Hold_fdce_C_D)         0.134     1.693    u_datapath/y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_control/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_control/CLK
    SLICE_X1Y124         FDCE                                         r  u_control/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_control/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=5, routed)           0.179     1.866    u_control/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X1Y124         LUT2 (Prop_lut2_I0_O)        0.042     1.908 r  u_control/FSM_onehot_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     1.908    u_control/FSM_onehot_state_reg[2]_i_2_n_0
    SLICE_X1Y124         FDCE                                         r  u_control/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_control/CLK
    SLICE_X1Y124         FDCE                                         r  u_control/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X1Y124         FDCE (Hold_fdce_C_D)         0.107     1.653    u_control/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_control/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_control/CLK
    SLICE_X1Y124         FDCE                                         r  u_control/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_control/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=5, routed)           0.179     1.866    u_control/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X1Y124         LUT3 (Prop_lut3_I2_O)        0.045     1.911 r  u_control/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.911    u_control/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X1Y124         FDCE                                         r  u_control/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_control/CLK
    SLICE_X1Y124         FDCE                                         r  u_control/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X1Y124         FDCE (Hold_fdce_C_D)         0.091     1.637    u_control/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u_datapath/x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.251ns (59.125%)  route 0.174ns (40.875%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_datapath/x_reg_reg[6]/Q
                         net (fo=7, routed)           0.174     1.860    u_datapath/Q[6]
    SLICE_X2Y125         LUT5 (Prop_lut5_I0_O)        0.045     1.905 r  u_datapath/y_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     1.905    u_datapath/y_reg[7]_i_7_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.970 r  u_datapath/y_reg_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.970    u_datapath/y_reg_reg[7]_i_2_n_5
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[6]/C
                         clock pessimism             -0.503     1.559    
    SLICE_X2Y125         FDCE (Hold_fdce_C_D)         0.134     1.693    u_datapath/y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u_datapath/x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.251ns (57.414%)  route 0.186ns (42.586%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_datapath/x_reg_reg[2]/Q
                         net (fo=7, routed)           0.186     1.873    u_datapath/Q[2]
    SLICE_X2Y124         LUT5 (Prop_lut5_I0_O)        0.045     1.918 r  u_datapath/y_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     1.918    u_datapath/y_reg[3]_i_8_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.983 r  u_datapath/y_reg_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.983    u_datapath/y_reg_reg[3]_i_1_n_5
    SLICE_X2Y124         FDCE                                         r  u_datapath/y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X2Y124         FDCE                                         r  u_datapath/y_reg_reg[2]/C
                         clock pessimism             -0.503     1.559    
    SLICE_X2Y124         FDCE (Hold_fdce_C_D)         0.134     1.693    u_datapath/y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 u_datapath/x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.250ns (56.403%)  route 0.193ns (43.597%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_datapath/x_reg_reg[3]/Q
                         net (fo=7, routed)           0.193     1.880    u_datapath/Q[3]
    SLICE_X2Y124         LUT5 (Prop_lut5_I0_O)        0.045     1.925 r  u_datapath/y_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     1.925    u_datapath/y_reg[3]_i_7_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.989 r  u_datapath/y_reg_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.989    u_datapath/y_reg_reg[3]_i_1_n_4
    SLICE_X2Y124         FDCE                                         r  u_datapath/y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X2Y124         FDCE                                         r  u_datapath/y_reg_reg[3]/C
                         clock pessimism             -0.503     1.559    
    SLICE_X2Y124         FDCE (Hold_fdce_C_D)         0.134     1.693    u_datapath/y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 u_datapath/x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/y_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.252ns (55.949%)  route 0.198ns (44.051%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_datapath/x_reg_reg[5]/Q
                         net (fo=7, routed)           0.198     1.885    u_datapath/Q[5]
    SLICE_X2Y125         LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  u_datapath/y_reg[7]_i_8/O
                         net (fo=1, routed)           0.000     1.930    u_datapath/y_reg[7]_i_8_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.996 r  u_datapath/y_reg_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.996    u_datapath/y_reg_reg[7]_i_2_n_6
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[5]/C
                         clock pessimism             -0.503     1.559    
    SLICE_X2Y125         FDCE (Hold_fdce_C_D)         0.134     1.693    u_datapath/y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 u_datapath/x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.256ns (54.578%)  route 0.213ns (45.422%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_datapath/x_reg_reg[4]/Q
                         net (fo=7, routed)           0.213     1.900    u_datapath/Q[4]
    SLICE_X2Y125         LUT5 (Prop_lut5_I0_O)        0.045     1.945 r  u_datapath/y_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     1.945    u_datapath/y_reg[7]_i_9_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.015 r  u_datapath/y_reg_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.015    u_datapath/y_reg_reg[7]_i_2_n_7
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[4]/C
                         clock pessimism             -0.503     1.559    
    SLICE_X2Y125         FDCE (Hold_fdce_C_D)         0.134     1.693    u_datapath/y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 u_control/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/x_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.251ns (56.337%)  route 0.195ns (43.663%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_control/CLK
    SLICE_X1Y124         FDPE                                         r  u_control/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDPE (Prop_fdpe_C_Q)         0.141     1.687 r  u_control/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=35, routed)          0.195     1.881    u_datapath/y_reg_reg[3]_1[0]
    SLICE_X0Y124         LUT5 (Prop_lut5_I3_O)        0.045     1.926 r  u_datapath/x_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     1.926    u_datapath/x_reg[3]_i_8_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.991 r  u_datapath/x_reg_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.991    u_datapath/x_reg_reg[3]_i_1_n_6
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[1]/C
                         clock pessimism             -0.503     1.559    
    SLICE_X0Y124         FDCE (Hold_fdce_C_D)         0.105     1.664    u_datapath/x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 u_datapath/x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_datapath/x_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_datapath/x_reg_reg[3]/Q
                         net (fo=7, routed)           0.185     1.872    u_datapath/Q[3]
    SLICE_X0Y124         LUT5 (Prop_lut5_I1_O)        0.045     1.917 r  u_datapath/x_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.917    u_datapath/x_reg[3]_i_6_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.980 r  u_datapath/x_reg_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.980    u_datapath/x_reg_reg[3]_i_1_n_4
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[3]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X0Y124         FDCE (Hold_fdce_C_D)         0.105     1.651    u_datapath/x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y124   u_control/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y124   u_control/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y124   u_control/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y123   u_control/done_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y124   u_datapath/x_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y124   u_datapath/x_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y124   u_datapath/x_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y124   u_datapath/x_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y125   u_datapath/x_reg_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   u_control/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   u_control/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   u_control/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   u_control/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   u_control/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   u_control/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y123   u_control/done_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y123   u_control/done_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   u_datapath/x_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   u_datapath/x_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   u_control/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   u_control/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   u_control/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   u_control/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   u_control/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   u_control/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y123   u_control/done_reg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y123   u_control/done_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   u_datapath/x_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   u_datapath/x_reg_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_control/done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.185ns  (logic 3.961ns (48.390%)  route 4.224ns (51.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.791     5.312    u_control/CLK
    SLICE_X1Y123         FDCE                                         r  u_control/done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  u_control/done_reg_reg/Q
                         net (fo=1, routed)           4.224     9.993    done_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.497 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    13.497    done
    U16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.197ns  (logic 3.067ns (59.014%)  route 2.130ns (40.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[0]/Q
                         net (fo=7, routed)           2.130     7.896    gcd_out_OBUF[0]
    A18                  OBUF (Prop_obuf_I_O)         2.611    10.507 r  gcd_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.507    gcd_out[0]
    A18                                                               r  gcd_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.050ns  (logic 3.056ns (60.509%)  route 1.994ns (39.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[2]/Q
                         net (fo=7, routed)           1.994     7.761    gcd_out_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         2.600    10.360 r  gcd_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.360    gcd_out[2]
    B17                                                               r  gcd_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.050ns  (logic 3.052ns (60.444%)  route 1.997ns (39.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[3]/Q
                         net (fo=7, routed)           1.997     7.764    gcd_out_OBUF[3]
    C17                  OBUF (Prop_obuf_I_O)         2.596    10.360 r  gcd_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.360    gcd_out[3]
    C17                                                               r  gcd_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.019ns  (logic 3.060ns (60.967%)  route 1.959ns (39.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[1]/Q
                         net (fo=7, routed)           1.959     7.725    gcd_out_OBUF[1]
    B18                  OBUF (Prop_obuf_I_O)         2.604    10.329 r  gcd_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.329    gcd_out[1]
    B18                                                               r  gcd_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.804ns  (logic 3.041ns (63.308%)  route 1.763ns (36.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[5]/Q
                         net (fo=7, routed)           1.763     7.529    gcd_out_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         2.585    10.114 r  gcd_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.114    gcd_out[5]
    C16                                                               r  gcd_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.803ns  (logic 3.052ns (63.541%)  route 1.751ns (36.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[4]/Q
                         net (fo=7, routed)           1.751     7.518    gcd_out_OBUF[4]
    B16                  OBUF (Prop_obuf_I_O)         2.596    10.114 r  gcd_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.114    gcd_out[4]
    B16                                                               r  gcd_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.763ns  (logic 3.057ns (64.188%)  route 1.706ns (35.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[6]/Q
                         net (fo=7, routed)           1.706     7.472    gcd_out_OBUF[6]
    A17                  OBUF (Prop_obuf_I_O)         2.601    10.073 r  gcd_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.073    gcd_out[6]
    A17                                                               r  gcd_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.750ns  (logic 3.061ns (64.443%)  route 1.689ns (35.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.789     5.310    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_datapath/x_reg_reg[7]/Q
                         net (fo=6, routed)           1.689     7.455    gcd_out_OBUF[7]
    A16                  OBUF (Prop_obuf_I_O)         2.605    10.060 r  gcd_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.060    gcd_out[7]
    A16                                                               r  gcd_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_datapath/x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.618ns  (logic 1.263ns (78.066%)  route 0.355ns (21.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_datapath/x_reg_reg[7]/Q
                         net (fo=6, routed)           0.355     2.041    gcd_out_OBUF[7]
    A16                  OBUF (Prop_obuf_I_O)         1.122     3.163 r  gcd_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.163    gcd_out[7]
    A16                                                               r  gcd_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.630ns  (logic 1.259ns (77.260%)  route 0.371ns (22.740%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_datapath/x_reg_reg[6]/Q
                         net (fo=7, routed)           0.371     2.057    gcd_out_OBUF[6]
    A17                  OBUF (Prop_obuf_I_O)         1.118     3.175 r  gcd_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.175    gcd_out[6]
    A17                                                               r  gcd_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.660ns  (logic 1.243ns (74.903%)  route 0.417ns (25.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_datapath/x_reg_reg[5]/Q
                         net (fo=7, routed)           0.417     2.103    gcd_out_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         1.102     3.206 r  gcd_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.206    gcd_out[5]
    C16                                                               r  gcd_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.675ns  (logic 1.254ns (74.901%)  route 0.420ns (25.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_datapath/x_reg_reg[4]/Q
                         net (fo=7, routed)           0.420     2.107    gcd_out_OBUF[4]
    B16                  OBUF (Prop_obuf_I_O)         1.113     3.220 r  gcd_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.220    gcd_out[4]
    B16                                                               r  gcd_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.254ns (71.849%)  route 0.491ns (28.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_datapath/x_reg_reg[3]/Q
                         net (fo=7, routed)           0.491     2.178    gcd_out_OBUF[3]
    C17                  OBUF (Prop_obuf_I_O)         1.113     3.292 r  gcd_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.292    gcd_out[3]
    C17                                                               r  gcd_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.258ns (71.953%)  route 0.490ns (28.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_datapath/x_reg_reg[2]/Q
                         net (fo=7, routed)           0.490     2.177    gcd_out_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         1.117     3.294 r  gcd_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.294    gcd_out[2]
    B17                                                               r  gcd_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.262ns (72.153%)  route 0.487ns (27.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_datapath/x_reg_reg[1]/Q
                         net (fo=7, routed)           0.487     2.174    gcd_out_OBUF[1]
    B18                  OBUF (Prop_obuf_I_O)         1.121     3.295 r  gcd_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.295    gcd_out[1]
    B18                                                               r  gcd_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datapath/x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.269ns (69.459%)  route 0.558ns (30.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  u_datapath/x_reg_reg[0]/Q
                         net (fo=7, routed)           0.558     2.245    gcd_out_OBUF[0]
    A18                  OBUF (Prop_obuf_I_O)         1.128     3.372 r  gcd_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.372    gcd_out[0]
    A18                                                               r  gcd_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_control/done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.347ns (51.093%)  route 1.289ns (48.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.663     1.547    u_control/CLK
    SLICE_X1Y123         FDCE                                         r  u_control/done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  u_control/done_reg_reg/Q
                         net (fo=1, routed)           1.289     2.977    done_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.183 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     4.183    done
    U16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_y[0]
                            (input port)
  Destination:            u_datapath/y_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.995ns  (logic 2.414ns (30.199%)  route 5.581ns (69.801%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  data_in_y[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_y[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  data_in_y_IBUF[0]_inst/O
                         net (fo=1, routed)           5.572     7.026    u_datapath/data_in_y_IBUF[0]
    SLICE_X2Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.150 r  u_datapath/y_reg[3]_i_10/O
                         net (fo=1, routed)           0.000     7.150    u_datapath/y_reg[3]_i_10_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.663 r  u_datapath/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.672    u_datapath/y_reg_reg[3]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.995 r  u_datapath/y_reg_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.995    u_datapath/y_reg_reg[7]_i_2_n_6
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666     5.007    u_datapath/CLK
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[5]/C

Slack:                    inf
  Source:                 data_in_y[0]
                            (input port)
  Destination:            u_datapath/y_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.987ns  (logic 2.406ns (30.130%)  route 5.581ns (69.870%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  data_in_y[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_y[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  data_in_y_IBUF[0]_inst/O
                         net (fo=1, routed)           5.572     7.026    u_datapath/data_in_y_IBUF[0]
    SLICE_X2Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.150 r  u_datapath/y_reg[3]_i_10/O
                         net (fo=1, routed)           0.000     7.150    u_datapath/y_reg[3]_i_10_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.663 r  u_datapath/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.672    u_datapath/y_reg_reg[3]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.987 r  u_datapath/y_reg_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.987    u_datapath/y_reg_reg[7]_i_2_n_4
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666     5.007    u_datapath/CLK
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[7]/C

Slack:                    inf
  Source:                 data_in_y[0]
                            (input port)
  Destination:            u_datapath/y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.911ns  (logic 2.330ns (29.458%)  route 5.581ns (70.542%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  data_in_y[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_y[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  data_in_y_IBUF[0]_inst/O
                         net (fo=1, routed)           5.572     7.026    u_datapath/data_in_y_IBUF[0]
    SLICE_X2Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.150 r  u_datapath/y_reg[3]_i_10/O
                         net (fo=1, routed)           0.000     7.150    u_datapath/y_reg[3]_i_10_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.663 r  u_datapath/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.672    u_datapath/y_reg_reg[3]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.911 r  u_datapath/y_reg_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.911    u_datapath/y_reg_reg[7]_i_2_n_5
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666     5.007    u_datapath/CLK
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[6]/C

Slack:                    inf
  Source:                 data_in_y[0]
                            (input port)
  Destination:            u_datapath/y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.891ns  (logic 2.310ns (29.280%)  route 5.581ns (70.720%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  data_in_y[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_y[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  data_in_y_IBUF[0]_inst/O
                         net (fo=1, routed)           5.572     7.026    u_datapath/data_in_y_IBUF[0]
    SLICE_X2Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.150 r  u_datapath/y_reg[3]_i_10/O
                         net (fo=1, routed)           0.000     7.150    u_datapath/y_reg[3]_i_10_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.663 r  u_datapath/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.672    u_datapath/y_reg_reg[3]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.891 r  u_datapath/y_reg_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.891    u_datapath/y_reg_reg[7]_i_2_n_7
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666     5.007    u_datapath/CLK
    SLICE_X2Y125         FDCE                                         r  u_datapath/y_reg_reg[4]/C

Slack:                    inf
  Source:                 data_in_y[0]
                            (input port)
  Destination:            u_datapath/y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.758ns  (logic 2.186ns (28.183%)  route 5.572ns (71.817%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  data_in_y[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_y[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  data_in_y_IBUF[0]_inst/O
                         net (fo=1, routed)           5.572     7.026    u_datapath/data_in_y_IBUF[0]
    SLICE_X2Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.150 r  u_datapath/y_reg[3]_i_10/O
                         net (fo=1, routed)           0.000     7.150    u_datapath/y_reg[3]_i_10_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.758 r  u_datapath/y_reg_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.758    u_datapath/y_reg_reg[3]_i_1_n_4
    SLICE_X2Y124         FDCE                                         r  u_datapath/y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666     5.007    u_datapath/CLK
    SLICE_X2Y124         FDCE                                         r  u_datapath/y_reg_reg[3]/C

Slack:                    inf
  Source:                 data_in_y[0]
                            (input port)
  Destination:            u_datapath/y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.694ns  (logic 2.122ns (27.586%)  route 5.572ns (72.414%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  data_in_y[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_y[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  data_in_y_IBUF[0]_inst/O
                         net (fo=1, routed)           5.572     7.026    u_datapath/data_in_y_IBUF[0]
    SLICE_X2Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.150 r  u_datapath/y_reg[3]_i_10/O
                         net (fo=1, routed)           0.000     7.150    u_datapath/y_reg[3]_i_10_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     7.694 r  u_datapath/y_reg_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.694    u_datapath/y_reg_reg[3]_i_1_n_5
    SLICE_X2Y124         FDCE                                         r  u_datapath/y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666     5.007    u_datapath/CLK
    SLICE_X2Y124         FDCE                                         r  u_datapath/y_reg_reg[2]/C

Slack:                    inf
  Source:                 data_in_y[0]
                            (input port)
  Destination:            u_datapath/y_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.577ns  (logic 2.005ns (26.468%)  route 5.572ns (73.532%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  data_in_y[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_y[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  data_in_y_IBUF[0]_inst/O
                         net (fo=1, routed)           5.572     7.026    u_datapath/data_in_y_IBUF[0]
    SLICE_X2Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.150 r  u_datapath/y_reg[3]_i_10/O
                         net (fo=1, routed)           0.000     7.150    u_datapath/y_reg[3]_i_10_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.577 r  u_datapath/y_reg_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.577    u_datapath/y_reg_reg[3]_i_1_n_6
    SLICE_X2Y124         FDCE                                         r  u_datapath/y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666     5.007    u_datapath/CLK
    SLICE_X2Y124         FDCE                                         r  u_datapath/y_reg_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            u_datapath/x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.535ns  (logic 2.479ns (32.904%)  route 5.056ns (67.096%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  start_IBUF_inst/O
                         net (fo=34, routed)          4.371     5.812    u_control/start_IBUF
    SLICE_X1Y124         LUT2 (Prop_lut2_I0_O)        0.124     5.936 r  u_control/y_reg[3]_i_2/O
                         net (fo=2, routed)           0.676     6.612    u_datapath/y_reg_reg[3]_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.192 r  u_datapath/x_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.201    u_datapath/x_reg_reg[3]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.535 r  u_datapath/x_reg_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.535    u_datapath/x_reg_reg[7]_i_2_n_6
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666     5.007    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[5]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            u_datapath/x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.514ns  (logic 2.458ns (32.716%)  route 5.056ns (67.284%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  start_IBUF_inst/O
                         net (fo=34, routed)          4.371     5.812    u_control/start_IBUF
    SLICE_X1Y124         LUT2 (Prop_lut2_I0_O)        0.124     5.936 r  u_control/y_reg[3]_i_2/O
                         net (fo=2, routed)           0.676     6.612    u_datapath/y_reg_reg[3]_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.192 r  u_datapath/x_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.201    u_datapath/x_reg_reg[3]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.514 r  u_datapath/x_reg_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.514    u_datapath/x_reg_reg[7]_i_2_n_4
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666     5.007    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[7]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            u_datapath/x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.440ns  (logic 2.384ns (32.047%)  route 5.056ns (67.953%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  start_IBUF_inst/O
                         net (fo=34, routed)          4.371     5.812    u_control/start_IBUF
    SLICE_X1Y124         LUT2 (Prop_lut2_I0_O)        0.124     5.936 r  u_control/y_reg[3]_i_2/O
                         net (fo=2, routed)           0.676     6.612    u_datapath/y_reg_reg[3]_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.192 r  u_datapath/x_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.201    u_datapath/x_reg_reg[3]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.440 r  u_datapath/x_reg_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.440    u_datapath/x_reg_reg[7]_i_2_n_5
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666     5.007    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_x[3]
                            (input port)
  Destination:            u_datapath/x_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.764ns  (logic 0.325ns (18.408%)  route 1.439ns (81.592%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  data_in_x[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_x[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  data_in_x_IBUF[3]_inst/O
                         net (fo=1, routed)           1.439     1.656    u_datapath/data_in_x_IBUF[3]
    SLICE_X0Y124         LUT5 (Prop_lut5_I4_O)        0.045     1.701 r  u_datapath/x_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.701    u_datapath/x_reg[3]_i_6_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.764 r  u_datapath/x_reg_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.764    u_datapath/x_reg_reg[3]_i_1_n_4
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[3]/C

Slack:                    inf
  Source:                 data_in_x[2]
                            (input port)
  Destination:            u_datapath/x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.873ns  (logic 0.343ns (18.298%)  route 1.531ns (81.702%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  data_in_x[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in_x[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  data_in_x_IBUF[2]_inst/O
                         net (fo=1, routed)           1.531     1.762    u_datapath/data_in_x_IBUF[2]
    SLICE_X0Y124         LUT5 (Prop_lut5_I4_O)        0.045     1.807 r  u_datapath/x_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     1.807    u_datapath/x_reg[3]_i_7_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.873 r  u_datapath/x_reg_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    u_datapath/x_reg_reg[3]_i_1_n_5
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[2]/C

Slack:                    inf
  Source:                 data_in_x[0]
                            (input port)
  Destination:            u_datapath/x_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.878ns  (logic 0.336ns (17.886%)  route 1.542ns (82.114%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  data_in_x[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_x[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  data_in_x_IBUF[0]_inst/O
                         net (fo=1, routed)           1.542     1.763    u_datapath/data_in_x_IBUF[0]
    SLICE_X0Y124         LUT5 (Prop_lut5_I4_O)        0.045     1.808 r  u_datapath/x_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     1.808    u_datapath/x_reg[3]_i_9_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.878 r  u_datapath/x_reg_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    u_datapath/x_reg_reg[3]_i_1_n_7
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[0]/C

Slack:                    inf
  Source:                 data_in_x[3]
                            (input port)
  Destination:            u_datapath/x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.879ns  (logic 0.431ns (22.923%)  route 1.448ns (77.077%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  data_in_x[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_x[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  data_in_x_IBUF[3]_inst/O
                         net (fo=1, routed)           1.439     1.656    u_datapath/data_in_x_IBUF[3]
    SLICE_X0Y124         LUT5 (Prop_lut5_I4_O)        0.045     1.701 r  u_datapath/x_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.701    u_datapath/x_reg[3]_i_6_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.816 r  u_datapath/x_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.825    u_datapath/x_reg_reg[3]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.879 r  u_datapath/x_reg_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.879    u_datapath/x_reg_reg[7]_i_2_n_7
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[4]/C

Slack:                    inf
  Source:                 data_in_x[3]
                            (input port)
  Destination:            u_datapath/x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.890ns  (logic 0.442ns (23.372%)  route 1.448ns (76.628%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  data_in_x[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_x[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  data_in_x_IBUF[3]_inst/O
                         net (fo=1, routed)           1.439     1.656    u_datapath/data_in_x_IBUF[3]
    SLICE_X0Y124         LUT5 (Prop_lut5_I4_O)        0.045     1.701 r  u_datapath/x_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.701    u_datapath/x_reg[3]_i_6_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.816 r  u_datapath/x_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.825    u_datapath/x_reg_reg[3]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.890 r  u_datapath/x_reg_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.890    u_datapath/x_reg_reg[7]_i_2_n_5
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[6]/C

Slack:                    inf
  Source:                 data_in_x[0]
                            (input port)
  Destination:            u_datapath/x_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.914ns  (logic 0.372ns (19.431%)  route 1.542ns (80.569%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  data_in_x[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_x[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  data_in_x_IBUF[0]_inst/O
                         net (fo=1, routed)           1.542     1.763    u_datapath/data_in_x_IBUF[0]
    SLICE_X0Y124         LUT5 (Prop_lut5_I4_O)        0.045     1.808 r  u_datapath/x_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     1.808    u_datapath/x_reg[3]_i_9_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.914 r  u_datapath/x_reg_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.914    u_datapath/x_reg_reg[3]_i_1_n_6
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X0Y124         FDCE                                         r  u_datapath/x_reg_reg[1]/C

Slack:                    inf
  Source:                 data_in_x[3]
                            (input port)
  Destination:            u_datapath/x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.915ns  (logic 0.467ns (24.373%)  route 1.448ns (75.627%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  data_in_x[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_x[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  data_in_x_IBUF[3]_inst/O
                         net (fo=1, routed)           1.439     1.656    u_datapath/data_in_x_IBUF[3]
    SLICE_X0Y124         LUT5 (Prop_lut5_I4_O)        0.045     1.701 r  u_datapath/x_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.701    u_datapath/x_reg[3]_i_6_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.816 r  u_datapath/x_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.825    u_datapath/x_reg_reg[3]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.915 r  u_datapath/x_reg_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.915    u_datapath/x_reg_reg[7]_i_2_n_6
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[5]/C

Slack:                    inf
  Source:                 data_in_x[3]
                            (input port)
  Destination:            u_datapath/x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.915ns  (logic 0.467ns (24.373%)  route 1.448ns (75.627%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  data_in_x[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in_x[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  data_in_x_IBUF[3]_inst/O
                         net (fo=1, routed)           1.439     1.656    u_datapath/data_in_x_IBUF[3]
    SLICE_X0Y124         LUT5 (Prop_lut5_I4_O)        0.045     1.701 r  u_datapath/x_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.701    u_datapath/x_reg[3]_i_6_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.816 r  u_datapath/x_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.825    u_datapath/x_reg_reg[3]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.915 r  u_datapath/x_reg_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.915    u_datapath/x_reg_reg[7]_i_2_n_4
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X0Y125         FDCE                                         r  u_datapath/x_reg_reg[7]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            u_datapath/y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.033ns  (logic 0.320ns (15.720%)  route 1.713ns (84.280%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  start_IBUF_inst/O
                         net (fo=34, routed)          1.713     1.923    u_datapath/start_IBUF
    SLICE_X2Y124         LUT5 (Prop_lut5_I2_O)        0.045     1.968 r  u_datapath/y_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     1.968    u_datapath/y_reg[3]_i_8_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.033 r  u_datapath/y_reg_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.033    u_datapath/y_reg_reg[3]_i_1_n_5
    SLICE_X2Y124         FDCE                                         r  u_datapath/y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X2Y124         FDCE                                         r  u_datapath/y_reg_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            u_datapath/y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.057ns  (logic 0.319ns (15.485%)  route 1.739ns (84.515%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  start_IBUF_inst/O
                         net (fo=34, routed)          1.739     1.948    u_datapath/start_IBUF
    SLICE_X2Y124         LUT5 (Prop_lut5_I2_O)        0.045     1.993 r  u_datapath/y_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     1.993    u_datapath/y_reg[3]_i_7_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.057 r  u_datapath/y_reg_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.057    u_datapath/y_reg_reg[3]_i_1_n_4
    SLICE_X2Y124         FDCE                                         r  u_datapath/y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    u_datapath/CLK
    SLICE_X2Y124         FDCE                                         r  u_datapath/y_reg_reg[3]/C





