-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

-- DATE "02/24/2022 15:05:14"

-- 
-- Device: Altera 5CSXFC6D6F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TrainTop IS
    PORT (
	lights : OUT std_logic_vector(51 DOWNTO 0);
	clk_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	vga_data : OUT std_logic_vector(28 DOWNTO 0)
	);
END TrainTop;

-- Design Ports Information
-- lights[51]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[50]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[49]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[48]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[47]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[46]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[45]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[44]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[43]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[42]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[41]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[40]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[39]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[38]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[37]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[36]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[35]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[34]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[33]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[32]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[31]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[30]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[29]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[28]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[27]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[26]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[25]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[24]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[23]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[22]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[21]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[20]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[19]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[18]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[17]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[16]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[15]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[14]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[13]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[12]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[11]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[10]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[9]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[8]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[7]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[4]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[1]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- lights[0]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- KEY[2]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- vga_data[28]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[27]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[26]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[25]	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[24]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[23]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[22]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[21]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[20]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[19]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[18]	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[17]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[16]	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[15]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[14]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[13]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[12]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[11]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[10]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[9]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[8]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[7]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[6]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[5]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[4]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[3]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[2]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[1]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_data[0]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- KEY[0]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF TrainTop IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_lights : std_logic_vector(51 DOWNTO 0);
SIGNAL ww_clk_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_vga_data : std_logic_vector(28 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst|BGLayout|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|inst|BGLayout|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|inst|BGLayout|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|inst|BGLayout|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|inst|FGLayout|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|inst|FGLayout|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|inst|FGLayout|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|inst|FGLayout|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|inst6|MEMORY|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst6|MEMORY|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|inst6|MEMORY|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst6|MEMORY|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst6|MEMORY|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|inst6|MEMORY|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst6|MEMORY|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst6|MEMORY|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|inst6|MEMORY|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst6|MEMORY|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst6|MEMORY|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|inst6|MEMORY|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk_50~input_o\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \inst1|inst12~0_combout\ : std_logic;
SIGNAL \inst1|inst6|STATE.CU_STORE~q\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \inst1|inst|Add3~25_sumout\ : std_logic;
SIGNAL \inst1|inst|Add0~17_sumout\ : std_logic;
SIGNAL \inst1|inst|Add0~30\ : std_logic;
SIGNAL \inst1|inst|Add0~5_sumout\ : std_logic;
SIGNAL \inst1|inst|Add0~6\ : std_logic;
SIGNAL \inst1|inst|Add0~1_sumout\ : std_logic;
SIGNAL \inst1|inst|Equal0~0_combout\ : std_logic;
SIGNAL \inst1|inst|signalGeneration~0_combout\ : std_logic;
SIGNAL \inst1|inst|Equal0~1_combout\ : std_logic;
SIGNAL \inst1|inst|Equal0~2_combout\ : std_logic;
SIGNAL \inst1|inst|Add0~18\ : std_logic;
SIGNAL \inst1|inst|Add0~13_sumout\ : std_logic;
SIGNAL \inst1|inst|Add0~14\ : std_logic;
SIGNAL \inst1|inst|Add0~9_sumout\ : std_logic;
SIGNAL \inst1|inst|Add0~10\ : std_logic;
SIGNAL \inst1|inst|Add0~41_sumout\ : std_logic;
SIGNAL \inst1|inst|h_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|Add0~42\ : std_logic;
SIGNAL \inst1|inst|Add0~37_sumout\ : std_logic;
SIGNAL \inst1|inst|Add0~38\ : std_logic;
SIGNAL \inst1|inst|Add0~25_sumout\ : std_logic;
SIGNAL \inst1|inst|Add0~26\ : std_logic;
SIGNAL \inst1|inst|Add0~33_sumout\ : std_logic;
SIGNAL \inst1|inst|Add0~34\ : std_logic;
SIGNAL \inst1|inst|Add0~21_sumout\ : std_logic;
SIGNAL \inst1|inst|Add0~22\ : std_logic;
SIGNAL \inst1|inst|Add0~29_sumout\ : std_logic;
SIGNAL \inst1|inst|LessThan4~0_combout\ : std_logic;
SIGNAL \inst1|inst|signalGeneration~3_combout\ : std_logic;
SIGNAL \inst1|inst|signalGeneration~1_combout\ : std_logic;
SIGNAL \inst1|inst|Add3~2\ : std_logic;
SIGNAL \inst1|inst|Add3~5_sumout\ : std_logic;
SIGNAL \inst1|inst|Equal2~0_combout\ : std_logic;
SIGNAL \inst1|inst|v_count[6]~0_combout\ : std_logic;
SIGNAL \inst1|inst|Add3~6\ : std_logic;
SIGNAL \inst1|inst|Add3~41_sumout\ : std_logic;
SIGNAL \inst1|inst|v_count[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|signalGeneration~2_combout\ : std_logic;
SIGNAL \inst1|inst|signalGeneration~4_combout\ : std_logic;
SIGNAL \inst1|inst|Add3~26\ : std_logic;
SIGNAL \inst1|inst|Add3~29_sumout\ : std_logic;
SIGNAL \inst1|inst|Add3~30\ : std_logic;
SIGNAL \inst1|inst|Add3~37_sumout\ : std_logic;
SIGNAL \inst1|inst|v_count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|Add3~38\ : std_logic;
SIGNAL \inst1|inst|Add3~33_sumout\ : std_logic;
SIGNAL \inst1|inst|Add3~34\ : std_logic;
SIGNAL \inst1|inst|Add3~13_sumout\ : std_logic;
SIGNAL \inst1|inst|Add3~14\ : std_logic;
SIGNAL \inst1|inst|Add3~9_sumout\ : std_logic;
SIGNAL \inst1|inst|v_count[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|Add3~10\ : std_logic;
SIGNAL \inst1|inst|Add3~17_sumout\ : std_logic;
SIGNAL \inst1|inst|Add3~18\ : std_logic;
SIGNAL \inst1|inst|Add3~21_sumout\ : std_logic;
SIGNAL \inst1|inst|Add3~22\ : std_logic;
SIGNAL \inst1|inst|Add3~1_sumout\ : std_logic;
SIGNAL \inst1|inst|signalGeneration~10_combout\ : std_logic;
SIGNAL \inst1|inst|row_end~q\ : std_logic;
SIGNAL \inst1|inst6|INT_REQ[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|STATE.RESET_PC~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|STATE.RESET_PC~q\ : std_logic;
SIGNAL \inst1|inst|LessThan8~0_combout\ : std_logic;
SIGNAL \inst1|inst|signalGeneration~5_combout\ : std_logic;
SIGNAL \inst1|inst|signalGeneration~6_combout\ : std_logic;
SIGNAL \inst1|inst|vert_sync~q\ : std_logic;
SIGNAL \inst1|inst|vert_sync_d1~feeder_combout\ : std_logic;
SIGNAL \inst1|inst|vert_sync_d1~q\ : std_logic;
SIGNAL \inst1|inst|vert_sync_d2~q\ : std_logic;
SIGNAL \inst1|inst|vert_sync_out~q\ : std_logic;
SIGNAL \inst1|inst6|INT_REQ[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|INT_ACK[1]~0_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[15][4]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][4]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[15][0]~0_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][4]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][4]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][4]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][4]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][4]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][4]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][4]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][4]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][4]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][4]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][4]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][4]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][4]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][4]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][4]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][4]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][4]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][4]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][4]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][4]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][4]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][4]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][4]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][4]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][4]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][4]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][4]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][4]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|STATE~14_combout\ : std_logic;
SIGNAL \inst1|inst6|STATE.CU_ISTORE~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst6|Selector32~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector33~0_combout\ : std_logic;
SIGNAL \inst1|inst6|IR[7]~0_combout\ : std_logic;
SIGNAL \inst1|inst6|STATE.CU_ISTORE~q\ : std_logic;
SIGNAL \inst1|inst6|Selector34~0_combout\ : std_logic;
SIGNAL \inst1|inst6|STATE.CU_DATA~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst6|AC[11]~10_combout\ : std_logic;
SIGNAL \inst1|inst6|AC[11]~9_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector28~2_combout\ : std_logic;
SIGNAL \inst1|inst6|PC[10]~4_combout\ : std_logic;
SIGNAL \inst1|inst6|PC[10]~12_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_SAVED[6]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|GIE~0_combout\ : std_logic;
SIGNAL \inst1|inst6|GIE~1_combout\ : std_logic;
SIGNAL \inst1|inst6|GIE~q\ : std_logic;
SIGNAL \inst1|inst6|AC_SAVED[9]~0_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[15][6]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][6]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][6]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][6]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][6]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][6]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][6]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][6]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][6]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][6]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][6]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][6]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][6]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][6]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][6]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][6]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[15][5]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][5]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][5]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][5]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][5]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][5]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][5]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][5]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][5]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][5]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][5]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][5]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][5]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][5]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][5]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][5]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|Add1~18\ : std_logic;
SIGNAL \inst1|inst6|Add1~21_sumout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][5]~q\ : std_logic;
SIGNAL \inst1|inst6|PC~20_combout\ : std_logic;
SIGNAL \inst1|inst6|PC~21_combout\ : std_logic;
SIGNAL \inst1|inst6|Add1~22\ : std_logic;
SIGNAL \inst1|inst6|Add1~25_sumout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][6]~q\ : std_logic;
SIGNAL \inst1|inst6|PC~22_combout\ : std_logic;
SIGNAL \inst1|inst6|PC~23_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector4~0_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[15][7]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][7]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][7]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][7]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][7]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][7]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][7]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][7]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][7]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][7]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][7]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][7]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][7]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][7]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][7]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][7]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|Add1~26\ : std_logic;
SIGNAL \inst1|inst6|Add1~29_sumout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][7]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_SAVED[7]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|STATE~11_combout\ : std_logic;
SIGNAL \inst1|inst6|IO_WRITE_INT~0_combout\ : std_logic;
SIGNAL \inst1|inst6|IO_WRITE_INT~1_combout\ : std_logic;
SIGNAL \inst1|inst6|IO_WRITE_INT~2_combout\ : std_logic;
SIGNAL \inst1|inst6|IO_WRITE_INT~q\ : std_logic;
SIGNAL \inst1|inst6|AC[9]~2_combout\ : std_logic;
SIGNAL \inst1|inst6|AC[9]~3_combout\ : std_logic;
SIGNAL \inst1|inst6|AC[9]~1_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~54_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~21_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector12~0_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~40_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~14\ : std_logic;
SIGNAL \inst1|inst6|Add0~10\ : std_logic;
SIGNAL \inst1|inst6|Add0~5_sumout\ : std_logic;
SIGNAL \inst1|inst6|Selector18~1_combout\ : std_logic;
SIGNAL \inst1|inst8|Equal0~0_combout\ : std_logic;
SIGNAL \inst1|inst8|Equal0~combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \inst1|IO_DATA[2]~7_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~64_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~67_cout\ : std_logic;
SIGNAL \inst1|inst6|Add0~38\ : std_logic;
SIGNAL \inst1|inst6|Add0~34\ : std_logic;
SIGNAL \inst1|inst6|Add0~29_sumout\ : std_logic;
SIGNAL \inst1|inst6|Selector24~1_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[18]~28_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~48_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[34]~64_combout\ : std_logic;
SIGNAL \inst1|IO_DATA[12]~16_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~24_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~56_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~25_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~57_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[22]~17_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[26]~16_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[24]~15_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[40]~18_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[76]~95_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector14~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector15~2_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector15~1_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~6\ : std_logic;
SIGNAL \inst1|inst6|Add0~2\ : std_logic;
SIGNAL \inst1|inst6|Add0~42\ : std_logic;
SIGNAL \inst1|inst6|Add0~46\ : std_logic;
SIGNAL \inst1|inst6|Add0~49_sumout\ : std_logic;
SIGNAL \inst1|inst6|Selector14~1_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector14~2_combout\ : std_logic;
SIGNAL \inst1|inst6|AC[9]~5_combout\ : std_logic;
SIGNAL \inst1|inst6|AC[9]~7_combout\ : std_logic;
SIGNAL \inst1|inst6|AC[9]~4_combout\ : std_logic;
SIGNAL \inst1|inst6|AC[9]~6_combout\ : std_logic;
SIGNAL \inst1|inst6|AC[9]~8_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~41_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~42_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~65_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~66_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[38]~63_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[66]~67_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector24~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector24~2_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~30\ : std_logic;
SIGNAL \inst1|inst6|Add0~25_sumout\ : std_logic;
SIGNAL \inst1|inst6|Selector23~1_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~37_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~35_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[59]~61_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[21]~32_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[19]~11_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[17]~12_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[35]~60_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[25]~0_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[39]~59_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[67]~62_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector23~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector23~2_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \inst1|IO_DATA[3]~6_combout\ : std_logic;
SIGNAL \inst1|IO_DATA[0]~9_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \inst1|IO_DATA[1]~10_combout\ : std_logic;
SIGNAL \inst|Selector6~0_combout\ : std_logic;
SIGNAL \inst|Selector7~0_combout\ : std_logic;
SIGNAL \inst|state.AinRevBrev~q\ : std_logic;
SIGNAL \inst|Selector6~1_combout\ : std_logic;
SIGNAL \inst|Selector6~2_combout\ : std_logic;
SIGNAL \inst|state.StartArevBrev~q\ : std_logic;
SIGNAL \inst|Selector8~1_combout\ : std_logic;
SIGNAL \inst|Selector8~0_combout\ : std_logic;
SIGNAL \inst|state.ArevBinRev~q\ : std_logic;
SIGNAL \inst|Selector10~0_combout\ : std_logic;
SIGNAL \inst|Selector11~1_combout\ : std_logic;
SIGNAL \inst|Selector11~0_combout\ : std_logic;
SIGNAL \inst|state.AinRev~q\ : std_logic;
SIGNAL \inst|Selector10~1_combout\ : std_logic;
SIGNAL \inst|state.StartArev~q\ : std_logic;
SIGNAL \inst|Selector0~0_combout\ : std_logic;
SIGNAL \inst|Selector0~1_combout\ : std_logic;
SIGNAL \inst|state.Start~q\ : std_logic;
SIGNAL \inst|Selector1~1_combout\ : std_logic;
SIGNAL \inst|Selector1~0_combout\ : std_logic;
SIGNAL \inst|state.Ain~q\ : std_logic;
SIGNAL \inst|Selector2~0_combout\ : std_logic;
SIGNAL \inst|Selector2~1_combout\ : std_logic;
SIGNAL \inst|state.AinBrev~q\ : std_logic;
SIGNAL \inst|Selector4~0_combout\ : std_logic;
SIGNAL \inst|Selector4~1_combout\ : std_logic;
SIGNAL \inst|state.StartBrev~q\ : std_logic;
SIGNAL \inst|Selector9~1_combout\ : std_logic;
SIGNAL \inst|Selector9~0_combout\ : std_logic;
SIGNAL \inst|state.ArevBin~q\ : std_logic;
SIGNAL \inst|WideOr12~combout\ : std_logic;
SIGNAL \inst1|IO_DATA[0]~11_combout\ : std_logic;
SIGNAL \inst|Selector5~1_combout\ : std_logic;
SIGNAL \inst|Selector5~0_combout\ : std_logic;
SIGNAL \inst|state.BinRev~q\ : std_logic;
SIGNAL \inst|WideOr13~combout\ : std_logic;
SIGNAL \inst1|IO_DATA[8]~1_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~29_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~26_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~30_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[28]~19_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~22_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[56]~27_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[72]~31_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector18~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector18~2_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~7_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~8_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[53]~100_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[27]~1_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[41]~51_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[29]~4_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[61]~52_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[77]~91_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~50\ : std_logic;
SIGNAL \inst1|inst6|Add0~53_sumout\ : std_logic;
SIGNAL \inst1|inst6|Selector13~1_combout\ : std_logic;
SIGNAL \inst1|IO_DATA[13]~12_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector13~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector13~2_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~43_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~44_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~9_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[78]~80_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~34_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~47_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~49_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~46_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[78]~87_combout\ : std_logic;
SIGNAL \inst1|IO_DATA[14]~13_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~54\ : std_logic;
SIGNAL \inst1|inst6|Add0~57_sumout\ : std_logic;
SIGNAL \inst1|inst6|Selector12~1_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector12~2_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~20_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[60]~55_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[68]~58_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector22~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~26\ : std_logic;
SIGNAL \inst1|inst6|Add0~21_sumout\ : std_logic;
SIGNAL \inst1|inst6|Selector22~1_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \inst1|IO_DATA[4]~5_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector22~2_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~22\ : std_logic;
SIGNAL \inst1|inst6|Add0~18\ : std_logic;
SIGNAL \inst1|inst6|Add0~13_sumout\ : std_logic;
SIGNAL \inst1|inst6|Selector20~1_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \inst1|IO_DATA[6]~3_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~45_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[70]~50_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector20~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector20~2_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~6_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~10_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~3_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[49]~68_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[49]~99_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~69_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~5_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~70_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector25~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~33_sumout\ : std_logic;
SIGNAL \inst1|inst6|Selector25~1_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector25~2_combout\ : std_logic;
SIGNAL \inst1|inst8|Equal1~combout\ : std_logic;
SIGNAL \inst|Selector3~1_combout\ : std_logic;
SIGNAL \inst|Selector3~0_combout\ : std_logic;
SIGNAL \inst|state.Bin~q\ : std_logic;
SIGNAL \inst|WideOr14~combout\ : std_logic;
SIGNAL \inst1|IO_DATA[10]~14_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~41_sumout\ : std_logic;
SIGNAL \inst1|inst6|Selector16~1_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~72_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[74]~75_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~74_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~73_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[74]~76_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector16~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector16~2_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[15][9]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][9]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][9]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][9]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][9]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][9]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][9]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][9]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][9]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][9]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][9]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][9]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][9]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][9]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][9]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][9]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][9]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][9]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][9]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][9]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][9]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][9]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][9]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][9]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][9]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][9]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][9]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][9]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][9]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][9]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[15][8]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][8]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][8]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][8]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][8]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][8]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][8]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][8]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][8]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][8]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][8]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][8]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][8]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][8]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][8]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][8]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][8]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][8]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][8]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][8]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][8]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][8]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][8]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][8]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][8]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][8]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][8]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][8]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][8]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][8]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|Add1~30\ : std_logic;
SIGNAL \inst1|inst6|Add1~33_sumout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][8]~q\ : std_logic;
SIGNAL \inst1|inst6|PC~26_combout\ : std_logic;
SIGNAL \inst1|inst6|PC~27_combout\ : std_logic;
SIGNAL \inst1|inst6|Add1~34\ : std_logic;
SIGNAL \inst1|inst6|Add1~37_sumout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][9]~q\ : std_logic;
SIGNAL \inst1|inst6|PC~28_combout\ : std_logic;
SIGNAL \inst1|inst6|PC~29_combout\ : std_logic;
SIGNAL \inst1|inst6|Add1~38\ : std_logic;
SIGNAL \inst1|inst6|Add1~41_sumout\ : std_logic;
SIGNAL \inst1|inst6|PC~30_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[15][10]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][10]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][10]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][10]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][10]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][10]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][10]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][10]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][10]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][10]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][10]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][10]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][10]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][10]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][10]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][10]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][10]~q\ : std_logic;
SIGNAL \inst1|inst6|PC~31_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector0~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector1~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector2~0_combout\ : std_logic;
SIGNAL \inst1|inst6|PC~24_combout\ : std_logic;
SIGNAL \inst1|inst6|PC~25_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector3~0_combout\ : std_logic;
SIGNAL \inst1|inst8|Equal6~combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \inst1|IO_DATA[5]~4_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~17_sumout\ : std_logic;
SIGNAL \inst1|inst6|Selector21~1_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[69]~53_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector21~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector21~2_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector5~0_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~36_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~38_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~39_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector19~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~9_sumout\ : std_logic;
SIGNAL \inst1|inst6|Selector19~1_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \inst1|IO_DATA[7]~2_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector19~2_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[23]~2_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~33_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[72]~79_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~81_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~83_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~82_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~58\ : std_logic;
SIGNAL \inst1|inst6|Add0~61_sumout\ : std_logic;
SIGNAL \inst1|inst6|Selector11~1_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector11~0_combout\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \inst1|inst9|B_DI[15]~0_combout\ : std_logic;
SIGNAL \inst1|IO_DATA[15]~17_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector11~2_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[73]~13_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[73]~14_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector17~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~1_sumout\ : std_logic;
SIGNAL \inst1|inst6|Selector17~1_combout\ : std_logic;
SIGNAL \inst1|inst14|B_DI[9]~0_combout\ : std_logic;
SIGNAL \inst1|IO_DATA[9]~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector17~2_combout\ : std_logic;
SIGNAL \inst1|inst6|Equal1~1_combout\ : std_logic;
SIGNAL \inst1|inst6|Equal1~0_combout\ : std_logic;
SIGNAL \inst1|inst6|PC[10]~2_combout\ : std_logic;
SIGNAL \inst1|inst6|Equal1~2_combout\ : std_logic;
SIGNAL \inst1|inst6|PC[10]~1_combout\ : std_logic;
SIGNAL \inst1|inst6|PC[10]~3_combout\ : std_logic;
SIGNAL \inst1|inst6|PC[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[15][1]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][1]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][1]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][1]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][1]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][1]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][1]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][1]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][1]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][1]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][1]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][1]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][1]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][1]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][1]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|Add1~1_sumout\ : std_logic;
SIGNAL \inst1|inst6|PC~6_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[15][0]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][0]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][0]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][0]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][0]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][0]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][0]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][0]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][0]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][0]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][0]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][0]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][0]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][0]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][0]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][0]~q\ : std_logic;
SIGNAL \inst1|inst6|PC~5_combout\ : std_logic;
SIGNAL \inst1|inst6|PC~7_combout\ : std_logic;
SIGNAL \inst1|inst6|PC~8_combout\ : std_logic;
SIGNAL \inst1|inst6|Add1~2\ : std_logic;
SIGNAL \inst1|inst6|Add1~5_sumout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][1]~q\ : std_logic;
SIGNAL \inst1|inst6|PC~9_combout\ : std_logic;
SIGNAL \inst1|inst6|PC~10_combout\ : std_logic;
SIGNAL \inst1|inst6|PC~11_combout\ : std_logic;
SIGNAL \inst1|inst6|Add1~6\ : std_logic;
SIGNAL \inst1|inst6|Add1~10\ : std_logic;
SIGNAL \inst1|inst6|Add1~14\ : std_logic;
SIGNAL \inst1|inst6|Add1~17_sumout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][4]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_SAVED[4]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC~18_combout\ : std_logic;
SIGNAL \inst1|inst6|PC~19_combout\ : std_logic;
SIGNAL \inst1|inst6|PC[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst6|Selector6~0_combout\ : std_logic;
SIGNAL \inst1|inst6|PC[10]~0_combout\ : std_logic;
SIGNAL \inst1|inst6|PC~13_combout\ : std_logic;
SIGNAL \inst1|inst6|Add1~13_sumout\ : std_logic;
SIGNAL \inst1|inst6|PC~16_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[15][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[15][3]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][3]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][3]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][3]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][3]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][3]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][3]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][3]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][3]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][3]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][3]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][3]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][3]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][3]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][3]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][3]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][3]~q\ : std_logic;
SIGNAL \inst1|inst6|PC~17_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector7~0_combout\ : std_logic;
SIGNAL \inst1|inst6|STATE~12_combout\ : std_logic;
SIGNAL \inst1|inst6|STATE~13_combout\ : std_logic;
SIGNAL \inst1|inst6|STATE.CU_ILOAD~q\ : std_logic;
SIGNAL \inst1|inst6|Selector30~0_combout\ : std_logic;
SIGNAL \inst1|inst6|IIE[1]~0_combout\ : std_logic;
SIGNAL \inst1|inst6|IIE[1]~1_combout\ : std_logic;
SIGNAL \inst1|inst6|INT_REQ[1]~0_combout\ : std_logic;
SIGNAL \inst1|inst6|STATE~16_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[15][0]~1_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[15][2]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[14][2]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[13][2]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[12][2]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[11][2]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[10][2]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[9][2]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[8][2]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[7][2]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[6][2]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[5][2]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[4][2]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[3][2]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[2][2]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[1][2]~q\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][2]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst6|Add1~9_sumout\ : std_logic;
SIGNAL \inst1|inst6|PC_STACK[0][2]~q\ : std_logic;
SIGNAL \inst1|inst6|PC~14_combout\ : std_logic;
SIGNAL \inst1|inst6|PC~15_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector8~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector27~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector27~1_combout\ : std_logic;
SIGNAL \inst1|inst6|STATE.CU_INSTR~q\ : std_logic;
SIGNAL \inst1|inst6|INT_ACK[0]~1_combout\ : std_logic;
SIGNAL \inst1|inst6|IIE[0]~2_combout\ : std_logic;
SIGNAL \inst1|inst6|INT_REQ[0]~1_combout\ : std_logic;
SIGNAL \inst1|inst6|process_0~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector28~0_combout\ : std_logic;
SIGNAL \inst1|inst6|STATE~15_combout\ : std_logic;
SIGNAL \inst1|inst6|STATE.CU_OUT~q\ : std_logic;
SIGNAL \inst1|inst6|Selector28~1_combout\ : std_logic;
SIGNAL \inst1|inst6|STATE.CU_DATA~q\ : std_logic;
SIGNAL \inst1|inst6|WideNor0~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector9~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector10~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector31~0_combout\ : std_logic;
SIGNAL \inst1|inst6|AC[9]~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~37_sumout\ : std_logic;
SIGNAL \inst1|inst6|Selector26~1_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[64]~71_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector26~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector26~2_combout\ : std_logic;
SIGNAL \inst1|inst8|Equal2~combout\ : std_logic;
SIGNAL \inst1|inst14|B_DI[11]~1_combout\ : std_logic;
SIGNAL \inst1|IO_DATA[11]~15_combout\ : std_logic;
SIGNAL \inst1|inst6|Add0~45_sumout\ : std_logic;
SIGNAL \inst1|inst6|Selector15~3_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[75]~77_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w[75]~78_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector15~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector15~4_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector29~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector35~0_combout\ : std_logic;
SIGNAL \inst1|inst6|MW~q\ : std_logic;
SIGNAL \inst1|inst6|Selector36~0_combout\ : std_logic;
SIGNAL \inst1|inst6|Selector36~1_combout\ : std_logic;
SIGNAL \inst1|inst6|IO_CYCLE~q\ : std_logic;
SIGNAL \inst1|IO_DATA[0]~8_combout\ : std_logic;
SIGNAL \inst1|inst8|Equal5~combout\ : std_logic;
SIGNAL \inst1|inst16|BLED[9]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst16|BLED[8]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst16|BLED[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst|video_on_h~0_combout\ : std_logic;
SIGNAL \inst1|inst|video_on_h~q\ : std_logic;
SIGNAL \inst1|inst|LessThan8~1_combout\ : std_logic;
SIGNAL \inst1|inst|LessThan8~2_combout\ : std_logic;
SIGNAL \inst1|inst|video_on_v~q\ : std_logic;
SIGNAL \inst1|inst|video_on_int~combout\ : std_logic;
SIGNAL \inst1|inst|video_blank~q\ : std_logic;
SIGNAL \inst1|inst|signalGeneration~8_combout\ : std_logic;
SIGNAL \inst1|inst|signalGeneration~7_combout\ : std_logic;
SIGNAL \inst1|inst|signalGeneration~9_combout\ : std_logic;
SIGNAL \inst1|inst|horiz_sync~q\ : std_logic;
SIGNAL \inst1|inst|horiz_sync_d1~q\ : std_logic;
SIGNAL \inst1|inst|horiz_sync_d2~feeder_combout\ : std_logic;
SIGNAL \inst1|inst|horiz_sync_d2~q\ : std_logic;
SIGNAL \inst1|inst|horiz_sync_out~feeder_combout\ : std_logic;
SIGNAL \inst1|inst|horiz_sync_out~q\ : std_logic;
SIGNAL \inst1|inst8|Equal7~0_combout\ : std_logic;
SIGNAL \inst1|inst|comb~1_combout\ : std_logic;
SIGNAL \inst1|inst|hs_count~0_combout\ : std_logic;
SIGNAL \inst1|inst|hp_count~0_combout\ : std_logic;
SIGNAL \inst1|inst|hp_count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|hp_count~1_combout\ : std_logic;
SIGNAL \inst1|inst|hp_count~2_combout\ : std_logic;
SIGNAL \inst1|inst|hp_count~3_combout\ : std_logic;
SIGNAL \inst1|inst|hp_count~4_combout\ : std_logic;
SIGNAL \inst1|inst|hs_count[4]~1_combout\ : std_logic;
SIGNAL \inst1|inst|hs_count~2_combout\ : std_logic;
SIGNAL \inst1|inst|hs_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|hs_count~3_combout\ : std_logic;
SIGNAL \inst1|inst|hs_count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|hs_count~4_combout\ : std_logic;
SIGNAL \inst1|inst|hs_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|hs_count~5_combout\ : std_logic;
SIGNAL \inst1|inst|vs_count~0_combout\ : std_logic;
SIGNAL \inst1|inst|vp_count~0_combout\ : std_logic;
SIGNAL \inst1|inst|vp_count~4_combout\ : std_logic;
SIGNAL \inst1|inst|vp_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|vp_count~3_combout\ : std_logic;
SIGNAL \inst1|inst|vp_count~2_combout\ : std_logic;
SIGNAL \inst1|inst|Equal3~1_combout\ : std_logic;
SIGNAL \inst1|inst|vp_count~1_combout\ : std_logic;
SIGNAL \inst1|inst|Equal3~0_combout\ : std_logic;
SIGNAL \inst1|inst|vs_count[0]~1_combout\ : std_logic;
SIGNAL \inst1|inst|vs_count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|vs_count~2_combout\ : std_logic;
SIGNAL \inst1|inst|vs_count~3_combout\ : std_logic;
SIGNAL \inst1|inst|vs_count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|vs_count~4_combout\ : std_logic;
SIGNAL \inst1|inst|Add4~0_combout\ : std_logic;
SIGNAL \inst1|inst|vs_count~5_combout\ : std_logic;
SIGNAL \inst1|inst|hp_count_d1[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ : std_logic;
SIGNAL \inst1|inst|comb~0_combout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ : std_logic;
SIGNAL \inst1|inst|Mux0~0_combout\ : std_logic;
SIGNAL \inst1|inst|red[7]~0_combout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ : std_logic;
SIGNAL \inst1|inst|red[6]~1_combout\ : std_logic;
SIGNAL \inst1|inst|red[6]~10_combout\ : std_logic;
SIGNAL \inst1|inst|Mux2~0_combout\ : std_logic;
SIGNAL \inst1|inst|red[5]~2_combout\ : std_logic;
SIGNAL \inst1|inst|Mux3~0_combout\ : std_logic;
SIGNAL \inst1|inst|red[4]~3_combout\ : std_logic;
SIGNAL \inst1|inst|Mux4~0_combout\ : std_logic;
SIGNAL \inst1|inst|red[3]~4_combout\ : std_logic;
SIGNAL \inst1|inst|Mux5~0_combout\ : std_logic;
SIGNAL \inst1|inst|red[2]~9_combout\ : std_logic;
SIGNAL \inst1|inst|red[1]~5_combout\ : std_logic;
SIGNAL \inst1|inst|red[1]~6_combout\ : std_logic;
SIGNAL \inst1|inst|red[0]~7_combout\ : std_logic;
SIGNAL \inst1|inst|red[0]~8_combout\ : std_logic;
SIGNAL \inst1|inst|Mux8~0_combout\ : std_logic;
SIGNAL \inst1|inst|Equal4~0_combout\ : std_logic;
SIGNAL \inst1|inst|green[7]~0_combout\ : std_logic;
SIGNAL \inst1|inst|green[6]~1_combout\ : std_logic;
SIGNAL \inst1|inst|Mux9~0_combout\ : std_logic;
SIGNAL \inst1|inst|green[6]~2_combout\ : std_logic;
SIGNAL \inst1|inst|Mux10~0_combout\ : std_logic;
SIGNAL \inst1|inst|green[5]~3_combout\ : std_logic;
SIGNAL \inst1|inst|Mux11~0_combout\ : std_logic;
SIGNAL \inst1|inst|green[4]~4_combout\ : std_logic;
SIGNAL \inst1|inst|Mux12~0_combout\ : std_logic;
SIGNAL \inst1|inst|green[3]~5_combout\ : std_logic;
SIGNAL \inst1|inst|Mux36~0_combout\ : std_logic;
SIGNAL \inst1|inst|green[2]~8_combout\ : std_logic;
SIGNAL \inst1|inst|Mux14~0_combout\ : std_logic;
SIGNAL \inst1|inst|green[1]~6_combout\ : std_logic;
SIGNAL \inst1|inst|Mux15~0_combout\ : std_logic;
SIGNAL \inst1|inst|green[0]~7_combout\ : std_logic;
SIGNAL \inst1|inst|Mux16~0_combout\ : std_logic;
SIGNAL \inst1|inst|Mux35~0_combout\ : std_logic;
SIGNAL \inst1|inst|blue[7]~0_combout\ : std_logic;
SIGNAL \inst1|inst|blue[6]~1_combout\ : std_logic;
SIGNAL \inst1|inst|blue[6]~2_combout\ : std_logic;
SIGNAL \inst1|inst|blue[5]~3_combout\ : std_logic;
SIGNAL \inst1|inst|blue[5]~4_combout\ : std_logic;
SIGNAL \inst1|inst|Mux19~0_combout\ : std_logic;
SIGNAL \inst1|inst|blue[4]~5_combout\ : std_logic;
SIGNAL \inst1|inst|Mux20~0_combout\ : std_logic;
SIGNAL \inst1|inst|blue[3]~6_combout\ : std_logic;
SIGNAL \inst1|inst|blue[2]~7_combout\ : std_logic;
SIGNAL \inst1|inst|blue[2]~8_combout\ : std_logic;
SIGNAL \inst1|inst|Mux22~0_combout\ : std_logic;
SIGNAL \inst1|inst|blue[1]~10_combout\ : std_logic;
SIGNAL \inst1|inst|Mux23~0_combout\ : std_logic;
SIGNAL \inst1|inst|blue[0]~9_combout\ : std_logic;
SIGNAL \inst1|inst6|AC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|inst|BGLayout|auto_generated|q_b\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst|hp_count_d1\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst6|MEMORY|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|inst6|IR\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|inst|FGLayout|auto_generated|q_b\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst9|B_DI\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|inst|h_count\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|inst16|BLED\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|inst|v_count\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|inst6|PC\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|inst14|B_DI\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|inst6|INT_ACK\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode95w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|inst|vp_count_d1\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst6|IIE\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode86w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|inst6|AC_SAVED\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode72w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode95w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode86w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode72w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|inst6|INT_REQ_SYNC\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|inst6|SHIFTER|auto_generated|sbit_w\ : std_logic_vector(79 DOWNTO 0);
SIGNAL \inst1|inst10|BLED\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|inst|hs_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst|vs_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst|hp_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst|vp_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst6|INT_REQ\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|inst17|BLED\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|inst6|PC_SAVED\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|fboutclk_wire\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|inst|ALT_INV_h_count\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|inst6|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|inst|ALT_INV_v_count\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|inst6|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_AC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|inst|FGLayout|auto_generated|ALT_INV_q_b\ : std_logic_vector(4 DOWNTO 3);
SIGNAL \inst1|inst|BGLayout|auto_generated|ALT_INV_q_b\ : std_logic_vector(4 DOWNTO 3);
SIGNAL \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[5][5]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[5][4]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[5][3]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[5][2]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[5][1]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[5][0]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[4][10]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[4][9]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[4][8]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[4][7]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[4][6]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[4][5]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[4][4]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[4][3]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[4][2]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[4][1]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[4][0]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[3][10]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[3][9]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[3][8]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[3][7]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[3][6]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[3][5]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[3][4]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[3][3]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[3][2]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[3][1]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[3][0]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[2][10]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[2][9]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[2][8]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[2][7]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[2][6]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[2][5]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[2][4]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[2][3]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[2][2]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[2][1]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[2][0]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[1][10]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[1][9]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[1][8]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[1][7]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[1][6]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[1][5]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[1][4]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[1][3]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[1][2]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[1][1]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[1][0]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[0][10]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[0][9]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[0][8]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[0][7]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[0][6]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[0][5]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[0][4]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[0][3]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[0][2]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[0][1]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[0][0]~q\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|inst|ALT_INV_vert_sync_out~q\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[53]~100_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[76]~95_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[77]~91_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[78]~87_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[79]~83_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[14][10]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[14][9]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[14][8]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[14][7]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[14][6]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[14][5]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[14][4]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[14][3]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[14][2]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[14][1]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[14][0]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[13][10]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[13][9]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[13][8]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[13][7]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[13][6]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[13][5]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[13][4]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[13][3]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[13][2]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[13][1]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[13][0]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[12][10]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[12][9]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[12][8]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[12][7]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[12][6]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[12][5]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[12][4]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[12][3]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[12][2]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[12][1]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[12][0]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[11][10]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[11][9]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[11][8]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[11][7]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[11][6]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[11][5]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[11][4]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[11][3]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[11][2]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[11][1]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[11][0]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[10][10]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[10][9]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[10][8]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[10][7]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[10][6]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[10][5]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[10][4]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[10][3]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[10][2]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[10][1]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[10][0]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[9][10]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[9][9]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[9][8]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[9][7]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[9][6]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[9][5]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[9][4]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[9][3]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[9][2]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[9][1]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[9][0]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[8][10]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[8][9]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[8][8]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[8][7]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[8][6]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[8][5]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[8][4]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[8][3]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[8][2]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[8][1]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[8][0]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[7][10]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[7][9]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[7][8]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[7][7]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[7][6]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[7][5]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[7][4]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[7][3]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[7][2]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[7][1]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[7][0]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[6][10]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[6][9]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[6][8]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[6][7]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[6][6]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[6][5]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[6][4]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[6][3]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[6][2]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[6][1]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[6][0]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[5][10]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[5][9]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[5][8]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[5][7]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[5][6]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_GIE~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_horiz_sync_d2~q\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_video_on_v~q\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_video_on_h~q\ : std_logic;
SIGNAL \inst1|ALT_INV_IO_DATA[0]~11_combout\ : std_logic;
SIGNAL \inst1|inst9|ALT_INV_B_DI\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|ALT_INV_IO_DATA[1]~10_combout\ : std_logic;
SIGNAL \inst1|inst14|ALT_INV_B_DI\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|ALT_INV_IO_DATA[0]~9_combout\ : std_logic;
SIGNAL \inst1|inst8|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_IR\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|ALT_INV_IO_DATA[0]~8_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_IO_CYCLE~q\ : std_logic;
SIGNAL \inst1|ALT_INV_IO_DATA[2]~7_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_IO_DATA[3]~6_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_IO_DATA[4]~5_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_IO_DATA[5]~4_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_IO_DATA[6]~3_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_IO_DATA[7]~2_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_IO_DATA[8]~1_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_inst12~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_IO_DATA[9]~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_IO_WRITE_INT~q\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_blue[2]~7_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_blue[5]~3_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_blue[6]~1_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_green[6]~1_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_red[0]~7_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_red[1]~5_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_red[6]~1_combout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\ : std_logic;
SIGNAL \inst1|inst|FGPixels|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|inst|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\ : std_logic;
SIGNAL \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[35]~60_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[39]~59_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector22~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_AC_SAVED\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|inst6|ALT_INV_Selector22~0_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[68]~58_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[52]~57_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[52]~56_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[60]~55_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[62]~54_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector21~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector21~0_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[69]~53_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[61]~52_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[41]~51_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector20~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[70]~50_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[54]~49_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[32]~48_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[54]~47_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[54]~46_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[62]~45_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[62]~44_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[30]~43_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~42_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~41_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~40_combout\ : std_logic;
SIGNAL \inst1|inst8|ALT_INV_Equal6~combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector19~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector19~0_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w\ : std_logic_vector(71 DOWNTO 71);
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[55]~39_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[55]~38_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[43]~37_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[43]~36_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[43]~35_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[48]~34_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[55]~33_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[21]~32_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector18~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector18~0_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[72]~31_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[48]~30_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[32]~29_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[18]~28_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[56]~27_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[36]~26_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[36]~25_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[36]~24_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[20]~23_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[44]~22_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[44]~21_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[44]~20_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[28]~19_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[40]~18_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[22]~17_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[26]~16_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[24]~15_combout\ : std_logic;
SIGNAL \inst1|inst8|ALT_INV_Equal2~combout\ : std_logic;
SIGNAL \inst|ALT_INV_WideOr13~combout\ : std_logic;
SIGNAL \inst|ALT_INV_state.Bin~q\ : std_logic;
SIGNAL \inst|ALT_INV_state.Ain~q\ : std_logic;
SIGNAL \inst|ALT_INV_state.Start~q\ : std_logic;
SIGNAL \inst|ALT_INV_state.BinRev~q\ : std_logic;
SIGNAL \inst|ALT_INV_state.StartBrev~q\ : std_logic;
SIGNAL \inst|ALT_INV_state.AinBrev~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_AC[9]~7_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_AC[9]~6_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_AC[9]~5_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_AC[9]~4_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_STATE.RESET_PC~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector17~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_AC[9]~3_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_AC[9]~2_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_AC[9]~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector17~0_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[73]~14_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[73]~13_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[17]~12_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[19]~11_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~10_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~9_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[37]~8_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[37]~7_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[37]~6_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~5_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[29]~4_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~3_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[23]~2_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[27]~1_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[25]~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_AC[9]~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_IO_WRITE_INT~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_IO_WRITE_INT~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_STATE.CU_DATA~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_STATE~11_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_INT_REQ_SYNC\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|inst6|ALT_INV_Selector16~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector16~0_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[74]~76_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[74]~75_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[58]~74_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[58]~73_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[30]~72_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector28~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_GIE~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector27~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|inst6|ALT_INV_WideNor0~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_STATE.CU_STORE~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_MW~q\ : std_logic;
SIGNAL \inst1|ALT_INV_IO_DATA[12]~16_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_IO_DATA[11]~15_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_IO_DATA[10]~14_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_vp_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst|ALT_INV_hp_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|ALT_INV_IO_DATA[14]~13_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_vs_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst|ALT_INV_hs_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|ALT_INV_IO_DATA[13]~12_combout\ : std_logic;
SIGNAL \inst1|inst8|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_horiz_sync_d1~q\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_LessThan8~1_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_LessThan8~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector26~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector26~0_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[64]~71_combout\ : std_logic;
SIGNAL \inst|ALT_INV_state.ArevBin~q\ : std_logic;
SIGNAL \inst|ALT_INV_state.ArevBinRev~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector25~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector25~0_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[65]~70_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[65]~69_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[49]~68_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector36~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_STATE.CU_OUT~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_STATE.CU_ISTORE~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_STATE.CU_ILOAD~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector24~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector24~0_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[66]~67_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[58]~66_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[58]~65_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[34]~64_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[38]~63_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector23~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector23~0_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[67]~62_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[59]~61_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC~16_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_SAVED\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|inst6|ALT_INV_PC~14_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC~13_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC[10]~12_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC~10_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC~9_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC~7_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC~6_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC~5_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC[10]~4_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC[10]~3_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC[10]~2_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC[10]~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC[10]~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector28~2_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector29~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_STATE~16_combout\ : std_logic;
SIGNAL \inst|ALT_INV_WideOr14~combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Add4~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_vert_sync~q\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_signalGeneration~3_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_signalGeneration~2_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_signalGeneration~1_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_signalGeneration~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Add0~64_combout\ : std_logic;
SIGNAL \inst|ALT_INV_state.AinRevBrev~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_STATE~12_combout\ : std_logic;
SIGNAL \inst|ALT_INV_state.StartArev~q\ : std_logic;
SIGNAL \inst|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_state.StartArevBrev~q\ : std_logic;
SIGNAL \inst|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \inst1|inst10|ALT_INV_BLED\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \inst|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_state.AinRev~q\ : std_logic;
SIGNAL \inst1|inst17|ALT_INV_BLED\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|ALT_INV_IO_DATA[15]~17_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector11~1_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[79]~82_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[79]~81_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector11~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector12~1_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[78]~80_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector12~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector13~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector13~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector14~1_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[72]~79_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector14~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_AC[11]~10_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_AC[11]~9_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector15~3_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector15~2_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector15~1_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[75]~78_combout\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[75]~77_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_Selector15~0_combout\ : std_logic;
SIGNAL \inst1|inst1|trainpll_inst|altera_pll_i|ALT_INV_locked_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ALT_INV_KEY[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[49]~99_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Selector11~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Selector9~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Selector8~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Selector3~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Selector1~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Selector5~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[15][10]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[15][9]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[15][8]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[15][7]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[15][6]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[15][5]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[15][4]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[15][3]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[15][2]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[15][1]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC_STACK[15][0]~q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_IIE[1]~0_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_signalGeneration~8_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_signalGeneration~7_combout\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_signalGeneration~5_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Selector10~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Selector6~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Selector6~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_INT_REQ[0]~1_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_INT_ACK\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|inst6|ALT_INV_IIE\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|inst6|ALT_INV_INT_REQ[1]~0_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC~30_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC~28_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC~26_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC~24_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC~22_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC~20_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC~18_combout\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_PC[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_vp_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_hp_count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_vs_count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_vs_count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_STATE.CU_ISTORE~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst6|ALT_INV_STATE.CU_DATA~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_h_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_v_count[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_v_count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst1|inst|ALT_INV_v_count[5]~DUPLICATE_q\ : std_logic;

BEGIN

lights <= ww_lights;
ww_clk_50 <= clk_50;
ww_KEY <= KEY;
ww_SW <= SW;
vga_data <= ww_vga_data;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst1|inst|BGPixels|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst1|inst|BGLayout|auto_generated|q_b\(2) & \inst1|inst|BGLayout|auto_generated|q_b\(1) & \inst1|inst|BGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|BGPixels|auto_generated|ram_block1a11~portadataout\ <= \inst1|inst|BGPixels|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst1|inst|BGPixels|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst1|inst|BGLayout|auto_generated|q_b\(2) & \inst1|inst|BGLayout|auto_generated|q_b\(1) & \inst1|inst|BGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|BGPixels|auto_generated|ram_block1a6~portadataout\ <= \inst1|inst|BGPixels|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst1|inst|BGPixels|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst1|inst|BGLayout|auto_generated|q_b\(2) & \inst1|inst|BGLayout|auto_generated|q_b\(1) & \inst1|inst|BGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|BGPixels|auto_generated|ram_block1a1~portadataout\ <= \inst1|inst|BGPixels|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst1|inst|BGPixels|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst1|inst|BGLayout|auto_generated|q_b\(2) & \inst1|inst|BGLayout|auto_generated|q_b\(1) & \inst1|inst|BGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|BGPixels|auto_generated|ram_block1a12~portadataout\ <= \inst1|inst|BGPixels|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst1|inst|BGPixels|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst1|inst|BGLayout|auto_generated|q_b\(2) & \inst1|inst|BGLayout|auto_generated|q_b\(1) & \inst1|inst|BGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|BGPixels|auto_generated|ram_block1a7~portadataout\ <= \inst1|inst|BGPixels|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst1|inst|BGPixels|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst1|inst|BGLayout|auto_generated|q_b\(2) & \inst1|inst|BGLayout|auto_generated|q_b\(1) & \inst1|inst|BGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|BGPixels|auto_generated|ram_block1a2~portadataout\ <= \inst1|inst|BGPixels|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst1|inst|BGPixels|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst1|inst|BGLayout|auto_generated|q_b\(2) & \inst1|inst|BGLayout|auto_generated|q_b\(1) & \inst1|inst|BGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|BGPixels|auto_generated|ram_block1a13~portadataout\ <= \inst1|inst|BGPixels|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst1|inst|BGPixels|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst1|inst|BGLayout|auto_generated|q_b\(2) & \inst1|inst|BGLayout|auto_generated|q_b\(1) & \inst1|inst|BGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|BGPixels|auto_generated|ram_block1a8~portadataout\ <= \inst1|inst|BGPixels|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst1|inst|BGPixels|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst1|inst|BGLayout|auto_generated|q_b\(2) & \inst1|inst|BGLayout|auto_generated|q_b\(1) & \inst1|inst|BGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|BGPixels|auto_generated|ram_block1a3~portadataout\ <= \inst1|inst|BGPixels|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst1|inst|BGPixels|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst1|inst|BGLayout|auto_generated|q_b\(2) & \inst1|inst|BGLayout|auto_generated|q_b\(1) & \inst1|inst|BGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|BGPixels|auto_generated|ram_block1a14~portadataout\ <= \inst1|inst|BGPixels|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst1|inst|BGPixels|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst1|inst|BGLayout|auto_generated|q_b\(2) & \inst1|inst|BGLayout|auto_generated|q_b\(1) & \inst1|inst|BGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|BGPixels|auto_generated|ram_block1a9~portadataout\ <= \inst1|inst|BGPixels|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst1|inst|BGPixels|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst1|inst|BGLayout|auto_generated|q_b\(2) & \inst1|inst|BGLayout|auto_generated|q_b\(1) & \inst1|inst|BGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|BGPixels|auto_generated|ram_block1a4~portadataout\ <= \inst1|inst|BGPixels|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst1|inst|FGPixels|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst1|inst|FGLayout|auto_generated|q_b\(2) & \inst1|inst|FGLayout|auto_generated|q_b\(1) & \inst1|inst|FGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|FGPixels|auto_generated|ram_block1a14~portadataout\ <= \inst1|inst|FGPixels|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst1|inst|FGPixels|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst1|inst|FGLayout|auto_generated|q_b\(2) & \inst1|inst|FGLayout|auto_generated|q_b\(1) & \inst1|inst|FGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|FGPixels|auto_generated|ram_block1a9~portadataout\ <= \inst1|inst|FGPixels|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst1|inst|FGPixels|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst1|inst|FGLayout|auto_generated|q_b\(2) & \inst1|inst|FGLayout|auto_generated|q_b\(1) & \inst1|inst|FGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|FGPixels|auto_generated|ram_block1a4~portadataout\ <= \inst1|inst|FGPixels|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst1|inst|FGPixels|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst1|inst|FGLayout|auto_generated|q_b\(2) & \inst1|inst|FGLayout|auto_generated|q_b\(1) & \inst1|inst|FGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|FGPixels|auto_generated|ram_block1a13~portadataout\ <= \inst1|inst|FGPixels|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst1|inst|FGPixels|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst1|inst|FGLayout|auto_generated|q_b\(2) & \inst1|inst|FGLayout|auto_generated|q_b\(1) & \inst1|inst|FGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|FGPixels|auto_generated|ram_block1a8~portadataout\ <= \inst1|inst|FGPixels|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst1|inst|FGPixels|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst1|inst|FGLayout|auto_generated|q_b\(2) & \inst1|inst|FGLayout|auto_generated|q_b\(1) & \inst1|inst|FGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|FGPixels|auto_generated|ram_block1a3~portadataout\ <= \inst1|inst|FGPixels|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst1|inst|FGPixels|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst1|inst|FGLayout|auto_generated|q_b\(2) & \inst1|inst|FGLayout|auto_generated|q_b\(1) & \inst1|inst|FGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|FGPixels|auto_generated|ram_block1a11~portadataout\ <= \inst1|inst|FGPixels|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst1|inst|FGPixels|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst1|inst|FGLayout|auto_generated|q_b\(2) & \inst1|inst|FGLayout|auto_generated|q_b\(1) & \inst1|inst|FGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|FGPixels|auto_generated|ram_block1a6~portadataout\ <= \inst1|inst|FGPixels|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst1|inst|FGPixels|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst1|inst|FGLayout|auto_generated|q_b\(2) & \inst1|inst|FGLayout|auto_generated|q_b\(1) & \inst1|inst|FGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|FGPixels|auto_generated|ram_block1a1~portadataout\ <= \inst1|inst|FGPixels|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst1|inst|FGPixels|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst1|inst|FGLayout|auto_generated|q_b\(2) & \inst1|inst|FGLayout|auto_generated|q_b\(1) & \inst1|inst|FGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|FGPixels|auto_generated|ram_block1a12~portadataout\ <= \inst1|inst|FGPixels|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst1|inst|FGPixels|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst1|inst|FGLayout|auto_generated|q_b\(2) & \inst1|inst|FGLayout|auto_generated|q_b\(1) & \inst1|inst|FGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|FGPixels|auto_generated|ram_block1a7~portadataout\ <= \inst1|inst|FGPixels|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst1|inst|FGPixels|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst1|inst|FGLayout|auto_generated|q_b\(2) & \inst1|inst|FGLayout|auto_generated|q_b\(1) & \inst1|inst|FGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|FGPixels|auto_generated|ram_block1a2~portadataout\ <= \inst1|inst|FGPixels|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst1|inst|FGPixels|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst1|inst|FGLayout|auto_generated|q_b\(2) & \inst1|inst|FGLayout|auto_generated|q_b\(1) & \inst1|inst|FGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|FGPixels|auto_generated|ram_block1a10~portadataout\ <= \inst1|inst|FGPixels|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst1|inst|FGPixels|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst1|inst|FGLayout|auto_generated|q_b\(2) & \inst1|inst|FGLayout|auto_generated|q_b\(1) & \inst1|inst|FGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|FGPixels|auto_generated|ram_block1a5~portadataout\ <= \inst1|inst|FGPixels|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst1|inst|FGPixels|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst1|inst|FGLayout|auto_generated|q_b\(2) & \inst1|inst|FGLayout|auto_generated|q_b\(1) & \inst1|inst|FGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|FGPixels|auto_generated|ram_block1a0~portadataout\ <= \inst1|inst|FGPixels|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst1|inst|BGPixels|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst1|inst|BGLayout|auto_generated|q_b\(2) & \inst1|inst|BGLayout|auto_generated|q_b\(1) & \inst1|inst|BGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|BGPixels|auto_generated|ram_block1a10~portadataout\ <= \inst1|inst|BGPixels|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst1|inst|BGPixels|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst1|inst|BGLayout|auto_generated|q_b\(2) & \inst1|inst|BGLayout|auto_generated|q_b\(1) & \inst1|inst|BGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|BGPixels|auto_generated|ram_block1a5~portadataout\ <= \inst1|inst|BGPixels|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst1|inst|BGPixels|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst1|inst|BGLayout|auto_generated|q_b\(2) & \inst1|inst|BGLayout|auto_generated|q_b\(1) & \inst1|inst|BGLayout|auto_generated|q_b\(0) & \inst1|inst|vp_count_d1\(4) & 
\inst1|inst|vp_count_d1\(3) & \inst1|inst|vp_count_d1\(2) & \inst1|inst|vp_count_d1\(1) & \inst1|inst|vp_count_d1\(0) & \inst1|inst|hp_count_d1\(4) & \inst1|inst|hp_count_d1\(3) & \inst1|inst|hp_count_d1\(2) & \inst1|inst|hp_count_d1\(1)
& \inst1|inst|hp_count_d1\(0));

\inst1|inst|BGPixels|auto_generated|ram_block1a0~portadataout\ <= \inst1|inst|BGPixels|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst1|inst|BGLayout|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & \inst1|IO_DATA[14]~13_combout\ & \inst1|IO_DATA[13]~12_combout\ & \inst1|IO_DATA[12]~16_combout\ & \inst1|IO_DATA[11]~15_combout\ & 
\inst1|IO_DATA[10]~14_combout\);

\inst1|inst|BGLayout|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst1|IO_DATA[9]~0_combout\ & \inst1|IO_DATA[8]~1_combout\ & \inst1|IO_DATA[7]~2_combout\ & \inst1|IO_DATA[6]~3_combout\ & \inst1|IO_DATA[5]~4_combout\ & \inst1|IO_DATA[4]~5_combout\ & 
\inst1|IO_DATA[3]~6_combout\ & \inst1|IO_DATA[2]~7_combout\ & \inst1|IO_DATA[1]~10_combout\ & \inst1|IO_DATA[0]~11_combout\);

\inst1|inst|BGLayout|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst1|inst|vs_count\(4) & \inst1|inst|vs_count\(3) & \inst1|inst|vs_count[2]~DUPLICATE_q\ & \inst1|inst|vs_count\(1) & \inst1|inst|vs_count\(0) & \inst1|inst|hs_count\(4) & 
\inst1|inst|hs_count[3]~DUPLICATE_q\ & \inst1|inst|hs_count[2]~DUPLICATE_q\ & \inst1|inst|hs_count[1]~DUPLICATE_q\ & \inst1|inst|hs_count\(0));

\inst1|inst|BGLayout|auto_generated|q_b\(0) <= \inst1|inst|BGLayout|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst1|inst|BGLayout|auto_generated|q_b\(1) <= \inst1|inst|BGLayout|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst1|inst|BGLayout|auto_generated|q_b\(2) <= \inst1|inst|BGLayout|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst1|inst|BGLayout|auto_generated|q_b\(3) <= \inst1|inst|BGLayout|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst1|inst|BGLayout|auto_generated|q_b\(4) <= \inst1|inst|BGLayout|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);

\inst1|inst|FGLayout|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & \inst1|IO_DATA[14]~13_combout\ & \inst1|IO_DATA[13]~12_combout\ & \inst1|IO_DATA[12]~16_combout\ & \inst1|IO_DATA[11]~15_combout\ & 
\inst1|IO_DATA[10]~14_combout\);

\inst1|inst|FGLayout|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst1|IO_DATA[9]~0_combout\ & \inst1|IO_DATA[8]~1_combout\ & \inst1|IO_DATA[7]~2_combout\ & \inst1|IO_DATA[6]~3_combout\ & \inst1|IO_DATA[5]~4_combout\ & \inst1|IO_DATA[4]~5_combout\ & 
\inst1|IO_DATA[3]~6_combout\ & \inst1|IO_DATA[2]~7_combout\ & \inst1|IO_DATA[1]~10_combout\ & \inst1|IO_DATA[0]~11_combout\);

\inst1|inst|FGLayout|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst1|inst|vs_count\(4) & \inst1|inst|vs_count\(3) & \inst1|inst|vs_count[2]~DUPLICATE_q\ & \inst1|inst|vs_count\(1) & \inst1|inst|vs_count\(0) & \inst1|inst|hs_count\(4) & 
\inst1|inst|hs_count[3]~DUPLICATE_q\ & \inst1|inst|hs_count[2]~DUPLICATE_q\ & \inst1|inst|hs_count[1]~DUPLICATE_q\ & \inst1|inst|hs_count\(0));

\inst1|inst|FGLayout|auto_generated|q_b\(0) <= \inst1|inst|FGLayout|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst1|inst|FGLayout|auto_generated|q_b\(1) <= \inst1|inst|FGLayout|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst1|inst|FGLayout|auto_generated|q_b\(2) <= \inst1|inst|FGLayout|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst1|inst|FGLayout|auto_generated|q_b\(3) <= \inst1|inst|FGLayout|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst1|inst|FGLayout|auto_generated|q_b\(4) <= \inst1|inst|FGLayout|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);

\inst1|inst6|MEMORY|auto_generated|ram_block1a11_PORTADATAIN_bus\ <= (\inst1|inst6|AC\(15) & \inst1|inst6|AC\(14) & \inst1|inst6|AC\(13) & \inst1|inst6|AC\(12) & \inst1|inst6|AC\(11));

\inst1|inst6|MEMORY|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst1|inst6|Selector0~0_combout\ & \inst1|inst6|Selector1~0_combout\ & \inst1|inst6|Selector2~0_combout\ & \inst1|inst6|Selector3~0_combout\ & \inst1|inst6|Selector4~0_combout\ & 
\inst1|inst6|Selector5~0_combout\ & \inst1|inst6|Selector6~0_combout\ & \inst1|inst6|Selector7~0_combout\ & \inst1|inst6|Selector8~0_combout\ & \inst1|inst6|Selector9~0_combout\ & \inst1|inst6|Selector10~0_combout\);

\inst1|inst6|MEMORY|auto_generated|q_a\(11) <= \inst1|inst6|MEMORY|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);
\inst1|inst6|MEMORY|auto_generated|q_a\(12) <= \inst1|inst6|MEMORY|auto_generated|ram_block1a11_PORTADATAOUT_bus\(1);
\inst1|inst6|MEMORY|auto_generated|q_a\(13) <= \inst1|inst6|MEMORY|auto_generated|ram_block1a11_PORTADATAOUT_bus\(2);
\inst1|inst6|MEMORY|auto_generated|q_a\(14) <= \inst1|inst6|MEMORY|auto_generated|ram_block1a11_PORTADATAOUT_bus\(3);
\inst1|inst6|MEMORY|auto_generated|q_a\(15) <= \inst1|inst6|MEMORY|auto_generated|ram_block1a11_PORTADATAOUT_bus\(4);

\inst1|inst6|MEMORY|auto_generated|ram_block1a5_PORTADATAIN_bus\ <= (\inst1|inst6|AC\(9) & \inst1|inst6|AC\(8) & \inst1|inst6|AC\(7) & \inst1|inst6|AC\(6) & \inst1|inst6|AC\(5));

\inst1|inst6|MEMORY|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst1|inst6|Selector0~0_combout\ & \inst1|inst6|Selector1~0_combout\ & \inst1|inst6|Selector2~0_combout\ & \inst1|inst6|Selector3~0_combout\ & \inst1|inst6|Selector4~0_combout\ & 
\inst1|inst6|Selector5~0_combout\ & \inst1|inst6|Selector6~0_combout\ & \inst1|inst6|Selector7~0_combout\ & \inst1|inst6|Selector8~0_combout\ & \inst1|inst6|Selector9~0_combout\ & \inst1|inst6|Selector10~0_combout\);

\inst1|inst6|MEMORY|auto_generated|q_a\(5) <= \inst1|inst6|MEMORY|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);
\inst1|inst6|MEMORY|auto_generated|q_a\(6) <= \inst1|inst6|MEMORY|auto_generated|ram_block1a5_PORTADATAOUT_bus\(1);
\inst1|inst6|MEMORY|auto_generated|q_a\(7) <= \inst1|inst6|MEMORY|auto_generated|ram_block1a5_PORTADATAOUT_bus\(2);
\inst1|inst6|MEMORY|auto_generated|q_a\(8) <= \inst1|inst6|MEMORY|auto_generated|ram_block1a5_PORTADATAOUT_bus\(3);
\inst1|inst6|MEMORY|auto_generated|q_a\(9) <= \inst1|inst6|MEMORY|auto_generated|ram_block1a5_PORTADATAOUT_bus\(4);

\inst1|inst6|MEMORY|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst1|inst6|AC\(4) & \inst1|inst6|AC\(3) & \inst1|inst6|AC\(2) & \inst1|inst6|AC\(1) & \inst1|inst6|AC\(0));

\inst1|inst6|MEMORY|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst1|inst6|Selector0~0_combout\ & \inst1|inst6|Selector1~0_combout\ & \inst1|inst6|Selector2~0_combout\ & \inst1|inst6|Selector3~0_combout\ & \inst1|inst6|Selector4~0_combout\ & 
\inst1|inst6|Selector5~0_combout\ & \inst1|inst6|Selector6~0_combout\ & \inst1|inst6|Selector7~0_combout\ & \inst1|inst6|Selector8~0_combout\ & \inst1|inst6|Selector9~0_combout\ & \inst1|inst6|Selector10~0_combout\);

\inst1|inst6|MEMORY|auto_generated|q_a\(0) <= \inst1|inst6|MEMORY|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst1|inst6|MEMORY|auto_generated|q_a\(1) <= \inst1|inst6|MEMORY|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst1|inst6|MEMORY|auto_generated|q_a\(2) <= \inst1|inst6|MEMORY|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst1|inst6|MEMORY|auto_generated|q_a\(3) <= \inst1|inst6|MEMORY|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst1|inst6|MEMORY|auto_generated|q_a\(4) <= \inst1|inst6|MEMORY|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);

\inst1|inst6|MEMORY|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst1|inst6|AC\(10));

\inst1|inst6|MEMORY|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst1|inst6|Selector0~0_combout\ & \inst1|inst6|Selector1~0_combout\ & \inst1|inst6|Selector2~0_combout\ & \inst1|inst6|Selector3~0_combout\ & \inst1|inst6|Selector4~0_combout\ & 
\inst1|inst6|Selector5~0_combout\ & \inst1|inst6|Selector6~0_combout\ & \inst1|inst6|Selector7~0_combout\ & \inst1|inst6|Selector8~0_combout\ & \inst1|inst6|Selector9~0_combout\ & \inst1|inst6|Selector10~0_combout\);

\inst1|inst6|MEMORY|auto_generated|q_a\(10) <= \inst1|inst6|MEMORY|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \clk_50~input_o\);

\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & 
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ & \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & 
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ & \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(6);
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7\ <= \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(7);

\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\
& \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);

\inst1|inst1|trainpll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\
& \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\inst1|inst|ALT_INV_h_count\(5) <= NOT \inst1|inst|h_count\(5);
\inst1|inst|ALT_INV_h_count\(7) <= NOT \inst1|inst|h_count\(7);
\inst1|inst|ALT_INV_h_count\(9) <= NOT \inst1|inst|h_count\(9);
\inst1|inst|ALT_INV_h_count\(0) <= NOT \inst1|inst|h_count\(0);
\inst1|inst|ALT_INV_h_count\(1) <= NOT \inst1|inst|h_count\(1);
\inst1|inst|ALT_INV_h_count\(2) <= NOT \inst1|inst|h_count\(2);
\inst1|inst6|ALT_INV_Add0~61_sumout\ <= NOT \inst1|inst6|Add0~61_sumout\;
\inst1|inst6|ALT_INV_Add0~57_sumout\ <= NOT \inst1|inst6|Add0~57_sumout\;
\inst1|inst6|ALT_INV_Add0~53_sumout\ <= NOT \inst1|inst6|Add0~53_sumout\;
\inst1|inst6|ALT_INV_Add0~49_sumout\ <= NOT \inst1|inst6|Add0~49_sumout\;
\inst1|inst6|ALT_INV_Add0~45_sumout\ <= NOT \inst1|inst6|Add0~45_sumout\;
\inst1|inst6|ALT_INV_Add0~41_sumout\ <= NOT \inst1|inst6|Add0~41_sumout\;
\inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(10) <= NOT \inst1|inst6|MEMORY|auto_generated|q_a\(10);
\inst1|inst|ALT_INV_v_count\(10) <= NOT \inst1|inst|v_count\(10);
\inst1|inst|ALT_INV_v_count\(2) <= NOT \inst1|inst|v_count\(2);
\inst1|inst|ALT_INV_v_count\(3) <= NOT \inst1|inst|v_count\(3);
\inst1|inst|ALT_INV_v_count\(1) <= NOT \inst1|inst|v_count\(1);
\inst1|inst|ALT_INV_v_count\(0) <= NOT \inst1|inst|v_count\(0);
\inst1|inst|ALT_INV_v_count\(7) <= NOT \inst1|inst|v_count\(7);
\inst1|inst|ALT_INV_v_count\(6) <= NOT \inst1|inst|v_count\(6);
\inst1|inst|ALT_INV_v_count\(4) <= NOT \inst1|inst|v_count\(4);
\inst1|inst|ALT_INV_v_count\(5) <= NOT \inst1|inst|v_count\(5);
\inst1|inst|ALT_INV_v_count\(9) <= NOT \inst1|inst|v_count\(9);
\inst1|inst|ALT_INV_v_count\(8) <= NOT \inst1|inst|v_count\(8);
\inst1|inst|ALT_INV_h_count\(10) <= NOT \inst1|inst|h_count\(10);
\inst1|inst6|ALT_INV_Add0~37_sumout\ <= NOT \inst1|inst6|Add0~37_sumout\;
\inst1|inst6|ALT_INV_Add0~33_sumout\ <= NOT \inst1|inst6|Add0~33_sumout\;
\inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(1) <= NOT \inst1|inst6|MEMORY|auto_generated|q_a\(1);
\inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(2) <= NOT \inst1|inst6|MEMORY|auto_generated|q_a\(2);
\inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(3) <= NOT \inst1|inst6|MEMORY|auto_generated|q_a\(3);
\inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(4) <= NOT \inst1|inst6|MEMORY|auto_generated|q_a\(4);
\inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(0) <= NOT \inst1|inst6|MEMORY|auto_generated|q_a\(0);
\inst1|inst6|ALT_INV_Add0~29_sumout\ <= NOT \inst1|inst6|Add0~29_sumout\;
\inst1|inst6|ALT_INV_Add0~25_sumout\ <= NOT \inst1|inst6|Add0~25_sumout\;
\inst1|inst6|ALT_INV_Add0~21_sumout\ <= NOT \inst1|inst6|Add0~21_sumout\;
\inst1|inst6|ALT_INV_Add0~17_sumout\ <= NOT \inst1|inst6|Add0~17_sumout\;
\inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(6) <= NOT \inst1|inst6|MEMORY|auto_generated|q_a\(6);
\inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(7) <= NOT \inst1|inst6|MEMORY|auto_generated|q_a\(7);
\inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(8) <= NOT \inst1|inst6|MEMORY|auto_generated|q_a\(8);
\inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(9) <= NOT \inst1|inst6|MEMORY|auto_generated|q_a\(9);
\inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(5) <= NOT \inst1|inst6|MEMORY|auto_generated|q_a\(5);
\inst1|inst6|ALT_INV_Add0~13_sumout\ <= NOT \inst1|inst6|Add0~13_sumout\;
\inst1|inst6|ALT_INV_Add0~9_sumout\ <= NOT \inst1|inst6|Add0~9_sumout\;
\inst1|inst6|ALT_INV_Add0~5_sumout\ <= NOT \inst1|inst6|Add0~5_sumout\;
\inst1|inst6|ALT_INV_Add0~1_sumout\ <= NOT \inst1|inst6|Add0~1_sumout\;
\inst1|inst6|ALT_INV_AC\(10) <= NOT \inst1|inst6|AC\(10);
\inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12) <= NOT \inst1|inst6|MEMORY|auto_generated|q_a\(12);
\inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(13) <= NOT \inst1|inst6|MEMORY|auto_generated|q_a\(13);
\inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(14) <= NOT \inst1|inst6|MEMORY|auto_generated|q_a\(14);
\inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15) <= NOT \inst1|inst6|MEMORY|auto_generated|q_a\(15);
\inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11) <= NOT \inst1|inst6|MEMORY|auto_generated|q_a\(11);
\inst1|inst|FGLayout|auto_generated|ALT_INV_q_b\(3) <= NOT \inst1|inst|FGLayout|auto_generated|q_b\(3);
\inst1|inst|FGLayout|auto_generated|ALT_INV_q_b\(4) <= NOT \inst1|inst|FGLayout|auto_generated|q_b\(4);
\inst1|inst|BGLayout|auto_generated|ALT_INV_q_b\(3) <= NOT \inst1|inst|BGLayout|auto_generated|q_b\(3);
\inst1|inst|BGLayout|auto_generated|ALT_INV_q_b\(4) <= NOT \inst1|inst|BGLayout|auto_generated|q_b\(4);
\inst1|inst6|ALT_INV_AC\(0) <= NOT \inst1|inst6|AC\(0);
\inst1|inst6|ALT_INV_AC\(1) <= NOT \inst1|inst6|AC\(1);
\inst1|inst6|ALT_INV_AC\(2) <= NOT \inst1|inst6|AC\(2);
\inst1|inst6|ALT_INV_AC\(3) <= NOT \inst1|inst6|AC\(3);
\inst1|inst6|ALT_INV_AC\(4) <= NOT \inst1|inst6|AC\(4);
\inst1|inst6|ALT_INV_AC\(5) <= NOT \inst1|inst6|AC\(5);
\inst1|inst6|ALT_INV_AC\(6) <= NOT \inst1|inst6|AC\(6);
\inst1|inst6|ALT_INV_AC\(7) <= NOT \inst1|inst6|AC\(7);
\inst1|inst6|ALT_INV_AC\(8) <= NOT \inst1|inst6|AC\(8);
\inst1|inst6|ALT_INV_AC\(9) <= NOT \inst1|inst6|AC\(9);
\inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \inst1|inst|BGPixels|auto_generated|ram_block1a0~portadataout\;
\inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \inst1|inst|BGPixels|auto_generated|ram_block1a5~portadataout\;
\inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \inst1|inst|BGPixels|auto_generated|ram_block1a10~portadataout\;
\inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \inst1|inst|FGPixels|auto_generated|ram_block1a0~portadataout\;
\inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \inst1|inst|FGPixels|auto_generated|ram_block1a5~portadataout\;
\inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \inst1|inst|FGPixels|auto_generated|ram_block1a10~portadataout\;
\inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \inst1|inst|FGPixels|auto_generated|ram_block1a2~portadataout\;
\inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \inst1|inst|FGPixels|auto_generated|ram_block1a7~portadataout\;
\inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \inst1|inst|FGPixels|auto_generated|ram_block1a12~portadataout\;
\inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \inst1|inst|FGPixels|auto_generated|ram_block1a1~portadataout\;
\inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \inst1|inst|FGPixels|auto_generated|ram_block1a6~portadataout\;
\inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \inst1|inst|FGPixels|auto_generated|ram_block1a11~portadataout\;
\inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \inst1|inst|FGPixels|auto_generated|ram_block1a3~portadataout\;
\inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \inst1|inst|FGPixels|auto_generated|ram_block1a8~portadataout\;
\inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \inst1|inst|FGPixels|auto_generated|ram_block1a13~portadataout\;
\inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \inst1|inst|FGPixels|auto_generated|ram_block1a4~portadataout\;
\inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \inst1|inst|FGPixels|auto_generated|ram_block1a9~portadataout\;
\inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \inst1|inst|FGPixels|auto_generated|ram_block1a14~portadataout\;
\inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \inst1|inst|BGPixels|auto_generated|ram_block1a4~portadataout\;
\inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \inst1|inst|BGPixels|auto_generated|ram_block1a9~portadataout\;
\inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \inst1|inst|BGPixels|auto_generated|ram_block1a14~portadataout\;
\inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \inst1|inst|BGPixels|auto_generated|ram_block1a3~portadataout\;
\inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \inst1|inst|BGPixels|auto_generated|ram_block1a8~portadataout\;
\inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \inst1|inst|BGPixels|auto_generated|ram_block1a13~portadataout\;
\inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \inst1|inst|BGPixels|auto_generated|ram_block1a2~portadataout\;
\inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \inst1|inst|BGPixels|auto_generated|ram_block1a7~portadataout\;
\inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \inst1|inst|BGPixels|auto_generated|ram_block1a12~portadataout\;
\inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \inst1|inst|BGPixels|auto_generated|ram_block1a1~portadataout\;
\inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \inst1|inst|BGPixels|auto_generated|ram_block1a6~portadataout\;
\inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \inst1|inst|BGPixels|auto_generated|ram_block1a11~portadataout\;
\inst1|inst6|ALT_INV_PC_STACK[5][5]~q\ <= NOT \inst1|inst6|PC_STACK[5][5]~q\;
\inst1|inst6|ALT_INV_PC_STACK[5][4]~q\ <= NOT \inst1|inst6|PC_STACK[5][4]~q\;
\inst1|inst6|ALT_INV_PC_STACK[5][3]~q\ <= NOT \inst1|inst6|PC_STACK[5][3]~q\;
\inst1|inst6|ALT_INV_PC_STACK[5][2]~q\ <= NOT \inst1|inst6|PC_STACK[5][2]~q\;
\inst1|inst6|ALT_INV_PC_STACK[5][1]~q\ <= NOT \inst1|inst6|PC_STACK[5][1]~q\;
\inst1|inst6|ALT_INV_PC_STACK[5][0]~q\ <= NOT \inst1|inst6|PC_STACK[5][0]~q\;
\inst1|inst6|ALT_INV_PC_STACK[4][10]~q\ <= NOT \inst1|inst6|PC_STACK[4][10]~q\;
\inst1|inst6|ALT_INV_PC_STACK[4][9]~q\ <= NOT \inst1|inst6|PC_STACK[4][9]~q\;
\inst1|inst6|ALT_INV_PC_STACK[4][8]~q\ <= NOT \inst1|inst6|PC_STACK[4][8]~q\;
\inst1|inst6|ALT_INV_PC_STACK[4][7]~q\ <= NOT \inst1|inst6|PC_STACK[4][7]~q\;
\inst1|inst6|ALT_INV_PC_STACK[4][6]~q\ <= NOT \inst1|inst6|PC_STACK[4][6]~q\;
\inst1|inst6|ALT_INV_PC_STACK[4][5]~q\ <= NOT \inst1|inst6|PC_STACK[4][5]~q\;
\inst1|inst6|ALT_INV_PC_STACK[4][4]~q\ <= NOT \inst1|inst6|PC_STACK[4][4]~q\;
\inst1|inst6|ALT_INV_PC_STACK[4][3]~q\ <= NOT \inst1|inst6|PC_STACK[4][3]~q\;
\inst1|inst6|ALT_INV_PC_STACK[4][2]~q\ <= NOT \inst1|inst6|PC_STACK[4][2]~q\;
\inst1|inst6|ALT_INV_PC_STACK[4][1]~q\ <= NOT \inst1|inst6|PC_STACK[4][1]~q\;
\inst1|inst6|ALT_INV_PC_STACK[4][0]~q\ <= NOT \inst1|inst6|PC_STACK[4][0]~q\;
\inst1|inst6|ALT_INV_PC_STACK[3][10]~q\ <= NOT \inst1|inst6|PC_STACK[3][10]~q\;
\inst1|inst6|ALT_INV_PC_STACK[3][9]~q\ <= NOT \inst1|inst6|PC_STACK[3][9]~q\;
\inst1|inst6|ALT_INV_PC_STACK[3][8]~q\ <= NOT \inst1|inst6|PC_STACK[3][8]~q\;
\inst1|inst6|ALT_INV_PC_STACK[3][7]~q\ <= NOT \inst1|inst6|PC_STACK[3][7]~q\;
\inst1|inst6|ALT_INV_PC_STACK[3][6]~q\ <= NOT \inst1|inst6|PC_STACK[3][6]~q\;
\inst1|inst6|ALT_INV_PC_STACK[3][5]~q\ <= NOT \inst1|inst6|PC_STACK[3][5]~q\;
\inst1|inst6|ALT_INV_PC_STACK[3][4]~q\ <= NOT \inst1|inst6|PC_STACK[3][4]~q\;
\inst1|inst6|ALT_INV_PC_STACK[3][3]~q\ <= NOT \inst1|inst6|PC_STACK[3][3]~q\;
\inst1|inst6|ALT_INV_PC_STACK[3][2]~q\ <= NOT \inst1|inst6|PC_STACK[3][2]~q\;
\inst1|inst6|ALT_INV_PC_STACK[3][1]~q\ <= NOT \inst1|inst6|PC_STACK[3][1]~q\;
\inst1|inst6|ALT_INV_PC_STACK[3][0]~q\ <= NOT \inst1|inst6|PC_STACK[3][0]~q\;
\inst1|inst6|ALT_INV_PC_STACK[2][10]~q\ <= NOT \inst1|inst6|PC_STACK[2][10]~q\;
\inst1|inst6|ALT_INV_PC_STACK[2][9]~q\ <= NOT \inst1|inst6|PC_STACK[2][9]~q\;
\inst1|inst6|ALT_INV_PC_STACK[2][8]~q\ <= NOT \inst1|inst6|PC_STACK[2][8]~q\;
\inst1|inst6|ALT_INV_PC_STACK[2][7]~q\ <= NOT \inst1|inst6|PC_STACK[2][7]~q\;
\inst1|inst6|ALT_INV_PC_STACK[2][6]~q\ <= NOT \inst1|inst6|PC_STACK[2][6]~q\;
\inst1|inst6|ALT_INV_PC_STACK[2][5]~q\ <= NOT \inst1|inst6|PC_STACK[2][5]~q\;
\inst1|inst6|ALT_INV_PC_STACK[2][4]~q\ <= NOT \inst1|inst6|PC_STACK[2][4]~q\;
\inst1|inst6|ALT_INV_PC_STACK[2][3]~q\ <= NOT \inst1|inst6|PC_STACK[2][3]~q\;
\inst1|inst6|ALT_INV_PC_STACK[2][2]~q\ <= NOT \inst1|inst6|PC_STACK[2][2]~q\;
\inst1|inst6|ALT_INV_PC_STACK[2][1]~q\ <= NOT \inst1|inst6|PC_STACK[2][1]~q\;
\inst1|inst6|ALT_INV_PC_STACK[2][0]~q\ <= NOT \inst1|inst6|PC_STACK[2][0]~q\;
\inst1|inst6|ALT_INV_PC_STACK[1][10]~q\ <= NOT \inst1|inst6|PC_STACK[1][10]~q\;
\inst1|inst6|ALT_INV_PC_STACK[1][9]~q\ <= NOT \inst1|inst6|PC_STACK[1][9]~q\;
\inst1|inst6|ALT_INV_PC_STACK[1][8]~q\ <= NOT \inst1|inst6|PC_STACK[1][8]~q\;
\inst1|inst6|ALT_INV_PC_STACK[1][7]~q\ <= NOT \inst1|inst6|PC_STACK[1][7]~q\;
\inst1|inst6|ALT_INV_PC_STACK[1][6]~q\ <= NOT \inst1|inst6|PC_STACK[1][6]~q\;
\inst1|inst6|ALT_INV_PC_STACK[1][5]~q\ <= NOT \inst1|inst6|PC_STACK[1][5]~q\;
\inst1|inst6|ALT_INV_PC_STACK[1][4]~q\ <= NOT \inst1|inst6|PC_STACK[1][4]~q\;
\inst1|inst6|ALT_INV_PC_STACK[1][3]~q\ <= NOT \inst1|inst6|PC_STACK[1][3]~q\;
\inst1|inst6|ALT_INV_PC_STACK[1][2]~q\ <= NOT \inst1|inst6|PC_STACK[1][2]~q\;
\inst1|inst6|ALT_INV_PC_STACK[1][1]~q\ <= NOT \inst1|inst6|PC_STACK[1][1]~q\;
\inst1|inst6|ALT_INV_PC_STACK[1][0]~q\ <= NOT \inst1|inst6|PC_STACK[1][0]~q\;
\inst1|inst6|ALT_INV_Add1~41_sumout\ <= NOT \inst1|inst6|Add1~41_sumout\;
\inst1|inst6|ALT_INV_PC_STACK[0][10]~q\ <= NOT \inst1|inst6|PC_STACK[0][10]~q\;
\inst1|inst6|ALT_INV_Add1~37_sumout\ <= NOT \inst1|inst6|Add1~37_sumout\;
\inst1|inst6|ALT_INV_PC_STACK[0][9]~q\ <= NOT \inst1|inst6|PC_STACK[0][9]~q\;
\inst1|inst6|ALT_INV_Add1~33_sumout\ <= NOT \inst1|inst6|Add1~33_sumout\;
\inst1|inst6|ALT_INV_PC_STACK[0][8]~q\ <= NOT \inst1|inst6|PC_STACK[0][8]~q\;
\inst1|inst6|ALT_INV_Add1~29_sumout\ <= NOT \inst1|inst6|Add1~29_sumout\;
\inst1|inst6|ALT_INV_PC_STACK[0][7]~q\ <= NOT \inst1|inst6|PC_STACK[0][7]~q\;
\inst1|inst6|ALT_INV_Add1~25_sumout\ <= NOT \inst1|inst6|Add1~25_sumout\;
\inst1|inst6|ALT_INV_PC_STACK[0][6]~q\ <= NOT \inst1|inst6|PC_STACK[0][6]~q\;
\inst1|inst6|ALT_INV_Add1~21_sumout\ <= NOT \inst1|inst6|Add1~21_sumout\;
\inst1|inst6|ALT_INV_PC_STACK[0][5]~q\ <= NOT \inst1|inst6|PC_STACK[0][5]~q\;
\inst1|inst6|ALT_INV_Add1~17_sumout\ <= NOT \inst1|inst6|Add1~17_sumout\;
\inst1|inst6|ALT_INV_PC_STACK[0][4]~q\ <= NOT \inst1|inst6|PC_STACK[0][4]~q\;
\inst1|inst6|ALT_INV_Add1~13_sumout\ <= NOT \inst1|inst6|Add1~13_sumout\;
\inst1|inst6|ALT_INV_PC_STACK[0][3]~q\ <= NOT \inst1|inst6|PC_STACK[0][3]~q\;
\inst1|inst6|ALT_INV_Add1~9_sumout\ <= NOT \inst1|inst6|Add1~9_sumout\;
\inst1|inst6|ALT_INV_PC_STACK[0][2]~q\ <= NOT \inst1|inst6|PC_STACK[0][2]~q\;
\inst1|inst6|ALT_INV_Add1~5_sumout\ <= NOT \inst1|inst6|Add1~5_sumout\;
\inst1|inst6|ALT_INV_PC_STACK[0][1]~q\ <= NOT \inst1|inst6|PC_STACK[0][1]~q\;
\inst1|inst6|ALT_INV_Add1~1_sumout\ <= NOT \inst1|inst6|Add1~1_sumout\;
\inst1|inst6|ALT_INV_PC_STACK[0][0]~q\ <= NOT \inst1|inst6|PC_STACK[0][0]~q\;
\inst1|inst|ALT_INV_h_count\(3) <= NOT \inst1|inst|h_count\(3);
\inst1|inst|ALT_INV_h_count\(4) <= NOT \inst1|inst|h_count\(4);
\inst1|inst|ALT_INV_h_count\(6) <= NOT \inst1|inst|h_count\(6);
\inst1|inst|ALT_INV_h_count\(8) <= NOT \inst1|inst|h_count\(8);
\inst1|inst|BGPixels|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \inst1|inst|BGPixels|auto_generated|address_reg_a\(0);
\inst1|inst|BGPixels|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \inst1|inst|BGPixels|auto_generated|address_reg_a\(1);
\inst1|inst|ALT_INV_vert_sync_out~q\ <= NOT \inst1|inst|vert_sync_out~q\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[53]~100_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[53]~100_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[76]~95_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[76]~95_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[77]~91_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[77]~91_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[78]~87_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[78]~87_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[79]~83_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~83_combout\;
\inst1|inst6|ALT_INV_PC_STACK[14][10]~q\ <= NOT \inst1|inst6|PC_STACK[14][10]~q\;
\inst1|inst6|ALT_INV_PC_STACK[14][9]~q\ <= NOT \inst1|inst6|PC_STACK[14][9]~q\;
\inst1|inst6|ALT_INV_PC_STACK[14][8]~q\ <= NOT \inst1|inst6|PC_STACK[14][8]~q\;
\inst1|inst6|ALT_INV_PC_STACK[14][7]~q\ <= NOT \inst1|inst6|PC_STACK[14][7]~q\;
\inst1|inst6|ALT_INV_PC_STACK[14][6]~q\ <= NOT \inst1|inst6|PC_STACK[14][6]~q\;
\inst1|inst6|ALT_INV_PC_STACK[14][5]~q\ <= NOT \inst1|inst6|PC_STACK[14][5]~q\;
\inst1|inst6|ALT_INV_PC_STACK[14][4]~q\ <= NOT \inst1|inst6|PC_STACK[14][4]~q\;
\inst1|inst6|ALT_INV_PC_STACK[14][3]~q\ <= NOT \inst1|inst6|PC_STACK[14][3]~q\;
\inst1|inst6|ALT_INV_PC_STACK[14][2]~q\ <= NOT \inst1|inst6|PC_STACK[14][2]~q\;
\inst1|inst6|ALT_INV_PC_STACK[14][1]~q\ <= NOT \inst1|inst6|PC_STACK[14][1]~q\;
\inst1|inst6|ALT_INV_PC_STACK[14][0]~q\ <= NOT \inst1|inst6|PC_STACK[14][0]~q\;
\inst1|inst6|ALT_INV_PC_STACK[13][10]~q\ <= NOT \inst1|inst6|PC_STACK[13][10]~q\;
\inst1|inst6|ALT_INV_PC_STACK[13][9]~q\ <= NOT \inst1|inst6|PC_STACK[13][9]~q\;
\inst1|inst6|ALT_INV_PC_STACK[13][8]~q\ <= NOT \inst1|inst6|PC_STACK[13][8]~q\;
\inst1|inst6|ALT_INV_PC_STACK[13][7]~q\ <= NOT \inst1|inst6|PC_STACK[13][7]~q\;
\inst1|inst6|ALT_INV_PC_STACK[13][6]~q\ <= NOT \inst1|inst6|PC_STACK[13][6]~q\;
\inst1|inst6|ALT_INV_PC_STACK[13][5]~q\ <= NOT \inst1|inst6|PC_STACK[13][5]~q\;
\inst1|inst6|ALT_INV_PC_STACK[13][4]~q\ <= NOT \inst1|inst6|PC_STACK[13][4]~q\;
\inst1|inst6|ALT_INV_PC_STACK[13][3]~q\ <= NOT \inst1|inst6|PC_STACK[13][3]~q\;
\inst1|inst6|ALT_INV_PC_STACK[13][2]~q\ <= NOT \inst1|inst6|PC_STACK[13][2]~q\;
\inst1|inst6|ALT_INV_PC_STACK[13][1]~q\ <= NOT \inst1|inst6|PC_STACK[13][1]~q\;
\inst1|inst6|ALT_INV_PC_STACK[13][0]~q\ <= NOT \inst1|inst6|PC_STACK[13][0]~q\;
\inst1|inst6|ALT_INV_PC_STACK[12][10]~q\ <= NOT \inst1|inst6|PC_STACK[12][10]~q\;
\inst1|inst6|ALT_INV_PC_STACK[12][9]~q\ <= NOT \inst1|inst6|PC_STACK[12][9]~q\;
\inst1|inst6|ALT_INV_PC_STACK[12][8]~q\ <= NOT \inst1|inst6|PC_STACK[12][8]~q\;
\inst1|inst6|ALT_INV_PC_STACK[12][7]~q\ <= NOT \inst1|inst6|PC_STACK[12][7]~q\;
\inst1|inst6|ALT_INV_PC_STACK[12][6]~q\ <= NOT \inst1|inst6|PC_STACK[12][6]~q\;
\inst1|inst6|ALT_INV_PC_STACK[12][5]~q\ <= NOT \inst1|inst6|PC_STACK[12][5]~q\;
\inst1|inst6|ALT_INV_PC_STACK[12][4]~q\ <= NOT \inst1|inst6|PC_STACK[12][4]~q\;
\inst1|inst6|ALT_INV_PC_STACK[12][3]~q\ <= NOT \inst1|inst6|PC_STACK[12][3]~q\;
\inst1|inst6|ALT_INV_PC_STACK[12][2]~q\ <= NOT \inst1|inst6|PC_STACK[12][2]~q\;
\inst1|inst6|ALT_INV_PC_STACK[12][1]~q\ <= NOT \inst1|inst6|PC_STACK[12][1]~q\;
\inst1|inst6|ALT_INV_PC_STACK[12][0]~q\ <= NOT \inst1|inst6|PC_STACK[12][0]~q\;
\inst1|inst6|ALT_INV_PC_STACK[11][10]~q\ <= NOT \inst1|inst6|PC_STACK[11][10]~q\;
\inst1|inst6|ALT_INV_PC_STACK[11][9]~q\ <= NOT \inst1|inst6|PC_STACK[11][9]~q\;
\inst1|inst6|ALT_INV_PC_STACK[11][8]~q\ <= NOT \inst1|inst6|PC_STACK[11][8]~q\;
\inst1|inst6|ALT_INV_PC_STACK[11][7]~q\ <= NOT \inst1|inst6|PC_STACK[11][7]~q\;
\inst1|inst6|ALT_INV_PC_STACK[11][6]~q\ <= NOT \inst1|inst6|PC_STACK[11][6]~q\;
\inst1|inst6|ALT_INV_PC_STACK[11][5]~q\ <= NOT \inst1|inst6|PC_STACK[11][5]~q\;
\inst1|inst6|ALT_INV_PC_STACK[11][4]~q\ <= NOT \inst1|inst6|PC_STACK[11][4]~q\;
\inst1|inst6|ALT_INV_PC_STACK[11][3]~q\ <= NOT \inst1|inst6|PC_STACK[11][3]~q\;
\inst1|inst6|ALT_INV_PC_STACK[11][2]~q\ <= NOT \inst1|inst6|PC_STACK[11][2]~q\;
\inst1|inst6|ALT_INV_PC_STACK[11][1]~q\ <= NOT \inst1|inst6|PC_STACK[11][1]~q\;
\inst1|inst6|ALT_INV_PC_STACK[11][0]~q\ <= NOT \inst1|inst6|PC_STACK[11][0]~q\;
\inst1|inst6|ALT_INV_PC_STACK[10][10]~q\ <= NOT \inst1|inst6|PC_STACK[10][10]~q\;
\inst1|inst6|ALT_INV_PC_STACK[10][9]~q\ <= NOT \inst1|inst6|PC_STACK[10][9]~q\;
\inst1|inst6|ALT_INV_PC_STACK[10][8]~q\ <= NOT \inst1|inst6|PC_STACK[10][8]~q\;
\inst1|inst6|ALT_INV_PC_STACK[10][7]~q\ <= NOT \inst1|inst6|PC_STACK[10][7]~q\;
\inst1|inst6|ALT_INV_PC_STACK[10][6]~q\ <= NOT \inst1|inst6|PC_STACK[10][6]~q\;
\inst1|inst6|ALT_INV_PC_STACK[10][5]~q\ <= NOT \inst1|inst6|PC_STACK[10][5]~q\;
\inst1|inst6|ALT_INV_PC_STACK[10][4]~q\ <= NOT \inst1|inst6|PC_STACK[10][4]~q\;
\inst1|inst6|ALT_INV_PC_STACK[10][3]~q\ <= NOT \inst1|inst6|PC_STACK[10][3]~q\;
\inst1|inst6|ALT_INV_PC_STACK[10][2]~q\ <= NOT \inst1|inst6|PC_STACK[10][2]~q\;
\inst1|inst6|ALT_INV_PC_STACK[10][1]~q\ <= NOT \inst1|inst6|PC_STACK[10][1]~q\;
\inst1|inst6|ALT_INV_PC_STACK[10][0]~q\ <= NOT \inst1|inst6|PC_STACK[10][0]~q\;
\inst1|inst6|ALT_INV_PC_STACK[9][10]~q\ <= NOT \inst1|inst6|PC_STACK[9][10]~q\;
\inst1|inst6|ALT_INV_PC_STACK[9][9]~q\ <= NOT \inst1|inst6|PC_STACK[9][9]~q\;
\inst1|inst6|ALT_INV_PC_STACK[9][8]~q\ <= NOT \inst1|inst6|PC_STACK[9][8]~q\;
\inst1|inst6|ALT_INV_PC_STACK[9][7]~q\ <= NOT \inst1|inst6|PC_STACK[9][7]~q\;
\inst1|inst6|ALT_INV_PC_STACK[9][6]~q\ <= NOT \inst1|inst6|PC_STACK[9][6]~q\;
\inst1|inst6|ALT_INV_PC_STACK[9][5]~q\ <= NOT \inst1|inst6|PC_STACK[9][5]~q\;
\inst1|inst6|ALT_INV_PC_STACK[9][4]~q\ <= NOT \inst1|inst6|PC_STACK[9][4]~q\;
\inst1|inst6|ALT_INV_PC_STACK[9][3]~q\ <= NOT \inst1|inst6|PC_STACK[9][3]~q\;
\inst1|inst6|ALT_INV_PC_STACK[9][2]~q\ <= NOT \inst1|inst6|PC_STACK[9][2]~q\;
\inst1|inst6|ALT_INV_PC_STACK[9][1]~q\ <= NOT \inst1|inst6|PC_STACK[9][1]~q\;
\inst1|inst6|ALT_INV_PC_STACK[9][0]~q\ <= NOT \inst1|inst6|PC_STACK[9][0]~q\;
\inst1|inst6|ALT_INV_PC_STACK[8][10]~q\ <= NOT \inst1|inst6|PC_STACK[8][10]~q\;
\inst1|inst6|ALT_INV_PC_STACK[8][9]~q\ <= NOT \inst1|inst6|PC_STACK[8][9]~q\;
\inst1|inst6|ALT_INV_PC_STACK[8][8]~q\ <= NOT \inst1|inst6|PC_STACK[8][8]~q\;
\inst1|inst6|ALT_INV_PC_STACK[8][7]~q\ <= NOT \inst1|inst6|PC_STACK[8][7]~q\;
\inst1|inst6|ALT_INV_PC_STACK[8][6]~q\ <= NOT \inst1|inst6|PC_STACK[8][6]~q\;
\inst1|inst6|ALT_INV_PC_STACK[8][5]~q\ <= NOT \inst1|inst6|PC_STACK[8][5]~q\;
\inst1|inst6|ALT_INV_PC_STACK[8][4]~q\ <= NOT \inst1|inst6|PC_STACK[8][4]~q\;
\inst1|inst6|ALT_INV_PC_STACK[8][3]~q\ <= NOT \inst1|inst6|PC_STACK[8][3]~q\;
\inst1|inst6|ALT_INV_PC_STACK[8][2]~q\ <= NOT \inst1|inst6|PC_STACK[8][2]~q\;
\inst1|inst6|ALT_INV_PC_STACK[8][1]~q\ <= NOT \inst1|inst6|PC_STACK[8][1]~q\;
\inst1|inst6|ALT_INV_PC_STACK[8][0]~q\ <= NOT \inst1|inst6|PC_STACK[8][0]~q\;
\inst1|inst6|ALT_INV_PC_STACK[7][10]~q\ <= NOT \inst1|inst6|PC_STACK[7][10]~q\;
\inst1|inst6|ALT_INV_PC_STACK[7][9]~q\ <= NOT \inst1|inst6|PC_STACK[7][9]~q\;
\inst1|inst6|ALT_INV_PC_STACK[7][8]~q\ <= NOT \inst1|inst6|PC_STACK[7][8]~q\;
\inst1|inst6|ALT_INV_PC_STACK[7][7]~q\ <= NOT \inst1|inst6|PC_STACK[7][7]~q\;
\inst1|inst6|ALT_INV_PC_STACK[7][6]~q\ <= NOT \inst1|inst6|PC_STACK[7][6]~q\;
\inst1|inst6|ALT_INV_PC_STACK[7][5]~q\ <= NOT \inst1|inst6|PC_STACK[7][5]~q\;
\inst1|inst6|ALT_INV_PC_STACK[7][4]~q\ <= NOT \inst1|inst6|PC_STACK[7][4]~q\;
\inst1|inst6|ALT_INV_PC_STACK[7][3]~q\ <= NOT \inst1|inst6|PC_STACK[7][3]~q\;
\inst1|inst6|ALT_INV_PC_STACK[7][2]~q\ <= NOT \inst1|inst6|PC_STACK[7][2]~q\;
\inst1|inst6|ALT_INV_PC_STACK[7][1]~q\ <= NOT \inst1|inst6|PC_STACK[7][1]~q\;
\inst1|inst6|ALT_INV_PC_STACK[7][0]~q\ <= NOT \inst1|inst6|PC_STACK[7][0]~q\;
\inst1|inst6|ALT_INV_PC_STACK[6][10]~q\ <= NOT \inst1|inst6|PC_STACK[6][10]~q\;
\inst1|inst6|ALT_INV_PC_STACK[6][9]~q\ <= NOT \inst1|inst6|PC_STACK[6][9]~q\;
\inst1|inst6|ALT_INV_PC_STACK[6][8]~q\ <= NOT \inst1|inst6|PC_STACK[6][8]~q\;
\inst1|inst6|ALT_INV_PC_STACK[6][7]~q\ <= NOT \inst1|inst6|PC_STACK[6][7]~q\;
\inst1|inst6|ALT_INV_PC_STACK[6][6]~q\ <= NOT \inst1|inst6|PC_STACK[6][6]~q\;
\inst1|inst6|ALT_INV_PC_STACK[6][5]~q\ <= NOT \inst1|inst6|PC_STACK[6][5]~q\;
\inst1|inst6|ALT_INV_PC_STACK[6][4]~q\ <= NOT \inst1|inst6|PC_STACK[6][4]~q\;
\inst1|inst6|ALT_INV_PC_STACK[6][3]~q\ <= NOT \inst1|inst6|PC_STACK[6][3]~q\;
\inst1|inst6|ALT_INV_PC_STACK[6][2]~q\ <= NOT \inst1|inst6|PC_STACK[6][2]~q\;
\inst1|inst6|ALT_INV_PC_STACK[6][1]~q\ <= NOT \inst1|inst6|PC_STACK[6][1]~q\;
\inst1|inst6|ALT_INV_PC_STACK[6][0]~q\ <= NOT \inst1|inst6|PC_STACK[6][0]~q\;
\inst1|inst6|ALT_INV_PC_STACK[5][10]~q\ <= NOT \inst1|inst6|PC_STACK[5][10]~q\;
\inst1|inst6|ALT_INV_PC_STACK[5][9]~q\ <= NOT \inst1|inst6|PC_STACK[5][9]~q\;
\inst1|inst6|ALT_INV_PC_STACK[5][8]~q\ <= NOT \inst1|inst6|PC_STACK[5][8]~q\;
\inst1|inst6|ALT_INV_PC_STACK[5][7]~q\ <= NOT \inst1|inst6|PC_STACK[5][7]~q\;
\inst1|inst6|ALT_INV_PC_STACK[5][6]~q\ <= NOT \inst1|inst6|PC_STACK[5][6]~q\;
\inst1|inst6|ALT_INV_GIE~q\ <= NOT \inst1|inst6|GIE~q\;
\inst1|inst6|ALT_INV_STATE.CU_INSTR~q\ <= NOT \inst1|inst6|STATE.CU_INSTR~q\;
\inst1|inst|ALT_INV_horiz_sync_d2~q\ <= NOT \inst1|inst|horiz_sync_d2~q\;
\inst1|inst|ALT_INV_video_on_v~q\ <= NOT \inst1|inst|video_on_v~q\;
\inst1|inst|ALT_INV_video_on_h~q\ <= NOT \inst1|inst|video_on_h~q\;
\inst1|ALT_INV_IO_DATA[0]~11_combout\ <= NOT \inst1|IO_DATA[0]~11_combout\;
\inst1|inst9|ALT_INV_B_DI\(0) <= NOT \inst1|inst9|B_DI\(0);
\inst1|ALT_INV_IO_DATA[1]~10_combout\ <= NOT \inst1|IO_DATA[1]~10_combout\;
\inst1|inst9|ALT_INV_B_DI\(1) <= NOT \inst1|inst9|B_DI\(1);
\inst1|inst14|ALT_INV_B_DI\(0) <= NOT \inst1|inst14|B_DI\(0);
\inst1|ALT_INV_IO_DATA[0]~9_combout\ <= NOT \inst1|IO_DATA[0]~9_combout\;
\inst1|inst8|ALT_INV_Equal0~0_combout\ <= NOT \inst1|inst8|Equal0~0_combout\;
\inst1|inst6|ALT_INV_IR\(1) <= NOT \inst1|inst6|IR\(1);
\inst1|inst6|ALT_INV_IR\(2) <= NOT \inst1|inst6|IR\(2);
\inst1|ALT_INV_IO_DATA[0]~8_combout\ <= NOT \inst1|IO_DATA[0]~8_combout\;
\inst1|inst6|ALT_INV_IR\(6) <= NOT \inst1|inst6|IR\(6);
\inst1|inst6|ALT_INV_IR\(7) <= NOT \inst1|inst6|IR\(7);
\inst1|inst6|ALT_INV_IR\(5) <= NOT \inst1|inst6|IR\(5);
\inst1|inst6|ALT_INV_IR\(4) <= NOT \inst1|inst6|IR\(4);
\inst1|inst6|ALT_INV_IO_CYCLE~q\ <= NOT \inst1|inst6|IO_CYCLE~q\;
\inst1|inst6|ALT_INV_IR\(3) <= NOT \inst1|inst6|IR\(3);
\inst1|inst6|ALT_INV_IR\(0) <= NOT \inst1|inst6|IR\(0);
\inst1|ALT_INV_IO_DATA[2]~7_combout\ <= NOT \inst1|IO_DATA[2]~7_combout\;
\inst1|inst9|ALT_INV_B_DI\(2) <= NOT \inst1|inst9|B_DI\(2);
\inst1|ALT_INV_IO_DATA[3]~6_combout\ <= NOT \inst1|IO_DATA[3]~6_combout\;
\inst1|inst9|ALT_INV_B_DI\(3) <= NOT \inst1|inst9|B_DI\(3);
\inst1|ALT_INV_IO_DATA[4]~5_combout\ <= NOT \inst1|IO_DATA[4]~5_combout\;
\inst1|inst9|ALT_INV_B_DI\(4) <= NOT \inst1|inst9|B_DI\(4);
\inst1|ALT_INV_IO_DATA[5]~4_combout\ <= NOT \inst1|IO_DATA[5]~4_combout\;
\inst1|inst9|ALT_INV_B_DI\(5) <= NOT \inst1|inst9|B_DI\(5);
\inst1|ALT_INV_IO_DATA[6]~3_combout\ <= NOT \inst1|IO_DATA[6]~3_combout\;
\inst1|inst9|ALT_INV_B_DI\(6) <= NOT \inst1|inst9|B_DI\(6);
\inst1|ALT_INV_IO_DATA[7]~2_combout\ <= NOT \inst1|IO_DATA[7]~2_combout\;
\inst1|inst9|ALT_INV_B_DI\(7) <= NOT \inst1|inst9|B_DI\(7);
\inst1|ALT_INV_IO_DATA[8]~1_combout\ <= NOT \inst1|IO_DATA[8]~1_combout\;
\inst1|inst14|ALT_INV_B_DI\(8) <= NOT \inst1|inst14|B_DI\(8);
\inst1|ALT_INV_inst12~0_combout\ <= NOT \inst1|inst12~0_combout\;
\inst1|ALT_INV_IO_DATA[9]~0_combout\ <= NOT \inst1|IO_DATA[9]~0_combout\;
\inst1|inst14|ALT_INV_B_DI\(9) <= NOT \inst1|inst14|B_DI\(9);
\inst1|inst6|ALT_INV_IO_WRITE_INT~q\ <= NOT \inst1|inst6|IO_WRITE_INT~q\;
\inst1|inst|ALT_INV_Mux23~0_combout\ <= NOT \inst1|inst|Mux23~0_combout\;
\inst1|inst|ALT_INV_Mux22~0_combout\ <= NOT \inst1|inst|Mux22~0_combout\;
\inst1|inst|ALT_INV_blue[2]~7_combout\ <= NOT \inst1|inst|blue[2]~7_combout\;
\inst1|inst|ALT_INV_Mux20~0_combout\ <= NOT \inst1|inst|Mux20~0_combout\;
\inst1|inst|ALT_INV_Mux19~0_combout\ <= NOT \inst1|inst|Mux19~0_combout\;
\inst1|inst|ALT_INV_blue[5]~3_combout\ <= NOT \inst1|inst|blue[5]~3_combout\;
\inst1|inst|ALT_INV_blue[6]~1_combout\ <= NOT \inst1|inst|blue[6]~1_combout\;
\inst1|inst|ALT_INV_Mux16~0_combout\ <= NOT \inst1|inst|Mux16~0_combout\;
\inst1|inst|ALT_INV_Mux35~0_combout\ <= NOT \inst1|inst|Mux35~0_combout\;
\inst1|inst|ALT_INV_Mux15~0_combout\ <= NOT \inst1|inst|Mux15~0_combout\;
\inst1|inst|ALT_INV_Mux14~0_combout\ <= NOT \inst1|inst|Mux14~0_combout\;
\inst1|inst|ALT_INV_Mux36~0_combout\ <= NOT \inst1|inst|Mux36~0_combout\;
\inst1|inst|ALT_INV_Mux12~0_combout\ <= NOT \inst1|inst|Mux12~0_combout\;
\inst1|inst|ALT_INV_Mux11~0_combout\ <= NOT \inst1|inst|Mux11~0_combout\;
\inst1|inst|ALT_INV_Mux10~0_combout\ <= NOT \inst1|inst|Mux10~0_combout\;
\inst1|inst|ALT_INV_green[6]~1_combout\ <= NOT \inst1|inst|green[6]~1_combout\;
\inst1|inst|ALT_INV_Mux9~0_combout\ <= NOT \inst1|inst|Mux9~0_combout\;
\inst1|inst|ALT_INV_Mux8~0_combout\ <= NOT \inst1|inst|Mux8~0_combout\;
\inst1|inst|ALT_INV_red[0]~7_combout\ <= NOT \inst1|inst|red[0]~7_combout\;
\inst1|inst|ALT_INV_red[1]~5_combout\ <= NOT \inst1|inst|red[1]~5_combout\;
\inst1|inst|ALT_INV_Mux5~0_combout\ <= NOT \inst1|inst|Mux5~0_combout\;
\inst1|inst|ALT_INV_Mux4~0_combout\ <= NOT \inst1|inst|Mux4~0_combout\;
\inst1|inst|ALT_INV_Mux3~0_combout\ <= NOT \inst1|inst|Mux3~0_combout\;
\inst1|inst|ALT_INV_Mux2~0_combout\ <= NOT \inst1|inst|Mux2~0_combout\;
\inst1|inst|ALT_INV_red[6]~1_combout\ <= NOT \inst1|inst|red[6]~1_combout\;
\inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\ <= NOT \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\;
\inst1|inst|ALT_INV_Equal4~0_combout\ <= NOT \inst1|inst|Equal4~0_combout\;
\inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\ <= NOT \inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\;
\inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\ <= NOT \inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\;
\inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\ <= NOT \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\;
\inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\ <= NOT \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\;
\inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\ <= NOT \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\;
\inst1|inst|FGPixels|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \inst1|inst|FGPixels|auto_generated|address_reg_a\(0);
\inst1|inst|FGPixels|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \inst1|inst|FGPixels|auto_generated|address_reg_a\(1);
\inst1|inst|ALT_INV_Mux0~0_combout\ <= NOT \inst1|inst|Mux0~0_combout\;
\inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\ <= NOT \inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\;
\inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\ <= NOT \inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\;
\inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\ <= NOT \inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\;
\inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\ <= NOT \inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[35]~60_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[35]~60_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[39]~59_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[39]~59_combout\;
\inst1|inst6|ALT_INV_Selector22~1_combout\ <= NOT \inst1|inst6|Selector22~1_combout\;
\inst1|inst6|ALT_INV_AC_SAVED\(4) <= NOT \inst1|inst6|AC_SAVED\(4);
\inst1|inst6|ALT_INV_Selector22~0_combout\ <= NOT \inst1|inst6|Selector22~0_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[68]~58_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[68]~58_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[52]~57_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~57_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[52]~56_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~56_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[60]~55_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[60]~55_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[62]~54_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~54_combout\;
\inst1|inst6|ALT_INV_Selector21~1_combout\ <= NOT \inst1|inst6|Selector21~1_combout\;
\inst1|inst6|ALT_INV_AC_SAVED\(5) <= NOT \inst1|inst6|AC_SAVED\(5);
\inst1|inst6|ALT_INV_Selector21~0_combout\ <= NOT \inst1|inst6|Selector21~0_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[69]~53_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[69]~53_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[61]~52_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[61]~52_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[41]~51_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[41]~51_combout\;
\inst1|inst6|ALT_INV_Selector20~1_combout\ <= NOT \inst1|inst6|Selector20~1_combout\;
\inst1|inst6|ALT_INV_AC_SAVED\(6) <= NOT \inst1|inst6|AC_SAVED\(6);
\inst1|inst6|ALT_INV_Selector20~0_combout\ <= NOT \inst1|inst6|Selector20~0_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[70]~50_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[70]~50_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[54]~49_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~49_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[32]~48_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~48_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[54]~47_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~47_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[54]~46_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~46_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[62]~45_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~45_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[62]~44_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~44_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[30]~43_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~43_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~42_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~42_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~41_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~41_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~40_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~40_combout\;
\inst1|inst8|ALT_INV_Equal6~combout\ <= NOT \inst1|inst8|Equal6~combout\;
\inst1|inst6|ALT_INV_Selector19~1_combout\ <= NOT \inst1|inst6|Selector19~1_combout\;
\inst1|inst6|ALT_INV_AC_SAVED\(7) <= NOT \inst1|inst6|AC_SAVED\(7);
\inst1|inst6|ALT_INV_Selector19~0_combout\ <= NOT \inst1|inst6|Selector19~0_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w\(71) <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w\(71);
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[55]~39_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~39_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[55]~38_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~38_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[43]~37_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~37_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[43]~36_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~36_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[43]~35_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~35_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[48]~34_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~34_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[55]~33_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~33_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[21]~32_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[21]~32_combout\;
\inst1|inst6|ALT_INV_Selector18~1_combout\ <= NOT \inst1|inst6|Selector18~1_combout\;
\inst1|inst6|ALT_INV_AC_SAVED\(8) <= NOT \inst1|inst6|AC_SAVED\(8);
\inst1|inst6|ALT_INV_Selector18~0_combout\ <= NOT \inst1|inst6|Selector18~0_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[72]~31_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[72]~31_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[48]~30_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~30_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[32]~29_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~29_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[18]~28_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[18]~28_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[56]~27_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[56]~27_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[36]~26_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~26_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[36]~25_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~25_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[36]~24_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~24_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[20]~23_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[44]~22_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~22_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[44]~21_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~21_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[44]~20_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~20_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[28]~19_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[28]~19_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[40]~18_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[40]~18_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[22]~17_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[22]~17_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[26]~16_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[26]~16_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[24]~15_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[24]~15_combout\;
\inst1|inst8|ALT_INV_Equal2~combout\ <= NOT \inst1|inst8|Equal2~combout\;
\inst|ALT_INV_WideOr13~combout\ <= NOT \inst|WideOr13~combout\;
\inst|ALT_INV_state.Bin~q\ <= NOT \inst|state.Bin~q\;
\inst|ALT_INV_state.Ain~q\ <= NOT \inst|state.Ain~q\;
\inst|ALT_INV_state.Start~q\ <= NOT \inst|state.Start~q\;
\inst|ALT_INV_state.BinRev~q\ <= NOT \inst|state.BinRev~q\;
\inst|ALT_INV_state.StartBrev~q\ <= NOT \inst|state.StartBrev~q\;
\inst|ALT_INV_state.AinBrev~q\ <= NOT \inst|state.AinBrev~q\;
\inst1|inst6|ALT_INV_AC[9]~7_combout\ <= NOT \inst1|inst6|AC[9]~7_combout\;
\inst1|inst6|ALT_INV_AC[9]~6_combout\ <= NOT \inst1|inst6|AC[9]~6_combout\;
\inst1|inst6|ALT_INV_AC[9]~5_combout\ <= NOT \inst1|inst6|AC[9]~5_combout\;
\inst1|inst6|ALT_INV_AC[9]~4_combout\ <= NOT \inst1|inst6|AC[9]~4_combout\;
\inst1|inst6|ALT_INV_STATE.RESET_PC~q\ <= NOT \inst1|inst6|STATE.RESET_PC~q\;
\inst1|inst6|ALT_INV_Selector17~1_combout\ <= NOT \inst1|inst6|Selector17~1_combout\;
\inst1|inst6|ALT_INV_AC[9]~3_combout\ <= NOT \inst1|inst6|AC[9]~3_combout\;
\inst1|inst6|ALT_INV_AC[9]~2_combout\ <= NOT \inst1|inst6|AC[9]~2_combout\;
\inst1|inst6|ALT_INV_AC[9]~1_combout\ <= NOT \inst1|inst6|AC[9]~1_combout\;
\inst1|inst6|ALT_INV_AC_SAVED\(9) <= NOT \inst1|inst6|AC_SAVED\(9);
\inst1|inst6|ALT_INV_Selector17~0_combout\ <= NOT \inst1|inst6|Selector17~0_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[73]~14_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[73]~14_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[73]~13_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[73]~13_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[17]~12_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[17]~12_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[19]~11_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[19]~11_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~10_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~10_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~9_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~9_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[37]~8_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~8_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[37]~7_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~7_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[37]~6_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~6_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~5_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~5_combout\;
\inst1|inst6|ALT_INV_AC\(15) <= NOT \inst1|inst6|AC\(15);
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[29]~4_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[29]~4_combout\;
\inst1|inst6|ALT_INV_AC\(14) <= NOT \inst1|inst6|AC\(14);
\inst1|inst6|ALT_INV_AC\(13) <= NOT \inst1|inst6|AC\(13);
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~3_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~3_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[23]~2_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[23]~2_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[27]~1_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[27]~1_combout\;
\inst1|inst6|ALT_INV_AC\(12) <= NOT \inst1|inst6|AC\(12);
\inst1|inst6|ALT_INV_AC\(11) <= NOT \inst1|inst6|AC\(11);
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[25]~0_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[25]~0_combout\;
\inst1|inst6|ALT_INV_AC[9]~0_combout\ <= NOT \inst1|inst6|AC[9]~0_combout\;
\inst1|inst6|ALT_INV_IO_WRITE_INT~1_combout\ <= NOT \inst1|inst6|IO_WRITE_INT~1_combout\;
\inst1|inst6|ALT_INV_IO_WRITE_INT~0_combout\ <= NOT \inst1|inst6|IO_WRITE_INT~0_combout\;
\inst1|inst6|ALT_INV_IR\(14) <= NOT \inst1|inst6|IR\(14);
\inst1|inst6|ALT_INV_IR\(13) <= NOT \inst1|inst6|IR\(13);
\inst1|inst6|ALT_INV_IR\(12) <= NOT \inst1|inst6|IR\(12);
\inst1|inst6|ALT_INV_IR\(15) <= NOT \inst1|inst6|IR\(15);
\inst1|inst6|ALT_INV_STATE.CU_DATA~q\ <= NOT \inst1|inst6|STATE.CU_DATA~q\;
\inst1|inst6|ALT_INV_IR\(11) <= NOT \inst1|inst6|IR\(11);
\inst1|inst6|ALT_INV_STATE~11_combout\ <= NOT \inst1|inst6|STATE~11_combout\;
\inst1|inst6|ALT_INV_process_0~0_combout\ <= NOT \inst1|inst6|process_0~0_combout\;
\inst1|inst6|ALT_INV_INT_REQ_SYNC\(0) <= NOT \inst1|inst6|INT_REQ_SYNC\(0);
\inst1|inst6|ALT_INV_INT_REQ_SYNC\(1) <= NOT \inst1|inst6|INT_REQ_SYNC\(1);
\inst1|inst6|ALT_INV_Selector16~1_combout\ <= NOT \inst1|inst6|Selector16~1_combout\;
\inst1|inst6|ALT_INV_AC_SAVED\(10) <= NOT \inst1|inst6|AC_SAVED\(10);
\inst1|inst6|ALT_INV_Selector16~0_combout\ <= NOT \inst1|inst6|Selector16~0_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[74]~76_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[74]~76_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[74]~75_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[74]~75_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[58]~74_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~74_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[58]~73_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~73_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[30]~72_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~72_combout\;
\inst1|inst6|ALT_INV_Selector28~0_combout\ <= NOT \inst1|inst6|Selector28~0_combout\;
\inst1|inst6|ALT_INV_GIE~0_combout\ <= NOT \inst1|inst6|GIE~0_combout\;
\inst1|inst6|ALT_INV_Selector27~0_combout\ <= NOT \inst1|inst6|Selector27~0_combout\;
\inst1|inst6|ALT_INV_IR\(10) <= NOT \inst1|inst6|IR\(10);
\inst1|inst6|ALT_INV_PC\(10) <= NOT \inst1|inst6|PC\(10);
\inst1|inst6|ALT_INV_IR\(9) <= NOT \inst1|inst6|IR\(9);
\inst1|inst6|ALT_INV_PC\(9) <= NOT \inst1|inst6|PC\(9);
\inst1|inst6|ALT_INV_IR\(8) <= NOT \inst1|inst6|IR\(8);
\inst1|inst6|ALT_INV_PC\(8) <= NOT \inst1|inst6|PC\(8);
\inst1|inst6|ALT_INV_PC\(7) <= NOT \inst1|inst6|PC\(7);
\inst1|inst6|ALT_INV_PC\(6) <= NOT \inst1|inst6|PC\(6);
\inst1|inst6|ALT_INV_PC\(5) <= NOT \inst1|inst6|PC\(5);
\inst1|inst6|ALT_INV_PC\(4) <= NOT \inst1|inst6|PC\(4);
\inst1|inst6|ALT_INV_PC\(3) <= NOT \inst1|inst6|PC\(3);
\inst1|inst6|ALT_INV_PC\(2) <= NOT \inst1|inst6|PC\(2);
\inst1|inst6|ALT_INV_PC\(1) <= NOT \inst1|inst6|PC\(1);
\inst1|inst6|ALT_INV_WideNor0~0_combout\ <= NOT \inst1|inst6|WideNor0~0_combout\;
\inst1|inst6|ALT_INV_PC\(0) <= NOT \inst1|inst6|PC\(0);
\inst1|inst6|ALT_INV_STATE.CU_STORE~q\ <= NOT \inst1|inst6|STATE.CU_STORE~q\;
\inst1|inst6|ALT_INV_MW~q\ <= NOT \inst1|inst6|MW~q\;
\inst1|ALT_INV_IO_DATA[12]~16_combout\ <= NOT \inst1|IO_DATA[12]~16_combout\;
\inst1|ALT_INV_IO_DATA[11]~15_combout\ <= NOT \inst1|IO_DATA[11]~15_combout\;
\inst1|inst14|ALT_INV_B_DI\(11) <= NOT \inst1|inst14|B_DI\(11);
\inst1|ALT_INV_IO_DATA[10]~14_combout\ <= NOT \inst1|IO_DATA[10]~14_combout\;
\inst1|inst14|ALT_INV_B_DI\(10) <= NOT \inst1|inst14|B_DI\(10);
\inst1|inst|ALT_INV_vp_count\(4) <= NOT \inst1|inst|vp_count\(4);
\inst1|inst|ALT_INV_vp_count\(3) <= NOT \inst1|inst|vp_count\(3);
\inst1|inst|ALT_INV_vp_count\(2) <= NOT \inst1|inst|vp_count\(2);
\inst1|inst|ALT_INV_vp_count\(1) <= NOT \inst1|inst|vp_count\(1);
\inst1|inst|ALT_INV_vp_count\(0) <= NOT \inst1|inst|vp_count\(0);
\inst1|inst|ALT_INV_hp_count\(4) <= NOT \inst1|inst|hp_count\(4);
\inst1|inst|ALT_INV_hp_count\(3) <= NOT \inst1|inst|hp_count\(3);
\inst1|inst|ALT_INV_hp_count\(2) <= NOT \inst1|inst|hp_count\(2);
\inst1|inst|ALT_INV_hp_count\(1) <= NOT \inst1|inst|hp_count\(1);
\inst1|inst|ALT_INV_hp_count\(0) <= NOT \inst1|inst|hp_count\(0);
\inst1|ALT_INV_IO_DATA[14]~13_combout\ <= NOT \inst1|IO_DATA[14]~13_combout\;
\inst1|inst|ALT_INV_vs_count\(4) <= NOT \inst1|inst|vs_count\(4);
\inst1|inst|ALT_INV_vs_count\(3) <= NOT \inst1|inst|vs_count\(3);
\inst1|inst|ALT_INV_vs_count\(2) <= NOT \inst1|inst|vs_count\(2);
\inst1|inst|ALT_INV_vs_count\(1) <= NOT \inst1|inst|vs_count\(1);
\inst1|inst|ALT_INV_vs_count\(0) <= NOT \inst1|inst|vs_count\(0);
\inst1|inst|ALT_INV_hs_count\(4) <= NOT \inst1|inst|hs_count\(4);
\inst1|inst|ALT_INV_hs_count\(3) <= NOT \inst1|inst|hs_count\(3);
\inst1|inst|ALT_INV_hs_count\(2) <= NOT \inst1|inst|hs_count\(2);
\inst1|inst|ALT_INV_hs_count\(1) <= NOT \inst1|inst|hs_count\(1);
\inst1|inst|ALT_INV_hs_count\(0) <= NOT \inst1|inst|hs_count\(0);
\inst1|ALT_INV_IO_DATA[13]~12_combout\ <= NOT \inst1|IO_DATA[13]~12_combout\;
\inst1|inst9|ALT_INV_B_DI\(15) <= NOT \inst1|inst9|B_DI\(15);
\inst1|inst8|ALT_INV_Equal7~0_combout\ <= NOT \inst1|inst8|Equal7~0_combout\;
\inst1|inst|ALT_INV_horiz_sync_d1~q\ <= NOT \inst1|inst|horiz_sync_d1~q\;
\inst1|inst|ALT_INV_LessThan8~1_combout\ <= NOT \inst1|inst|LessThan8~1_combout\;
\inst1|inst|ALT_INV_LessThan8~0_combout\ <= NOT \inst1|inst|LessThan8~0_combout\;
\inst1|inst6|ALT_INV_Selector26~1_combout\ <= NOT \inst1|inst6|Selector26~1_combout\;
\inst1|inst6|ALT_INV_AC_SAVED\(0) <= NOT \inst1|inst6|AC_SAVED\(0);
\inst1|inst6|ALT_INV_Selector26~0_combout\ <= NOT \inst1|inst6|Selector26~0_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[64]~71_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[64]~71_combout\;
\inst|ALT_INV_state.ArevBin~q\ <= NOT \inst|state.ArevBin~q\;
\inst|ALT_INV_state.ArevBinRev~q\ <= NOT \inst|state.ArevBinRev~q\;
\inst1|inst6|ALT_INV_Selector25~1_combout\ <= NOT \inst1|inst6|Selector25~1_combout\;
\inst1|inst6|ALT_INV_AC_SAVED\(1) <= NOT \inst1|inst6|AC_SAVED\(1);
\inst1|inst6|ALT_INV_Selector25~0_combout\ <= NOT \inst1|inst6|Selector25~0_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[65]~70_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~70_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[65]~69_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~69_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[49]~68_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[49]~68_combout\;
\inst1|inst6|ALT_INV_Selector36~0_combout\ <= NOT \inst1|inst6|Selector36~0_combout\;
\inst1|inst6|ALT_INV_STATE.CU_OUT~q\ <= NOT \inst1|inst6|STATE.CU_OUT~q\;
\inst1|inst6|ALT_INV_STATE.CU_ISTORE~q\ <= NOT \inst1|inst6|STATE.CU_ISTORE~q\;
\inst1|inst6|ALT_INV_STATE.CU_ILOAD~q\ <= NOT \inst1|inst6|STATE.CU_ILOAD~q\;
\inst1|inst6|ALT_INV_Selector24~1_combout\ <= NOT \inst1|inst6|Selector24~1_combout\;
\inst1|inst6|ALT_INV_AC_SAVED\(2) <= NOT \inst1|inst6|AC_SAVED\(2);
\inst1|inst6|ALT_INV_Selector24~0_combout\ <= NOT \inst1|inst6|Selector24~0_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[66]~67_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[66]~67_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[58]~66_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~66_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[58]~65_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~65_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[34]~64_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[34]~64_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[38]~63_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[38]~63_combout\;
\inst1|inst6|ALT_INV_Selector23~1_combout\ <= NOT \inst1|inst6|Selector23~1_combout\;
\inst1|inst6|ALT_INV_AC_SAVED\(3) <= NOT \inst1|inst6|AC_SAVED\(3);
\inst1|inst6|ALT_INV_Selector23~0_combout\ <= NOT \inst1|inst6|Selector23~0_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[67]~62_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[67]~62_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[59]~61_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[59]~61_combout\;
\inst1|inst6|ALT_INV_PC~16_combout\ <= NOT \inst1|inst6|PC~16_combout\;
\inst1|inst6|ALT_INV_PC_SAVED\(3) <= NOT \inst1|inst6|PC_SAVED\(3);
\inst1|inst6|ALT_INV_PC~14_combout\ <= NOT \inst1|inst6|PC~14_combout\;
\inst1|inst6|ALT_INV_PC_SAVED\(2) <= NOT \inst1|inst6|PC_SAVED\(2);
\inst1|inst6|ALT_INV_PC~13_combout\ <= NOT \inst1|inst6|PC~13_combout\;
\inst1|inst6|ALT_INV_PC[10]~12_combout\ <= NOT \inst1|inst6|PC[10]~12_combout\;
\inst1|inst6|ALT_INV_PC~10_combout\ <= NOT \inst1|inst6|PC~10_combout\;
\inst1|inst6|ALT_INV_PC~9_combout\ <= NOT \inst1|inst6|PC~9_combout\;
\inst1|inst6|ALT_INV_PC_SAVED\(1) <= NOT \inst1|inst6|PC_SAVED\(1);
\inst1|inst6|ALT_INV_PC~7_combout\ <= NOT \inst1|inst6|PC~7_combout\;
\inst1|inst6|ALT_INV_PC~6_combout\ <= NOT \inst1|inst6|PC~6_combout\;
\inst1|inst6|ALT_INV_PC~5_combout\ <= NOT \inst1|inst6|PC~5_combout\;
\inst1|inst6|ALT_INV_PC_SAVED\(0) <= NOT \inst1|inst6|PC_SAVED\(0);
\inst1|inst6|ALT_INV_PC[10]~4_combout\ <= NOT \inst1|inst6|PC[10]~4_combout\;
\inst1|inst6|ALT_INV_PC[10]~3_combout\ <= NOT \inst1|inst6|PC[10]~3_combout\;
\inst1|inst6|ALT_INV_PC[10]~2_combout\ <= NOT \inst1|inst6|PC[10]~2_combout\;
\inst1|inst6|ALT_INV_PC[10]~1_combout\ <= NOT \inst1|inst6|PC[10]~1_combout\;
\inst1|inst6|ALT_INV_Equal1~2_combout\ <= NOT \inst1|inst6|Equal1~2_combout\;
\inst1|inst6|ALT_INV_Equal1~1_combout\ <= NOT \inst1|inst6|Equal1~1_combout\;
\inst1|inst6|ALT_INV_Equal1~0_combout\ <= NOT \inst1|inst6|Equal1~0_combout\;
\inst1|inst6|ALT_INV_PC[10]~0_combout\ <= NOT \inst1|inst6|PC[10]~0_combout\;
\inst1|inst6|ALT_INV_Selector28~2_combout\ <= NOT \inst1|inst6|Selector28~2_combout\;
\inst1|inst6|ALT_INV_Selector29~0_combout\ <= NOT \inst1|inst6|Selector29~0_combout\;
\inst1|inst6|ALT_INV_STATE~16_combout\ <= NOT \inst1|inst6|STATE~16_combout\;
\inst|ALT_INV_WideOr14~combout\ <= NOT \inst|WideOr14~combout\;
\inst1|inst|ALT_INV_Equal3~1_combout\ <= NOT \inst1|inst|Equal3~1_combout\;
\inst1|inst|ALT_INV_Add4~0_combout\ <= NOT \inst1|inst|Add4~0_combout\;
\inst1|inst|ALT_INV_Equal3~0_combout\ <= NOT \inst1|inst|Equal3~0_combout\;
\inst1|inst|ALT_INV_vert_sync~q\ <= NOT \inst1|inst|vert_sync~q\;
\inst1|inst|ALT_INV_Equal2~0_combout\ <= NOT \inst1|inst|Equal2~0_combout\;
\inst1|inst|ALT_INV_signalGeneration~3_combout\ <= NOT \inst1|inst|signalGeneration~3_combout\;
\inst1|inst|ALT_INV_LessThan4~0_combout\ <= NOT \inst1|inst|LessThan4~0_combout\;
\inst1|inst|ALT_INV_signalGeneration~2_combout\ <= NOT \inst1|inst|signalGeneration~2_combout\;
\inst1|inst|ALT_INV_signalGeneration~1_combout\ <= NOT \inst1|inst|signalGeneration~1_combout\;
\inst1|inst|ALT_INV_Equal0~2_combout\ <= NOT \inst1|inst|Equal0~2_combout\;
\inst1|inst|ALT_INV_Equal0~1_combout\ <= NOT \inst1|inst|Equal0~1_combout\;
\inst1|inst|ALT_INV_Equal0~0_combout\ <= NOT \inst1|inst|Equal0~0_combout\;
\inst1|inst|ALT_INV_signalGeneration~0_combout\ <= NOT \inst1|inst|signalGeneration~0_combout\;
\inst1|inst6|ALT_INV_Add0~64_combout\ <= NOT \inst1|inst6|Add0~64_combout\;
\inst|ALT_INV_state.AinRevBrev~q\ <= NOT \inst|state.AinRevBrev~q\;
\inst1|inst6|ALT_INV_STATE~12_combout\ <= NOT \inst1|inst6|STATE~12_combout\;
\inst|ALT_INV_state.StartArev~q\ <= NOT \inst|state.StartArev~q\;
\inst|ALT_INV_Selector0~0_combout\ <= NOT \inst|Selector0~0_combout\;
\inst|ALT_INV_state.StartArevBrev~q\ <= NOT \inst|state.StartArevBrev~q\;
\inst|ALT_INV_Selector4~0_combout\ <= NOT \inst|Selector4~0_combout\;
\inst1|inst10|ALT_INV_BLED\(1) <= NOT \inst1|inst10|BLED\(1);
\inst|ALT_INV_Selector2~0_combout\ <= NOT \inst|Selector2~0_combout\;
\inst|ALT_INV_state.AinRev~q\ <= NOT \inst|state.AinRev~q\;
\inst1|inst17|ALT_INV_BLED\(0) <= NOT \inst1|inst17|BLED\(0);
\inst1|inst17|ALT_INV_BLED\(1) <= NOT \inst1|inst17|BLED\(1);
\inst1|inst17|ALT_INV_BLED\(2) <= NOT \inst1|inst17|BLED\(2);
\inst1|inst17|ALT_INV_BLED\(3) <= NOT \inst1|inst17|BLED\(3);
\inst1|ALT_INV_IO_DATA[15]~17_combout\ <= NOT \inst1|IO_DATA[15]~17_combout\;
\inst1|inst6|ALT_INV_Selector11~1_combout\ <= NOT \inst1|inst6|Selector11~1_combout\;
\inst1|inst6|ALT_INV_AC_SAVED\(15) <= NOT \inst1|inst6|AC_SAVED\(15);
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[79]~82_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~82_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[79]~81_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~81_combout\;
\inst1|inst6|ALT_INV_Selector11~0_combout\ <= NOT \inst1|inst6|Selector11~0_combout\;
\inst1|inst6|ALT_INV_Selector12~1_combout\ <= NOT \inst1|inst6|Selector12~1_combout\;
\inst1|inst6|ALT_INV_AC_SAVED\(14) <= NOT \inst1|inst6|AC_SAVED\(14);
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[78]~80_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[78]~80_combout\;
\inst1|inst6|ALT_INV_Selector12~0_combout\ <= NOT \inst1|inst6|Selector12~0_combout\;
\inst1|inst6|ALT_INV_Selector13~1_combout\ <= NOT \inst1|inst6|Selector13~1_combout\;
\inst1|inst6|ALT_INV_AC_SAVED\(13) <= NOT \inst1|inst6|AC_SAVED\(13);
\inst1|inst6|ALT_INV_Selector13~0_combout\ <= NOT \inst1|inst6|Selector13~0_combout\;
\inst1|inst6|ALT_INV_Selector14~1_combout\ <= NOT \inst1|inst6|Selector14~1_combout\;
\inst1|inst6|ALT_INV_AC_SAVED\(12) <= NOT \inst1|inst6|AC_SAVED\(12);
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[72]~79_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[72]~79_combout\;
\inst1|inst6|ALT_INV_Selector14~0_combout\ <= NOT \inst1|inst6|Selector14~0_combout\;
\inst1|inst6|ALT_INV_AC[11]~10_combout\ <= NOT \inst1|inst6|AC[11]~10_combout\;
\inst1|inst6|ALT_INV_AC[11]~9_combout\ <= NOT \inst1|inst6|AC[11]~9_combout\;
\inst1|inst6|ALT_INV_Selector15~3_combout\ <= NOT \inst1|inst6|Selector15~3_combout\;
\inst1|inst6|ALT_INV_Selector15~2_combout\ <= NOT \inst1|inst6|Selector15~2_combout\;
\inst1|inst6|ALT_INV_Selector15~1_combout\ <= NOT \inst1|inst6|Selector15~1_combout\;
\inst1|inst6|ALT_INV_AC_SAVED\(11) <= NOT \inst1|inst6|AC_SAVED\(11);
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[75]~78_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[75]~78_combout\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[75]~77_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[75]~77_combout\;
\inst1|inst6|ALT_INV_Selector15~0_combout\ <= NOT \inst1|inst6|Selector15~0_combout\;
\inst1|inst1|trainpll_inst|altera_pll_i|ALT_INV_locked_wire\(0) <= NOT \inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0);
\ALT_INV_KEY[3]~input_o\ <= NOT \KEY[3]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[49]~99_combout\ <= NOT \inst1|inst6|SHIFTER|auto_generated|sbit_w[49]~99_combout\;
\inst|ALT_INV_Selector11~1_combout\ <= NOT \inst|Selector11~1_combout\;
\inst|ALT_INV_Selector9~1_combout\ <= NOT \inst|Selector9~1_combout\;
\inst|ALT_INV_Selector8~1_combout\ <= NOT \inst|Selector8~1_combout\;
\inst|ALT_INV_Selector3~1_combout\ <= NOT \inst|Selector3~1_combout\;
\inst|ALT_INV_Selector1~1_combout\ <= NOT \inst|Selector1~1_combout\;
\inst|ALT_INV_Selector5~1_combout\ <= NOT \inst|Selector5~1_combout\;
\inst1|inst6|ALT_INV_PC_STACK[15][10]~q\ <= NOT \inst1|inst6|PC_STACK[15][10]~q\;
\inst1|inst6|ALT_INV_PC_STACK[15][9]~q\ <= NOT \inst1|inst6|PC_STACK[15][9]~q\;
\inst1|inst6|ALT_INV_PC_STACK[15][8]~q\ <= NOT \inst1|inst6|PC_STACK[15][8]~q\;
\inst1|inst6|ALT_INV_PC_STACK[15][7]~q\ <= NOT \inst1|inst6|PC_STACK[15][7]~q\;
\inst1|inst6|ALT_INV_PC_STACK[15][6]~q\ <= NOT \inst1|inst6|PC_STACK[15][6]~q\;
\inst1|inst6|ALT_INV_PC_STACK[15][5]~q\ <= NOT \inst1|inst6|PC_STACK[15][5]~q\;
\inst1|inst6|ALT_INV_PC_STACK[15][4]~q\ <= NOT \inst1|inst6|PC_STACK[15][4]~q\;
\inst1|inst6|ALT_INV_PC_STACK[15][3]~q\ <= NOT \inst1|inst6|PC_STACK[15][3]~q\;
\inst1|inst6|ALT_INV_PC_STACK[15][2]~q\ <= NOT \inst1|inst6|PC_STACK[15][2]~q\;
\inst1|inst6|ALT_INV_PC_STACK[15][1]~q\ <= NOT \inst1|inst6|PC_STACK[15][1]~q\;
\inst1|inst6|ALT_INV_PC_STACK[15][0]~q\ <= NOT \inst1|inst6|PC_STACK[15][0]~q\;
\inst1|inst6|ALT_INV_IIE[1]~0_combout\ <= NOT \inst1|inst6|IIE[1]~0_combout\;
\inst1|inst|ALT_INV_signalGeneration~8_combout\ <= NOT \inst1|inst|signalGeneration~8_combout\;
\inst1|inst|ALT_INV_signalGeneration~7_combout\ <= NOT \inst1|inst|signalGeneration~7_combout\;
\inst1|inst|ALT_INV_signalGeneration~5_combout\ <= NOT \inst1|inst|signalGeneration~5_combout\;
\inst|ALT_INV_Selector10~0_combout\ <= NOT \inst|Selector10~0_combout\;
\inst|ALT_INV_Selector6~1_combout\ <= NOT \inst|Selector6~1_combout\;
\inst|ALT_INV_Selector6~0_combout\ <= NOT \inst|Selector6~0_combout\;
\inst1|inst6|ALT_INV_INT_REQ[0]~1_combout\ <= NOT \inst1|inst6|INT_REQ[0]~1_combout\;
\inst1|inst6|ALT_INV_INT_ACK\(0) <= NOT \inst1|inst6|INT_ACK\(0);
\inst1|inst6|ALT_INV_IIE\(0) <= NOT \inst1|inst6|IIE\(0);
\inst1|inst6|ALT_INV_INT_REQ[1]~0_combout\ <= NOT \inst1|inst6|INT_REQ[1]~0_combout\;
\inst1|inst6|ALT_INV_INT_ACK\(1) <= NOT \inst1|inst6|INT_ACK\(1);
\inst1|inst6|ALT_INV_IIE\(1) <= NOT \inst1|inst6|IIE\(1);
\inst1|inst6|ALT_INV_PC~30_combout\ <= NOT \inst1|inst6|PC~30_combout\;
\inst1|inst6|ALT_INV_PC_SAVED\(10) <= NOT \inst1|inst6|PC_SAVED\(10);
\inst1|inst6|ALT_INV_PC~28_combout\ <= NOT \inst1|inst6|PC~28_combout\;
\inst1|inst6|ALT_INV_PC_SAVED\(9) <= NOT \inst1|inst6|PC_SAVED\(9);
\inst1|inst6|ALT_INV_PC~26_combout\ <= NOT \inst1|inst6|PC~26_combout\;
\inst1|inst6|ALT_INV_PC_SAVED\(8) <= NOT \inst1|inst6|PC_SAVED\(8);
\inst1|inst6|ALT_INV_PC~24_combout\ <= NOT \inst1|inst6|PC~24_combout\;
\inst1|inst6|ALT_INV_PC_SAVED\(7) <= NOT \inst1|inst6|PC_SAVED\(7);
\inst1|inst6|ALT_INV_PC~22_combout\ <= NOT \inst1|inst6|PC~22_combout\;
\inst1|inst6|ALT_INV_PC_SAVED\(6) <= NOT \inst1|inst6|PC_SAVED\(6);
\inst1|inst6|ALT_INV_PC~20_combout\ <= NOT \inst1|inst6|PC~20_combout\;
\inst1|inst6|ALT_INV_PC_SAVED\(5) <= NOT \inst1|inst6|PC_SAVED\(5);
\inst1|inst6|ALT_INV_PC~18_combout\ <= NOT \inst1|inst6|PC~18_combout\;
\inst1|inst6|ALT_INV_PC_SAVED\(4) <= NOT \inst1|inst6|PC_SAVED\(4);
\inst1|inst6|ALT_INV_PC[4]~DUPLICATE_q\ <= NOT \inst1|inst6|PC[4]~DUPLICATE_q\;
\inst1|inst|ALT_INV_vp_count[1]~DUPLICATE_q\ <= NOT \inst1|inst|vp_count[1]~DUPLICATE_q\;
\inst1|inst|ALT_INV_hp_count[0]~DUPLICATE_q\ <= NOT \inst1|inst|hp_count[0]~DUPLICATE_q\;
\inst1|inst|ALT_INV_vs_count[2]~DUPLICATE_q\ <= NOT \inst1|inst|vs_count[2]~DUPLICATE_q\;
\inst1|inst|ALT_INV_vs_count[0]~DUPLICATE_q\ <= NOT \inst1|inst|vs_count[0]~DUPLICATE_q\;
\inst1|inst6|ALT_INV_STATE.CU_ISTORE~DUPLICATE_q\ <= NOT \inst1|inst6|STATE.CU_ISTORE~DUPLICATE_q\;
\inst1|inst6|ALT_INV_STATE.CU_DATA~DUPLICATE_q\ <= NOT \inst1|inst6|STATE.CU_DATA~DUPLICATE_q\;
\inst1|inst|ALT_INV_h_count[3]~DUPLICATE_q\ <= NOT \inst1|inst|h_count[3]~DUPLICATE_q\;
\inst1|inst|ALT_INV_v_count[10]~DUPLICATE_q\ <= NOT \inst1|inst|v_count[10]~DUPLICATE_q\;
\inst1|inst|ALT_INV_v_count[2]~DUPLICATE_q\ <= NOT \inst1|inst|v_count[2]~DUPLICATE_q\;
\inst1|inst|ALT_INV_v_count[5]~DUPLICATE_q\ <= NOT \inst1|inst|v_count[5]~DUPLICATE_q\;

-- Location: IOOBUF_X86_Y0_N2
\lights[51]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst16|BLED\(9),
	devoe => ww_devoe,
	o => ww_lights(51));

-- Location: IOOBUF_X89_Y9_N5
\lights[50]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst16|BLED\(8),
	devoe => ww_devoe,
	o => ww_lights(50));

-- Location: IOOBUF_X74_Y0_N59
\lights[49]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst16|BLED\(7),
	devoe => ww_devoe,
	o => ww_lights(49));

-- Location: IOOBUF_X88_Y0_N54
\lights[48]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst16|BLED\(6),
	devoe => ww_devoe,
	o => ww_lights(48));

-- Location: IOOBUF_X86_Y0_N36
\lights[47]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst16|BLED\(5),
	devoe => ww_devoe,
	o => ww_lights(47));

-- Location: IOOBUF_X78_Y0_N36
\lights[46]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst16|BLED\(4),
	devoe => ww_devoe,
	o => ww_lights(46));

-- Location: IOOBUF_X88_Y0_N37
\lights[45]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst16|BLED\(3),
	devoe => ww_devoe,
	o => ww_lights(45));

-- Location: IOOBUF_X86_Y0_N19
\lights[44]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst16|BLED\(2),
	devoe => ww_devoe,
	o => ww_lights(44));

-- Location: IOOBUF_X89_Y9_N22
\lights[43]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst16|BLED\(1),
	devoe => ww_devoe,
	o => ww_lights(43));

-- Location: IOOBUF_X89_Y11_N45
\lights[42]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst16|BLED\(0),
	devoe => ww_devoe,
	o => ww_lights(42));

-- Location: IOOBUF_X88_Y0_N20
\lights[41]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(41));

-- Location: IOOBUF_X62_Y0_N2
\lights[40]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(40));

-- Location: IOOBUF_X66_Y0_N59
\lights[39]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(39));

-- Location: IOOBUF_X62_Y0_N19
\lights[38]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(38));

-- Location: IOOBUF_X70_Y0_N2
\lights[37]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(37));

-- Location: IOOBUF_X54_Y0_N2
\lights[36]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(36));

-- Location: IOOBUF_X70_Y0_N19
\lights[35]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(35));

-- Location: IOOBUF_X66_Y0_N93
\lights[34]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(34));

-- Location: IOOBUF_X74_Y0_N42
\lights[33]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(33));

-- Location: IOOBUF_X64_Y0_N36
\lights[32]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(32));

-- Location: IOOBUF_X78_Y0_N19
\lights[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(31));

-- Location: IOOBUF_X78_Y0_N2
\lights[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(30));

-- Location: IOOBUF_X66_Y0_N76
\lights[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(29));

-- Location: IOOBUF_X82_Y0_N59
\lights[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(28));

-- Location: IOOBUF_X82_Y0_N42
\lights[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(27));

-- Location: IOOBUF_X72_Y0_N19
\lights[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(26));

-- Location: IOOBUF_X76_Y0_N2
\lights[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(25));

-- Location: IOOBUF_X84_Y0_N19
\lights[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(24));

-- Location: IOOBUF_X76_Y0_N19
\lights[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(23));

-- Location: IOOBUF_X80_Y0_N19
\lights[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(22));

-- Location: IOOBUF_X84_Y0_N2
\lights[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(21));

-- Location: IOOBUF_X52_Y0_N19
\lights[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(20));

-- Location: IOOBUF_X50_Y0_N59
\lights[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(19));

-- Location: IOOBUF_X72_Y0_N2
\lights[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(18));

-- Location: IOOBUF_X68_Y0_N2
\lights[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(17));

-- Location: IOOBUF_X68_Y0_N19
\lights[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(16));

-- Location: IOOBUF_X56_Y0_N19
\lights[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(15));

-- Location: IOOBUF_X88_Y0_N3
\lights[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(14));

-- Location: IOOBUF_X60_Y0_N2
\lights[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(13));

-- Location: IOOBUF_X50_Y0_N42
\lights[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(12));

-- Location: IOOBUF_X66_Y0_N42
\lights[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(11));

-- Location: IOOBUF_X64_Y0_N19
\lights[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(10));

-- Location: IOOBUF_X52_Y0_N36
\lights[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(9));

-- Location: IOOBUF_X52_Y0_N2
\lights[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(8));

-- Location: IOOBUF_X52_Y0_N53
\lights[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(7));

-- Location: IOOBUF_X56_Y0_N53
\lights[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(6));

-- Location: IOOBUF_X58_Y0_N76
\lights[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(5));

-- Location: IOOBUF_X56_Y0_N36
\lights[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(4));

-- Location: IOOBUF_X50_Y0_N76
\lights[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(3));

-- Location: IOOBUF_X50_Y0_N93
\lights[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lights(2));

-- Location: IOOBUF_X80_Y0_N2
\lights[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(1));

-- Location: IOOBUF_X60_Y0_N19
\lights[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lights(0));

-- Location: IOOBUF_X70_Y0_N53
\vga_data[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_vga_data(28));

-- Location: IOOBUF_X68_Y0_N36
\vga_data[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_vga_data(27));

-- Location: IOOBUF_X68_Y0_N53
\vga_data[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|video_blank~q\,
	devoe => ww_devoe,
	o => ww_vga_data(26));

-- Location: IOOBUF_X58_Y0_N59
\vga_data[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|vert_sync_out~q\,
	devoe => ww_devoe,
	o => ww_vga_data(25));

-- Location: IOOBUF_X60_Y0_N53
\vga_data[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|horiz_sync_out~q\,
	devoe => ww_devoe,
	o => ww_vga_data(24));

-- Location: IOOBUF_X76_Y0_N36
\vga_data[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|red[7]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(23));

-- Location: IOOBUF_X84_Y0_N36
\vga_data[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|red[6]~10_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(22));

-- Location: IOOBUF_X86_Y0_N53
\vga_data[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|red[5]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(21));

-- Location: IOOBUF_X84_Y0_N53
\vga_data[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|red[4]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(20));

-- Location: IOOBUF_X80_Y0_N36
\vga_data[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|red[3]~4_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(19));

-- Location: IOOBUF_X80_Y0_N53
\vga_data[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|red[2]~9_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(18));

-- Location: IOOBUF_X82_Y0_N76
\vga_data[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|red[1]~6_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(17));

-- Location: IOOBUF_X82_Y0_N93
\vga_data[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|red[0]~8_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(16));

-- Location: IOOBUF_X70_Y0_N36
\vga_data[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|green[7]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(15));

-- Location: IOOBUF_X72_Y0_N36
\vga_data[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|green[6]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(14));

-- Location: IOOBUF_X64_Y0_N53
\vga_data[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|green[5]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(13));

-- Location: IOOBUF_X74_Y0_N76
\vga_data[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|green[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(12));

-- Location: IOOBUF_X72_Y0_N53
\vga_data[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|green[3]~5_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(11));

-- Location: IOOBUF_X78_Y0_N53
\vga_data[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|green[2]~8_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(10));

-- Location: IOOBUF_X74_Y0_N93
\vga_data[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|green[1]~6_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(9));

-- Location: IOOBUF_X76_Y0_N53
\vga_data[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|green[0]~7_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(8));

-- Location: IOOBUF_X54_Y0_N53
\vga_data[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|blue[7]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(7));

-- Location: IOOBUF_X54_Y0_N36
\vga_data[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|blue[6]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(6));

-- Location: IOOBUF_X58_Y0_N42
\vga_data[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|blue[5]~4_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(5));

-- Location: IOOBUF_X58_Y0_N93
\vga_data[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|blue[4]~5_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(4));

-- Location: IOOBUF_X60_Y0_N36
\vga_data[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|blue[3]~6_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(3));

-- Location: IOOBUF_X54_Y0_N19
\vga_data[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|blue[2]~8_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(2));

-- Location: IOOBUF_X62_Y0_N36
\vga_data[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|blue[1]~10_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(1));

-- Location: IOOBUF_X62_Y0_N53
\vga_data[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst|blue[0]~9_combout\,
	devoe => ww_devoe,
	o => ww_vga_data(0));

-- Location: IOIBUF_X32_Y0_N1
\clk_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_50,
	o => \clk_50~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "325.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 20,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 7,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "true",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \inst1|inst1|trainpll_inst|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \inst1|inst1|trainpll_inst|altera_pll_i|fboutclk_wire\(0),
	lock => \inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0),
	tclk => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y21_N1
\inst1|inst1|trainpll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 4,
	c_cnt_prst => 3,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 3,
	dprio0_cnt_lo_div => 2,
	dprio0_cnt_odd_div_even_duty_en => "true",
	duty_cycle => 50,
	output_clock_frequency => "65.0 mhz",
	phase_shift => "7692 ps",
  fractional_pll_index => 0,
  output_counter_index => 7)
-- pragma translate_on
PORT MAP (
	nen0 => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7\,
	tclk0 => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \inst1|inst1|trainpll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire\(1));

-- Location: CLKCTRL_G5
\inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire\(1),
	outclk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\);

-- Location: IOIBUF_X22_Y0_N35
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LABCELL_X36_Y19_N42
\inst1|inst12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst12~0_combout\ = (\inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0) & \KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst1|trainpll_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	datab => \ALT_INV_KEY[0]~input_o\,
	combout => \inst1|inst12~0_combout\);

-- Location: FF_X39_Y19_N20
\inst1|inst6|STATE.CU_STORE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector29~0_combout\,
	clrn => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|STATE.CU_STORE~q\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 3,
	dprio0_cnt_lo_div => 2,
	dprio0_cnt_odd_div_even_duty_en => "true",
	duty_cycle => 50,
	output_clock_frequency => "65.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \inst1|inst1|trainpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G3
\inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire\(0),
	outclk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: MLABCELL_X39_Y17_N0
\inst1|inst|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add3~25_sumout\ = SUM(( \inst1|inst|v_count\(0) ) + ( VCC ) + ( !VCC ))
-- \inst1|inst|Add3~26\ = CARRY(( \inst1|inst|v_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst|ALT_INV_v_count\(0),
	cin => GND,
	sumout => \inst1|inst|Add3~25_sumout\,
	cout => \inst1|inst|Add3~26\);

-- Location: LABCELL_X37_Y16_N0
\inst1|inst|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add0~17_sumout\ = SUM(( \inst1|inst|h_count\(0) ) + ( VCC ) + ( !VCC ))
-- \inst1|inst|Add0~18\ = CARRY(( \inst1|inst|h_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst|ALT_INV_h_count\(0),
	cin => GND,
	sumout => \inst1|inst|Add0~17_sumout\,
	cout => \inst1|inst|Add0~18\);

-- Location: LABCELL_X37_Y16_N24
\inst1|inst|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add0~29_sumout\ = SUM(( \inst1|inst|h_count\(8) ) + ( GND ) + ( \inst1|inst|Add0~22\ ))
-- \inst1|inst|Add0~30\ = CARRY(( \inst1|inst|h_count\(8) ) + ( GND ) + ( \inst1|inst|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|ALT_INV_h_count\(8),
	cin => \inst1|inst|Add0~22\,
	sumout => \inst1|inst|Add0~29_sumout\,
	cout => \inst1|inst|Add0~30\);

-- Location: LABCELL_X37_Y16_N27
\inst1|inst|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add0~5_sumout\ = SUM(( \inst1|inst|h_count\(9) ) + ( GND ) + ( \inst1|inst|Add0~30\ ))
-- \inst1|inst|Add0~6\ = CARRY(( \inst1|inst|h_count\(9) ) + ( GND ) + ( \inst1|inst|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_h_count\(9),
	cin => \inst1|inst|Add0~30\,
	sumout => \inst1|inst|Add0~5_sumout\,
	cout => \inst1|inst|Add0~6\);

-- Location: FF_X37_Y16_N29
\inst1|inst|h_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add0~5_sumout\,
	sclr => \inst1|inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|h_count\(9));

-- Location: LABCELL_X37_Y16_N30
\inst1|inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add0~1_sumout\ = SUM(( \inst1|inst|h_count\(10) ) + ( GND ) + ( \inst1|inst|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|ALT_INV_h_count\(10),
	cin => \inst1|inst|Add0~6\,
	sumout => \inst1|inst|Add0~1_sumout\);

-- Location: FF_X37_Y16_N32
\inst1|inst|h_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add0~1_sumout\,
	sclr => \inst1|inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|h_count\(10));

-- Location: LABCELL_X37_Y16_N45
\inst1|inst|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Equal0~0_combout\ = (!\inst1|inst|h_count\(9) & (\inst1|inst|h_count\(10) & (!\inst1|inst|h_count\(5) & !\inst1|inst|h_count\(7))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_h_count\(9),
	datab => \inst1|inst|ALT_INV_h_count\(10),
	datac => \inst1|inst|ALT_INV_h_count\(5),
	datad => \inst1|inst|ALT_INV_h_count\(7),
	combout => \inst1|inst|Equal0~0_combout\);

-- Location: LABCELL_X37_Y16_N48
\inst1|inst|signalGeneration~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|signalGeneration~0_combout\ = ( !\inst1|inst|h_count\(1) & ( !\inst1|inst|h_count\(2) & ( !\inst1|inst|h_count\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst|ALT_INV_h_count\(0),
	datae => \inst1|inst|ALT_INV_h_count\(1),
	dataf => \inst1|inst|ALT_INV_h_count\(2),
	combout => \inst1|inst|signalGeneration~0_combout\);

-- Location: LABCELL_X37_Y17_N42
\inst1|inst|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Equal0~1_combout\ = ( !\inst1|inst|h_count\(4) & ( \inst1|inst|h_count\(6) & ( (\inst1|inst|h_count\(8) & !\inst1|inst|h_count[3]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|ALT_INV_h_count\(8),
	datac => \inst1|inst|ALT_INV_h_count[3]~DUPLICATE_q\,
	datae => \inst1|inst|ALT_INV_h_count\(4),
	dataf => \inst1|inst|ALT_INV_h_count\(6),
	combout => \inst1|inst|Equal0~1_combout\);

-- Location: LABCELL_X37_Y17_N15
\inst1|inst|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Equal0~2_combout\ = ( \inst1|inst|Equal0~1_combout\ & ( (\inst1|inst|Equal0~0_combout\ & \inst1|inst|signalGeneration~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_Equal0~0_combout\,
	datac => \inst1|inst|ALT_INV_signalGeneration~0_combout\,
	dataf => \inst1|inst|ALT_INV_Equal0~1_combout\,
	combout => \inst1|inst|Equal0~2_combout\);

-- Location: FF_X37_Y16_N2
\inst1|inst|h_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add0~17_sumout\,
	sclr => \inst1|inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|h_count\(0));

-- Location: LABCELL_X37_Y16_N3
\inst1|inst|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add0~13_sumout\ = SUM(( \inst1|inst|h_count\(1) ) + ( GND ) + ( \inst1|inst|Add0~18\ ))
-- \inst1|inst|Add0~14\ = CARRY(( \inst1|inst|h_count\(1) ) + ( GND ) + ( \inst1|inst|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_h_count\(1),
	cin => \inst1|inst|Add0~18\,
	sumout => \inst1|inst|Add0~13_sumout\,
	cout => \inst1|inst|Add0~14\);

-- Location: FF_X37_Y16_N5
\inst1|inst|h_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add0~13_sumout\,
	sclr => \inst1|inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|h_count\(1));

-- Location: LABCELL_X37_Y16_N6
\inst1|inst|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add0~9_sumout\ = SUM(( \inst1|inst|h_count\(2) ) + ( GND ) + ( \inst1|inst|Add0~14\ ))
-- \inst1|inst|Add0~10\ = CARRY(( \inst1|inst|h_count\(2) ) + ( GND ) + ( \inst1|inst|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|ALT_INV_h_count\(2),
	cin => \inst1|inst|Add0~14\,
	sumout => \inst1|inst|Add0~9_sumout\,
	cout => \inst1|inst|Add0~10\);

-- Location: FF_X37_Y16_N8
\inst1|inst|h_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add0~9_sumout\,
	sclr => \inst1|inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|h_count\(2));

-- Location: LABCELL_X37_Y16_N9
\inst1|inst|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add0~41_sumout\ = SUM(( \inst1|inst|h_count[3]~DUPLICATE_q\ ) + ( GND ) + ( \inst1|inst|Add0~10\ ))
-- \inst1|inst|Add0~42\ = CARRY(( \inst1|inst|h_count[3]~DUPLICATE_q\ ) + ( GND ) + ( \inst1|inst|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst|ALT_INV_h_count[3]~DUPLICATE_q\,
	cin => \inst1|inst|Add0~10\,
	sumout => \inst1|inst|Add0~41_sumout\,
	cout => \inst1|inst|Add0~42\);

-- Location: FF_X37_Y16_N11
\inst1|inst|h_count[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add0~41_sumout\,
	sclr => \inst1|inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|h_count[3]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y16_N12
\inst1|inst|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add0~37_sumout\ = SUM(( \inst1|inst|h_count\(4) ) + ( GND ) + ( \inst1|inst|Add0~42\ ))
-- \inst1|inst|Add0~38\ = CARRY(( \inst1|inst|h_count\(4) ) + ( GND ) + ( \inst1|inst|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|ALT_INV_h_count\(4),
	cin => \inst1|inst|Add0~42\,
	sumout => \inst1|inst|Add0~37_sumout\,
	cout => \inst1|inst|Add0~38\);

-- Location: FF_X37_Y16_N14
\inst1|inst|h_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add0~37_sumout\,
	sclr => \inst1|inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|h_count\(4));

-- Location: LABCELL_X37_Y16_N15
\inst1|inst|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add0~25_sumout\ = SUM(( \inst1|inst|h_count\(5) ) + ( GND ) + ( \inst1|inst|Add0~38\ ))
-- \inst1|inst|Add0~26\ = CARRY(( \inst1|inst|h_count\(5) ) + ( GND ) + ( \inst1|inst|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst|ALT_INV_h_count\(5),
	cin => \inst1|inst|Add0~38\,
	sumout => \inst1|inst|Add0~25_sumout\,
	cout => \inst1|inst|Add0~26\);

-- Location: FF_X37_Y16_N17
\inst1|inst|h_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add0~25_sumout\,
	sclr => \inst1|inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|h_count\(5));

-- Location: LABCELL_X37_Y16_N18
\inst1|inst|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add0~33_sumout\ = SUM(( \inst1|inst|h_count\(6) ) + ( GND ) + ( \inst1|inst|Add0~26\ ))
-- \inst1|inst|Add0~34\ = CARRY(( \inst1|inst|h_count\(6) ) + ( GND ) + ( \inst1|inst|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst|ALT_INV_h_count\(6),
	cin => \inst1|inst|Add0~26\,
	sumout => \inst1|inst|Add0~33_sumout\,
	cout => \inst1|inst|Add0~34\);

-- Location: FF_X37_Y16_N19
\inst1|inst|h_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add0~33_sumout\,
	sclr => \inst1|inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|h_count\(6));

-- Location: LABCELL_X37_Y16_N21
\inst1|inst|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add0~21_sumout\ = SUM(( \inst1|inst|h_count\(7) ) + ( GND ) + ( \inst1|inst|Add0~34\ ))
-- \inst1|inst|Add0~22\ = CARRY(( \inst1|inst|h_count\(7) ) + ( GND ) + ( \inst1|inst|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_h_count\(7),
	cin => \inst1|inst|Add0~34\,
	sumout => \inst1|inst|Add0~21_sumout\,
	cout => \inst1|inst|Add0~22\);

-- Location: FF_X37_Y16_N23
\inst1|inst|h_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add0~21_sumout\,
	sclr => \inst1|inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|h_count\(7));

-- Location: FF_X37_Y16_N25
\inst1|inst|h_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add0~29_sumout\,
	sclr => \inst1|inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|h_count\(8));

-- Location: FF_X37_Y16_N10
\inst1|inst|h_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add0~41_sumout\,
	sclr => \inst1|inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|h_count\(3));

-- Location: LABCELL_X37_Y16_N39
\inst1|inst|LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|LessThan4~0_combout\ = ( !\inst1|inst|h_count\(5) & ( (!\inst1|inst|h_count\(6) & (!\inst1|inst|h_count\(7) & ((!\inst1|inst|h_count\(3)) # (!\inst1|inst|h_count\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000111000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_h_count\(3),
	datab => \inst1|inst|ALT_INV_h_count\(4),
	datac => \inst1|inst|ALT_INV_h_count\(6),
	datad => \inst1|inst|ALT_INV_h_count\(7),
	dataf => \inst1|inst|ALT_INV_h_count\(5),
	combout => \inst1|inst|LessThan4~0_combout\);

-- Location: LABCELL_X37_Y17_N12
\inst1|inst|signalGeneration~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|signalGeneration~3_combout\ = ( \inst1|inst|h_count\(10) & ( ((!\inst1|inst|LessThan4~0_combout\) # (\inst1|inst|h_count\(9))) # (\inst1|inst|h_count\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|ALT_INV_h_count\(8),
	datac => \inst1|inst|ALT_INV_LessThan4~0_combout\,
	datad => \inst1|inst|ALT_INV_h_count\(9),
	dataf => \inst1|inst|ALT_INV_h_count\(10),
	combout => \inst1|inst|signalGeneration~3_combout\);

-- Location: MLABCELL_X39_Y17_N54
\inst1|inst|signalGeneration~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|signalGeneration~1_combout\ = ( \inst1|inst|v_count[5]~DUPLICATE_q\ & ( (((\inst1|inst|v_count\(1) & \inst1|inst|v_count[2]~DUPLICATE_q\)) # (\inst1|inst|v_count\(4))) # (\inst1|inst|v_count\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_v_count\(1),
	datab => \inst1|inst|ALT_INV_v_count\(3),
	datac => \inst1|inst|ALT_INV_v_count\(4),
	datad => \inst1|inst|ALT_INV_v_count[2]~DUPLICATE_q\,
	dataf => \inst1|inst|ALT_INV_v_count[5]~DUPLICATE_q\,
	combout => \inst1|inst|signalGeneration~1_combout\);

-- Location: MLABCELL_X39_Y17_N24
\inst1|inst|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add3~1_sumout\ = SUM(( \inst1|inst|v_count\(8) ) + ( GND ) + ( \inst1|inst|Add3~22\ ))
-- \inst1|inst|Add3~2\ = CARRY(( \inst1|inst|v_count\(8) ) + ( GND ) + ( \inst1|inst|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst|ALT_INV_v_count\(8),
	cin => \inst1|inst|Add3~22\,
	sumout => \inst1|inst|Add3~1_sumout\,
	cout => \inst1|inst|Add3~2\);

-- Location: MLABCELL_X39_Y17_N27
\inst1|inst|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add3~5_sumout\ = SUM(( \inst1|inst|v_count\(9) ) + ( GND ) + ( \inst1|inst|Add3~2\ ))
-- \inst1|inst|Add3~6\ = CARRY(( \inst1|inst|v_count\(9) ) + ( GND ) + ( \inst1|inst|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst|ALT_INV_v_count\(9),
	cin => \inst1|inst|Add3~2\,
	sumout => \inst1|inst|Add3~5_sumout\,
	cout => \inst1|inst|Add3~6\);

-- Location: LABCELL_X37_Y17_N6
\inst1|inst|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Equal2~0_combout\ = ( !\inst1|inst|h_count\(8) & ( \inst1|inst|Equal0~0_combout\ & ( (\inst1|inst|h_count\(4) & (!\inst1|inst|h_count\(6) & (\inst1|inst|h_count[3]~DUPLICATE_q\ & \inst1|inst|signalGeneration~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_h_count\(4),
	datab => \inst1|inst|ALT_INV_h_count\(6),
	datac => \inst1|inst|ALT_INV_h_count[3]~DUPLICATE_q\,
	datad => \inst1|inst|ALT_INV_signalGeneration~0_combout\,
	datae => \inst1|inst|ALT_INV_h_count\(8),
	dataf => \inst1|inst|ALT_INV_Equal0~0_combout\,
	combout => \inst1|inst|Equal2~0_combout\);

-- Location: LABCELL_X40_Y19_N48
\inst1|inst|v_count[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|v_count[6]~0_combout\ = ( \inst1|inst|Equal2~0_combout\ ) # ( !\inst1|inst|Equal2~0_combout\ & ( (\inst1|inst|signalGeneration~3_combout\ & !\inst1|inst|signalGeneration~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_signalGeneration~3_combout\,
	datab => \inst1|inst|ALT_INV_signalGeneration~2_combout\,
	dataf => \inst1|inst|ALT_INV_Equal2~0_combout\,
	combout => \inst1|inst|v_count[6]~0_combout\);

-- Location: FF_X39_Y17_N29
\inst1|inst|v_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add3~5_sumout\,
	sclr => \inst1|inst|signalGeneration~4_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|v_count\(9));

-- Location: MLABCELL_X39_Y17_N30
\inst1|inst|Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add3~41_sumout\ = SUM(( \inst1|inst|v_count[10]~DUPLICATE_q\ ) + ( GND ) + ( \inst1|inst|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|ALT_INV_v_count[10]~DUPLICATE_q\,
	cin => \inst1|inst|Add3~6\,
	sumout => \inst1|inst|Add3~41_sumout\);

-- Location: FF_X39_Y17_N32
\inst1|inst|v_count[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add3~41_sumout\,
	sclr => \inst1|inst|signalGeneration~4_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|v_count[10]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y17_N48
\inst1|inst|signalGeneration~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|signalGeneration~2_combout\ = ( \inst1|inst|v_count\(7) & ( \inst1|inst|v_count\(8) & ( (!\inst1|inst|v_count\(9) & !\inst1|inst|v_count[10]~DUPLICATE_q\) ) ) ) # ( !\inst1|inst|v_count\(7) & ( \inst1|inst|v_count\(8) & ( 
-- (!\inst1|inst|v_count[10]~DUPLICATE_q\ & ((!\inst1|inst|v_count\(9)) # ((!\inst1|inst|signalGeneration~1_combout\ & !\inst1|inst|v_count\(6))))) ) ) ) # ( \inst1|inst|v_count\(7) & ( !\inst1|inst|v_count\(8) & ( !\inst1|inst|v_count[10]~DUPLICATE_q\ ) ) ) 
-- # ( !\inst1|inst|v_count\(7) & ( !\inst1|inst|v_count\(8) & ( !\inst1|inst|v_count[10]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011101100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_signalGeneration~1_combout\,
	datab => \inst1|inst|ALT_INV_v_count\(9),
	datac => \inst1|inst|ALT_INV_v_count\(6),
	datad => \inst1|inst|ALT_INV_v_count[10]~DUPLICATE_q\,
	datae => \inst1|inst|ALT_INV_v_count\(7),
	dataf => \inst1|inst|ALT_INV_v_count\(8),
	combout => \inst1|inst|signalGeneration~2_combout\);

-- Location: LABCELL_X40_Y19_N39
\inst1|inst|signalGeneration~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|signalGeneration~4_combout\ = (\inst1|inst|signalGeneration~3_combout\ & !\inst1|inst|signalGeneration~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|ALT_INV_signalGeneration~3_combout\,
	datac => \inst1|inst|ALT_INV_signalGeneration~2_combout\,
	combout => \inst1|inst|signalGeneration~4_combout\);

-- Location: FF_X39_Y17_N2
\inst1|inst|v_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add3~25_sumout\,
	sclr => \inst1|inst|signalGeneration~4_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|v_count\(0));

-- Location: MLABCELL_X39_Y17_N3
\inst1|inst|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add3~29_sumout\ = SUM(( \inst1|inst|v_count\(1) ) + ( GND ) + ( \inst1|inst|Add3~26\ ))
-- \inst1|inst|Add3~30\ = CARRY(( \inst1|inst|v_count\(1) ) + ( GND ) + ( \inst1|inst|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_v_count\(1),
	cin => \inst1|inst|Add3~26\,
	sumout => \inst1|inst|Add3~29_sumout\,
	cout => \inst1|inst|Add3~30\);

-- Location: FF_X39_Y17_N5
\inst1|inst|v_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add3~29_sumout\,
	sclr => \inst1|inst|signalGeneration~4_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|v_count\(1));

-- Location: MLABCELL_X39_Y17_N6
\inst1|inst|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add3~37_sumout\ = SUM(( \inst1|inst|v_count[2]~DUPLICATE_q\ ) + ( GND ) + ( \inst1|inst|Add3~30\ ))
-- \inst1|inst|Add3~38\ = CARRY(( \inst1|inst|v_count[2]~DUPLICATE_q\ ) + ( GND ) + ( \inst1|inst|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst|ALT_INV_v_count[2]~DUPLICATE_q\,
	cin => \inst1|inst|Add3~30\,
	sumout => \inst1|inst|Add3~37_sumout\,
	cout => \inst1|inst|Add3~38\);

-- Location: FF_X39_Y17_N7
\inst1|inst|v_count[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add3~37_sumout\,
	sclr => \inst1|inst|signalGeneration~4_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|v_count[2]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y17_N9
\inst1|inst|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add3~33_sumout\ = SUM(( \inst1|inst|v_count\(3) ) + ( GND ) + ( \inst1|inst|Add3~38\ ))
-- \inst1|inst|Add3~34\ = CARRY(( \inst1|inst|v_count\(3) ) + ( GND ) + ( \inst1|inst|Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst|ALT_INV_v_count\(3),
	cin => \inst1|inst|Add3~38\,
	sumout => \inst1|inst|Add3~33_sumout\,
	cout => \inst1|inst|Add3~34\);

-- Location: FF_X39_Y17_N11
\inst1|inst|v_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add3~33_sumout\,
	sclr => \inst1|inst|signalGeneration~4_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|v_count\(3));

-- Location: MLABCELL_X39_Y17_N12
\inst1|inst|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add3~13_sumout\ = SUM(( \inst1|inst|v_count\(4) ) + ( GND ) + ( \inst1|inst|Add3~34\ ))
-- \inst1|inst|Add3~14\ = CARRY(( \inst1|inst|v_count\(4) ) + ( GND ) + ( \inst1|inst|Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|ALT_INV_v_count\(4),
	cin => \inst1|inst|Add3~34\,
	sumout => \inst1|inst|Add3~13_sumout\,
	cout => \inst1|inst|Add3~14\);

-- Location: FF_X39_Y17_N14
\inst1|inst|v_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add3~13_sumout\,
	sclr => \inst1|inst|signalGeneration~4_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|v_count\(4));

-- Location: MLABCELL_X39_Y17_N15
\inst1|inst|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add3~9_sumout\ = SUM(( \inst1|inst|v_count[5]~DUPLICATE_q\ ) + ( GND ) + ( \inst1|inst|Add3~14\ ))
-- \inst1|inst|Add3~10\ = CARRY(( \inst1|inst|v_count[5]~DUPLICATE_q\ ) + ( GND ) + ( \inst1|inst|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst|ALT_INV_v_count[5]~DUPLICATE_q\,
	cin => \inst1|inst|Add3~14\,
	sumout => \inst1|inst|Add3~9_sumout\,
	cout => \inst1|inst|Add3~10\);

-- Location: FF_X39_Y17_N17
\inst1|inst|v_count[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add3~9_sumout\,
	sclr => \inst1|inst|signalGeneration~4_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|v_count[5]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y17_N18
\inst1|inst|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add3~17_sumout\ = SUM(( \inst1|inst|v_count\(6) ) + ( GND ) + ( \inst1|inst|Add3~10\ ))
-- \inst1|inst|Add3~18\ = CARRY(( \inst1|inst|v_count\(6) ) + ( GND ) + ( \inst1|inst|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst|ALT_INV_v_count\(6),
	cin => \inst1|inst|Add3~10\,
	sumout => \inst1|inst|Add3~17_sumout\,
	cout => \inst1|inst|Add3~18\);

-- Location: FF_X39_Y17_N20
\inst1|inst|v_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add3~17_sumout\,
	sclr => \inst1|inst|signalGeneration~4_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|v_count\(6));

-- Location: MLABCELL_X39_Y17_N21
\inst1|inst|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add3~21_sumout\ = SUM(( \inst1|inst|v_count\(7) ) + ( GND ) + ( \inst1|inst|Add3~18\ ))
-- \inst1|inst|Add3~22\ = CARRY(( \inst1|inst|v_count\(7) ) + ( GND ) + ( \inst1|inst|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_v_count\(7),
	cin => \inst1|inst|Add3~18\,
	sumout => \inst1|inst|Add3~21_sumout\,
	cout => \inst1|inst|Add3~22\);

-- Location: FF_X39_Y17_N23
\inst1|inst|v_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add3~21_sumout\,
	sclr => \inst1|inst|signalGeneration~4_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|v_count\(7));

-- Location: FF_X39_Y17_N26
\inst1|inst|v_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add3~1_sumout\,
	sclr => \inst1|inst|signalGeneration~4_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|v_count\(8));

-- Location: FF_X39_Y17_N31
\inst1|inst|v_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add3~41_sumout\,
	sclr => \inst1|inst|signalGeneration~4_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|v_count\(10));

-- Location: LABCELL_X37_Y19_N36
\inst1|inst|signalGeneration~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|signalGeneration~10_combout\ = ( \inst1|inst|h_count\(10) & ( (!\inst1|inst|v_count\(10) & ((!\inst1|inst|v_count\(8)) # (!\inst1|inst|v_count\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010001100100000000000000000001100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_v_count\(8),
	datab => \inst1|inst|ALT_INV_v_count\(10),
	datac => \inst1|inst|ALT_INV_v_count\(9),
	datae => \inst1|inst|ALT_INV_h_count\(10),
	combout => \inst1|inst|signalGeneration~10_combout\);

-- Location: FF_X37_Y19_N38
\inst1|inst|row_end\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|signalGeneration~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|row_end~q\);

-- Location: LABCELL_X36_Y19_N18
\inst1|inst6|INT_REQ[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|INT_REQ[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \inst1|inst6|INT_REQ[0]~feeder_combout\);

-- Location: MLABCELL_X39_Y21_N12
\inst1|inst6|STATE.RESET_PC~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|STATE.RESET_PC~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \inst1|inst6|STATE.RESET_PC~feeder_combout\);

-- Location: FF_X39_Y21_N14
\inst1|inst6|STATE.RESET_PC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|STATE.RESET_PC~feeder_combout\,
	clrn => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|STATE.RESET_PC~q\);

-- Location: FF_X39_Y17_N16
\inst1|inst|v_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add3~9_sumout\,
	sclr => \inst1|inst|signalGeneration~4_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|v_count\(5));

-- Location: LABCELL_X37_Y17_N33
\inst1|inst|LessThan8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|LessThan8~0_combout\ = ( !\inst1|inst|v_count\(7) & ( (!\inst1|inst|v_count\(5) & (!\inst1|inst|v_count\(6) & !\inst1|inst|v_count\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000000000000000000010001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_v_count\(5),
	datab => \inst1|inst|ALT_INV_v_count\(6),
	datad => \inst1|inst|ALT_INV_v_count\(4),
	datae => \inst1|inst|ALT_INV_v_count\(7),
	combout => \inst1|inst|LessThan8~0_combout\);

-- Location: MLABCELL_X39_Y17_N39
\inst1|inst|signalGeneration~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|signalGeneration~5_combout\ = ( \inst1|inst|v_count\(9) & ( (\inst1|inst|v_count\(8) & !\inst1|inst|v_count[10]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_v_count\(8),
	datab => \inst1|inst|ALT_INV_v_count[10]~DUPLICATE_q\,
	dataf => \inst1|inst|ALT_INV_v_count\(9),
	combout => \inst1|inst|signalGeneration~5_combout\);

-- Location: MLABCELL_X39_Y17_N42
\inst1|inst|signalGeneration~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|signalGeneration~6_combout\ = ( \inst1|inst|v_count[2]~DUPLICATE_q\ & ( \inst1|inst|signalGeneration~5_combout\ & ( (!\inst1|inst|LessThan8~0_combout\) # (\inst1|inst|v_count\(3)) ) ) ) # ( !\inst1|inst|v_count[2]~DUPLICATE_q\ & ( 
-- \inst1|inst|signalGeneration~5_combout\ & ( (!\inst1|inst|LessThan8~0_combout\) # ((!\inst1|inst|v_count\(1) & ((!\inst1|inst|v_count\(3)))) # (\inst1|inst|v_count\(1) & ((!\inst1|inst|v_count\(0)) # (\inst1|inst|v_count\(3))))) ) ) ) # ( 
-- \inst1|inst|v_count[2]~DUPLICATE_q\ & ( !\inst1|inst|signalGeneration~5_combout\ ) ) # ( !\inst1|inst|v_count[2]~DUPLICATE_q\ & ( !\inst1|inst|signalGeneration~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111110110011111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_v_count\(0),
	datab => \inst1|inst|ALT_INV_LessThan8~0_combout\,
	datac => \inst1|inst|ALT_INV_v_count\(1),
	datad => \inst1|inst|ALT_INV_v_count\(3),
	datae => \inst1|inst|ALT_INV_v_count[2]~DUPLICATE_q\,
	dataf => \inst1|inst|ALT_INV_signalGeneration~5_combout\,
	combout => \inst1|inst|signalGeneration~6_combout\);

-- Location: FF_X39_Y17_N44
\inst1|inst|vert_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|signalGeneration~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vert_sync~q\);

-- Location: MLABCELL_X34_Y19_N24
\inst1|inst|vert_sync_d1~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|vert_sync_d1~feeder_combout\ = ( \inst1|inst|vert_sync~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|inst|ALT_INV_vert_sync~q\,
	combout => \inst1|inst|vert_sync_d1~feeder_combout\);

-- Location: FF_X34_Y19_N26
\inst1|inst|vert_sync_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|vert_sync_d1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vert_sync_d1~q\);

-- Location: FF_X34_Y19_N53
\inst1|inst|vert_sync_d2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst1|inst|vert_sync_d1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vert_sync_d2~q\);

-- Location: FF_X34_Y19_N44
\inst1|inst|vert_sync_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst1|inst|vert_sync_d2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vert_sync_out~q\);

-- Location: LABCELL_X35_Y19_N54
\inst1|inst6|INT_REQ[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|INT_REQ[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \inst1|inst6|INT_REQ[1]~feeder_combout\);

-- Location: LABCELL_X36_Y19_N54
\inst1|inst6|INT_ACK[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|INT_ACK[1]~0_combout\ = ( \inst1|inst6|INT_ACK\(1) & ( \inst1|inst6|STATE.CU_INSTR~q\ & ( (!\inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0)) # ((!\KEY[0]~input_o\) # ((\inst1|inst6|process_0~0_combout\ & 
-- !\inst1|inst6|INT_REQ_SYNC\(0)))) ) ) ) # ( !\inst1|inst6|INT_ACK\(1) & ( \inst1|inst6|STATE.CU_INSTR~q\ & ( (\inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0) & (\KEY[0]~input_o\ & (\inst1|inst6|process_0~0_combout\ & 
-- !\inst1|inst6|INT_REQ_SYNC\(0)))) ) ) ) # ( \inst1|inst6|INT_ACK\(1) & ( !\inst1|inst6|STATE.CU_INSTR~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000001000000001110111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst1|trainpll_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \inst1|inst6|ALT_INV_process_0~0_combout\,
	datad => \inst1|inst6|ALT_INV_INT_REQ_SYNC\(0),
	datae => \inst1|inst6|ALT_INV_INT_ACK\(1),
	dataf => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	combout => \inst1|inst6|INT_ACK[1]~0_combout\);

-- Location: FF_X36_Y19_N56
\inst1|inst6|INT_ACK[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|INT_ACK[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|INT_ACK\(1));

-- Location: FF_X46_Y22_N32
\inst1|inst6|PC_STACK[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC_STACK[14][4]~q\,
	sload => VCC,
	ena => \inst1|inst6|PC_STACK[15][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[15][4]~q\);

-- Location: LABCELL_X46_Y22_N42
\inst1|inst6|PC_STACK[14][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[14][4]~feeder_combout\ = \inst1|inst6|PC_STACK[15][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[15][4]~q\,
	combout => \inst1|inst6|PC_STACK[14][4]~feeder_combout\);

-- Location: LABCELL_X36_Y19_N33
\inst1|inst6|PC_STACK[15][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[15][0]~0_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(15) & ( (\inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0) & (\KEY[0]~input_o\ & (\inst1|inst6|STATE~16_combout\ & !\inst1|inst6|MEMORY|auto_generated|q_a\(12)))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst1|trainpll_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \inst1|inst6|ALT_INV_STATE~16_combout\,
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	combout => \inst1|inst6|PC_STACK[15][0]~0_combout\);

-- Location: FF_X46_Y22_N44
\inst1|inst6|PC_STACK[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[14][4]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[13][4]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[14][4]~q\);

-- Location: MLABCELL_X47_Y20_N45
\inst1|inst6|PC_STACK[13][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[13][4]~feeder_combout\ = ( \inst1|inst6|PC_STACK[14][4]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|inst6|ALT_INV_PC_STACK[14][4]~q\,
	combout => \inst1|inst6|PC_STACK[13][4]~feeder_combout\);

-- Location: FF_X47_Y20_N47
\inst1|inst6|PC_STACK[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[13][4]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[12][4]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[13][4]~q\);

-- Location: MLABCELL_X47_Y20_N12
\inst1|inst6|PC_STACK[12][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[12][4]~feeder_combout\ = \inst1|inst6|PC_STACK[13][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[13][4]~q\,
	combout => \inst1|inst6|PC_STACK[12][4]~feeder_combout\);

-- Location: FF_X47_Y20_N14
\inst1|inst6|PC_STACK[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[12][4]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[11][4]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[12][4]~q\);

-- Location: MLABCELL_X47_Y20_N15
\inst1|inst6|PC_STACK[11][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[11][4]~feeder_combout\ = \inst1|inst6|PC_STACK[12][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[12][4]~q\,
	combout => \inst1|inst6|PC_STACK[11][4]~feeder_combout\);

-- Location: FF_X47_Y20_N17
\inst1|inst6|PC_STACK[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[11][4]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[10][4]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[11][4]~q\);

-- Location: MLABCELL_X47_Y20_N6
\inst1|inst6|PC_STACK[10][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[10][4]~feeder_combout\ = \inst1|inst6|PC_STACK[11][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[11][4]~q\,
	combout => \inst1|inst6|PC_STACK[10][4]~feeder_combout\);

-- Location: FF_X47_Y20_N8
\inst1|inst6|PC_STACK[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[10][4]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[9][4]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[10][4]~q\);

-- Location: MLABCELL_X47_Y20_N9
\inst1|inst6|PC_STACK[9][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[9][4]~feeder_combout\ = \inst1|inst6|PC_STACK[10][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[10][4]~q\,
	combout => \inst1|inst6|PC_STACK[9][4]~feeder_combout\);

-- Location: FF_X47_Y20_N11
\inst1|inst6|PC_STACK[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[9][4]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[8][4]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[9][4]~q\);

-- Location: MLABCELL_X47_Y20_N0
\inst1|inst6|PC_STACK[8][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[8][4]~feeder_combout\ = \inst1|inst6|PC_STACK[9][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[9][4]~q\,
	combout => \inst1|inst6|PC_STACK[8][4]~feeder_combout\);

-- Location: FF_X47_Y20_N2
\inst1|inst6|PC_STACK[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[8][4]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[7][4]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[8][4]~q\);

-- Location: MLABCELL_X47_Y20_N3
\inst1|inst6|PC_STACK[7][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[7][4]~feeder_combout\ = \inst1|inst6|PC_STACK[8][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[8][4]~q\,
	combout => \inst1|inst6|PC_STACK[7][4]~feeder_combout\);

-- Location: FF_X47_Y20_N5
\inst1|inst6|PC_STACK[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[7][4]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[6][4]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[7][4]~q\);

-- Location: MLABCELL_X47_Y20_N54
\inst1|inst6|PC_STACK[6][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[6][4]~feeder_combout\ = \inst1|inst6|PC_STACK[7][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[7][4]~q\,
	combout => \inst1|inst6|PC_STACK[6][4]~feeder_combout\);

-- Location: FF_X47_Y20_N56
\inst1|inst6|PC_STACK[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[6][4]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[5][4]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[6][4]~q\);

-- Location: MLABCELL_X47_Y20_N57
\inst1|inst6|PC_STACK[5][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[5][4]~feeder_combout\ = \inst1|inst6|PC_STACK[6][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[6][4]~q\,
	combout => \inst1|inst6|PC_STACK[5][4]~feeder_combout\);

-- Location: FF_X47_Y20_N59
\inst1|inst6|PC_STACK[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[5][4]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[4][4]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[5][4]~q\);

-- Location: MLABCELL_X47_Y20_N48
\inst1|inst6|PC_STACK[4][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[4][4]~feeder_combout\ = \inst1|inst6|PC_STACK[5][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[5][4]~q\,
	combout => \inst1|inst6|PC_STACK[4][4]~feeder_combout\);

-- Location: FF_X47_Y20_N50
\inst1|inst6|PC_STACK[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[4][4]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[3][4]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[4][4]~q\);

-- Location: MLABCELL_X47_Y20_N51
\inst1|inst6|PC_STACK[3][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[3][4]~feeder_combout\ = \inst1|inst6|PC_STACK[4][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[4][4]~q\,
	combout => \inst1|inst6|PC_STACK[3][4]~feeder_combout\);

-- Location: FF_X47_Y20_N53
\inst1|inst6|PC_STACK[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[3][4]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[2][4]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[3][4]~q\);

-- Location: MLABCELL_X47_Y20_N18
\inst1|inst6|PC_STACK[2][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[2][4]~feeder_combout\ = \inst1|inst6|PC_STACK[3][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[3][4]~q\,
	combout => \inst1|inst6|PC_STACK[2][4]~feeder_combout\);

-- Location: FF_X47_Y20_N20
\inst1|inst6|PC_STACK[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[2][4]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[1][4]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[2][4]~q\);

-- Location: MLABCELL_X47_Y20_N21
\inst1|inst6|PC_STACK[1][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[1][4]~feeder_combout\ = \inst1|inst6|PC_STACK[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[2][4]~q\,
	combout => \inst1|inst6|PC_STACK[1][4]~feeder_combout\);

-- Location: FF_X47_Y20_N23
\inst1|inst6|PC_STACK[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[1][4]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[0][4]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[1][4]~q\);

-- Location: MLABCELL_X47_Y20_N33
\inst1|inst6|PC_STACK[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[0][4]~feeder_combout\ = \inst1|inst6|PC_STACK[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[1][4]~q\,
	combout => \inst1|inst6|PC_STACK[0][4]~feeder_combout\);

-- Location: LABCELL_X37_Y19_N18
\inst1|inst6|STATE~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|STATE~14_combout\ = ( \inst1|inst6|STATE~12_combout\ & ( \inst1|inst6|MEMORY|auto_generated|q_a\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	datae => \inst1|inst6|ALT_INV_STATE~12_combout\,
	combout => \inst1|inst6|STATE~14_combout\);

-- Location: FF_X37_Y19_N20
\inst1|inst6|STATE.CU_ISTORE~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|STATE~14_combout\,
	clrn => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|STATE.CU_ISTORE~DUPLICATE_q\);

-- Location: LABCELL_X36_Y19_N9
\inst1|inst6|Selector32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector32~0_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(13) & ( ((!\inst1|inst6|STATE.CU_ILOAD~q\ & (!\inst1|inst6|STATE.CU_ISTORE~DUPLICATE_q\ & \inst1|inst6|IR\(13)))) # (\inst1|inst6|STATE.CU_INSTR~q\) ) ) # ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(13) & ( (!\inst1|inst6|STATE.CU_ILOAD~q\ & (!\inst1|inst6|STATE.CU_INSTR~q\ & (!\inst1|inst6|STATE.CU_ISTORE~DUPLICATE_q\ & \inst1|inst6|IR\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000110011101100110011001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_ILOAD~q\,
	datab => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datac => \inst1|inst6|ALT_INV_STATE.CU_ISTORE~DUPLICATE_q\,
	datad => \inst1|inst6|ALT_INV_IR\(13),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(13),
	combout => \inst1|inst6|Selector32~0_combout\);

-- Location: FF_X36_Y19_N11
\inst1|inst6|IR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector32~0_combout\,
	ena => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IR\(13));

-- Location: MLABCELL_X39_Y19_N36
\inst1|inst6|Selector33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector33~0_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(12) & ( (!\inst1|inst6|STATE.CU_ILOAD~q\) # (\inst1|inst6|STATE.CU_ISTORE~DUPLICATE_q\) ) ) # ( !\inst1|inst6|MEMORY|auto_generated|q_a\(12) & ( 
-- \inst1|inst6|STATE.CU_ISTORE~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_STATE.CU_ILOAD~q\,
	datad => \inst1|inst6|ALT_INV_STATE.CU_ISTORE~DUPLICATE_q\,
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	combout => \inst1|inst6|Selector33~0_combout\);

-- Location: LABCELL_X36_Y19_N27
\inst1|inst6|IR[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|IR[7]~0_combout\ = ( \inst1|inst6|STATE.CU_INSTR~q\ & ( (\inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0) & \KEY[0]~input_o\) ) ) # ( !\inst1|inst6|STATE.CU_INSTR~q\ & ( (\inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0) & 
-- (\KEY[0]~input_o\ & ((\inst1|inst6|STATE.CU_ILOAD~q\) # (\inst1|inst6|STATE.CU_ISTORE~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000000010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst1|trainpll_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \inst1|inst6|ALT_INV_STATE.CU_ISTORE~DUPLICATE_q\,
	datad => \inst1|inst6|ALT_INV_STATE.CU_ILOAD~q\,
	dataf => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	combout => \inst1|inst6|IR[7]~0_combout\);

-- Location: FF_X39_Y19_N38
\inst1|inst6|IR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector33~0_combout\,
	ena => \inst1|inst6|IR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IR\(12));

-- Location: FF_X37_Y19_N19
\inst1|inst6|STATE.CU_ISTORE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|STATE~14_combout\,
	clrn => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|STATE.CU_ISTORE~q\);

-- Location: LABCELL_X37_Y19_N54
\inst1|inst6|Selector34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector34~0_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(11) & ( !\inst1|inst6|STATE.CU_ISTORE~q\ ) ) # ( !\inst1|inst6|MEMORY|auto_generated|q_a\(11) & ( !\inst1|inst6|STATE.CU_ISTORE~q\ & ( \inst1|inst6|STATE.CU_ILOAD~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|inst6|ALT_INV_STATE.CU_ILOAD~q\,
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	dataf => \inst1|inst6|ALT_INV_STATE.CU_ISTORE~q\,
	combout => \inst1|inst6|Selector34~0_combout\);

-- Location: FF_X37_Y19_N56
\inst1|inst6|IR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector34~0_combout\,
	ena => \inst1|inst6|IR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IR\(11));

-- Location: FF_X39_Y19_N43
\inst1|inst6|STATE.CU_DATA~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector28~1_combout\,
	clrn => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|STATE.CU_DATA~DUPLICATE_q\);

-- Location: LABCELL_X43_Y18_N12
\inst1|inst6|AC[11]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|AC[11]~10_combout\ = ( \inst1|inst6|IR\(12) & ( \inst1|inst6|STATE.CU_DATA~DUPLICATE_q\ & ( (!\inst1|inst6|IR\(15) & (((!\inst1|inst6|IR\(11) & !\inst1|inst6|IR\(13))) # (\inst1|inst6|IR\(14)))) ) ) ) # ( !\inst1|inst6|IR\(12) & ( 
-- \inst1|inst6|STATE.CU_DATA~DUPLICATE_q\ & ( (!\inst1|inst6|IR\(15) & ((!\inst1|inst6|IR\(13)) # (\inst1|inst6|IR\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101000000001101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(14),
	datab => \inst1|inst6|ALT_INV_IR\(11),
	datac => \inst1|inst6|ALT_INV_IR\(13),
	datad => \inst1|inst6|ALT_INV_IR\(15),
	datae => \inst1|inst6|ALT_INV_IR\(12),
	dataf => \inst1|inst6|ALT_INV_STATE.CU_DATA~DUPLICATE_q\,
	combout => \inst1|inst6|AC[11]~10_combout\);

-- Location: LABCELL_X43_Y18_N39
\inst1|inst6|AC[11]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|AC[11]~9_combout\ = ( \inst1|inst6|STATE.CU_DATA~DUPLICATE_q\ & ( ((\inst1|inst6|IR\(14) & \inst1|inst6|IR\(13))) # (\inst1|inst6|IR\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(15),
	datac => \inst1|inst6|ALT_INV_IR\(14),
	datad => \inst1|inst6|ALT_INV_IR\(13),
	dataf => \inst1|inst6|ALT_INV_STATE.CU_DATA~DUPLICATE_q\,
	combout => \inst1|inst6|AC[11]~9_combout\);

-- Location: FF_X42_Y19_N38
\inst1|inst6|IR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|MEMORY|auto_generated|q_a\(0),
	sload => VCC,
	ena => \inst1|inst6|IR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IR\(0));

-- Location: LABCELL_X35_Y19_N51
\inst1|inst6|Selector28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector28~2_combout\ = ( !\inst1|inst6|MEMORY|auto_generated|q_a\(13) & ( \inst1|inst6|MEMORY|auto_generated|q_a\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(13),
	combout => \inst1|inst6|Selector28~2_combout\);

-- Location: LABCELL_X35_Y19_N33
\inst1|inst6|PC[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC[10]~4_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(14) & ( (!\inst1|inst6|MEMORY|auto_generated|q_a\(13) & !\inst1|inst6|MEMORY|auto_generated|q_a\(11)) ) ) # ( !\inst1|inst6|MEMORY|auto_generated|q_a\(14) & ( 
-- (!\inst1|inst6|MEMORY|auto_generated|q_a\(13) & ((!\inst1|inst6|MEMORY|auto_generated|q_a\(11)))) # (\inst1|inst6|MEMORY|auto_generated|q_a\(13) & (!\inst1|inst6|MEMORY|auto_generated|q_a\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000100010111011100010001011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	datab => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(13),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(14),
	combout => \inst1|inst6|PC[10]~4_combout\);

-- Location: LABCELL_X35_Y19_N9
\inst1|inst6|PC[10]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC[10]~12_combout\ = ( !\inst1|inst6|PC[10]~4_combout\ & ( (\inst1|inst6|Selector28~2_combout\ & (\inst1|inst6|PC[10]~0_combout\ & !\inst1|inst6|PC[10]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_Selector28~2_combout\,
	datab => \inst1|inst6|ALT_INV_PC[10]~0_combout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~3_combout\,
	dataf => \inst1|inst6|ALT_INV_PC[10]~4_combout\,
	combout => \inst1|inst6|PC[10]~12_combout\);

-- Location: MLABCELL_X39_Y20_N57
\inst1|inst6|PC_SAVED[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_SAVED[6]~feeder_combout\ = ( \inst1|inst6|PC\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|inst6|ALT_INV_PC\(6),
	combout => \inst1|inst6|PC_SAVED[6]~feeder_combout\);

-- Location: LABCELL_X35_Y19_N15
\inst1|inst6|GIE~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|GIE~0_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(12) & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(13) & !\inst1|inst6|MEMORY|auto_generated|q_a\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(13),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	combout => \inst1|inst6|GIE~0_combout\);

-- Location: LABCELL_X35_Y19_N12
\inst1|inst6|GIE~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|GIE~1_combout\ = ( \inst1|inst6|process_0~0_combout\ ) # ( !\inst1|inst6|process_0~0_combout\ & ( (\inst1|inst6|GIE~q\ & ((!\inst1|inst6|MEMORY|auto_generated|q_a\(15)) # ((!\inst1|inst6|GIE~0_combout\) # 
-- (\inst1|inst6|MEMORY|auto_generated|q_a\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101111000000001110111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	datab => \inst1|inst6|ALT_INV_GIE~0_combout\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(14),
	datad => \inst1|inst6|ALT_INV_GIE~q\,
	dataf => \inst1|inst6|ALT_INV_process_0~0_combout\,
	combout => \inst1|inst6|GIE~1_combout\);

-- Location: FF_X35_Y19_N14
\inst1|inst6|GIE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|GIE~1_combout\,
	clrn => \inst1|inst12~0_combout\,
	ena => \inst1|inst6|STATE.CU_INSTR~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|GIE~q\);

-- Location: LABCELL_X36_Y19_N0
\inst1|inst6|AC_SAVED[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|AC_SAVED[9]~0_combout\ = ( \inst1|inst6|INT_REQ_SYNC\(0) & ( \inst1|inst6|STATE.CU_INSTR~q\ & ( (!\inst1|inst6|GIE~q\ & (\inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0) & \KEY[0]~input_o\)) ) ) ) # ( !\inst1|inst6|INT_REQ_SYNC\(0) & ( 
-- \inst1|inst6|STATE.CU_INSTR~q\ & ( (\inst1|inst6|INT_REQ_SYNC\(1) & (!\inst1|inst6|GIE~q\ & (\inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0) & \KEY[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_INT_REQ_SYNC\(1),
	datab => \inst1|inst6|ALT_INV_GIE~q\,
	datac => \inst1|inst1|trainpll_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \inst1|inst6|ALT_INV_INT_REQ_SYNC\(0),
	dataf => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	combout => \inst1|inst6|AC_SAVED[9]~0_combout\);

-- Location: FF_X39_Y20_N59
\inst1|inst6|PC_SAVED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_SAVED[6]~feeder_combout\,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_SAVED\(6));

-- Location: FF_X37_Y20_N23
\inst1|inst6|PC_STACK[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC_STACK[14][6]~q\,
	sload => VCC,
	ena => \inst1|inst6|PC_STACK[15][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[15][6]~q\);

-- Location: LABCELL_X37_Y20_N24
\inst1|inst6|PC_STACK[14][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[14][6]~feeder_combout\ = \inst1|inst6|PC_STACK[15][6]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[15][6]~q\,
	combout => \inst1|inst6|PC_STACK[14][6]~feeder_combout\);

-- Location: FF_X37_Y20_N26
\inst1|inst6|PC_STACK[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[14][6]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[13][6]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[14][6]~q\);

-- Location: LABCELL_X37_Y20_N27
\inst1|inst6|PC_STACK[13][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[13][6]~feeder_combout\ = \inst1|inst6|PC_STACK[14][6]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[14][6]~q\,
	combout => \inst1|inst6|PC_STACK[13][6]~feeder_combout\);

-- Location: FF_X37_Y20_N29
\inst1|inst6|PC_STACK[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[13][6]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[12][6]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[13][6]~q\);

-- Location: LABCELL_X37_Y20_N48
\inst1|inst6|PC_STACK[12][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[12][6]~feeder_combout\ = \inst1|inst6|PC_STACK[13][6]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[13][6]~q\,
	combout => \inst1|inst6|PC_STACK[12][6]~feeder_combout\);

-- Location: FF_X37_Y20_N50
\inst1|inst6|PC_STACK[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[12][6]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[11][6]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[12][6]~q\);

-- Location: LABCELL_X37_Y20_N51
\inst1|inst6|PC_STACK[11][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[11][6]~feeder_combout\ = \inst1|inst6|PC_STACK[12][6]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[12][6]~q\,
	combout => \inst1|inst6|PC_STACK[11][6]~feeder_combout\);

-- Location: FF_X37_Y20_N53
\inst1|inst6|PC_STACK[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[11][6]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[10][6]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[11][6]~q\);

-- Location: LABCELL_X48_Y20_N18
\inst1|inst6|PC_STACK[10][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[10][6]~feeder_combout\ = ( \inst1|inst6|PC_STACK[11][6]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|inst6|ALT_INV_PC_STACK[11][6]~q\,
	combout => \inst1|inst6|PC_STACK[10][6]~feeder_combout\);

-- Location: FF_X48_Y20_N20
\inst1|inst6|PC_STACK[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[10][6]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[9][6]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[10][6]~q\);

-- Location: LABCELL_X48_Y20_N42
\inst1|inst6|PC_STACK[9][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[9][6]~feeder_combout\ = \inst1|inst6|PC_STACK[10][6]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[10][6]~q\,
	combout => \inst1|inst6|PC_STACK[9][6]~feeder_combout\);

-- Location: FF_X48_Y20_N44
\inst1|inst6|PC_STACK[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[9][6]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[8][6]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[9][6]~q\);

-- Location: LABCELL_X48_Y20_N21
\inst1|inst6|PC_STACK[8][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[8][6]~feeder_combout\ = \inst1|inst6|PC_STACK[9][6]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[9][6]~q\,
	combout => \inst1|inst6|PC_STACK[8][6]~feeder_combout\);

-- Location: FF_X48_Y20_N23
\inst1|inst6|PC_STACK[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[8][6]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[7][6]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[8][6]~q\);

-- Location: LABCELL_X48_Y20_N45
\inst1|inst6|PC_STACK[7][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[7][6]~feeder_combout\ = \inst1|inst6|PC_STACK[8][6]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[8][6]~q\,
	combout => \inst1|inst6|PC_STACK[7][6]~feeder_combout\);

-- Location: FF_X48_Y20_N47
\inst1|inst6|PC_STACK[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[7][6]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[6][6]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[7][6]~q\);

-- Location: LABCELL_X48_Y20_N30
\inst1|inst6|PC_STACK[6][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[6][6]~feeder_combout\ = \inst1|inst6|PC_STACK[7][6]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[7][6]~q\,
	combout => \inst1|inst6|PC_STACK[6][6]~feeder_combout\);

-- Location: FF_X48_Y20_N32
\inst1|inst6|PC_STACK[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[6][6]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[5][6]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[6][6]~q\);

-- Location: LABCELL_X48_Y20_N33
\inst1|inst6|PC_STACK[5][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[5][6]~feeder_combout\ = \inst1|inst6|PC_STACK[6][6]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[6][6]~q\,
	combout => \inst1|inst6|PC_STACK[5][6]~feeder_combout\);

-- Location: FF_X48_Y20_N35
\inst1|inst6|PC_STACK[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[5][6]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[4][6]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[5][6]~q\);

-- Location: LABCELL_X48_Y20_N6
\inst1|inst6|PC_STACK[4][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[4][6]~feeder_combout\ = \inst1|inst6|PC_STACK[5][6]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[5][6]~q\,
	combout => \inst1|inst6|PC_STACK[4][6]~feeder_combout\);

-- Location: FF_X48_Y20_N8
\inst1|inst6|PC_STACK[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[4][6]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[3][6]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[4][6]~q\);

-- Location: LABCELL_X48_Y20_N9
\inst1|inst6|PC_STACK[3][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[3][6]~feeder_combout\ = \inst1|inst6|PC_STACK[4][6]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[4][6]~q\,
	combout => \inst1|inst6|PC_STACK[3][6]~feeder_combout\);

-- Location: FF_X48_Y20_N11
\inst1|inst6|PC_STACK[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[3][6]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[2][6]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[3][6]~q\);

-- Location: LABCELL_X48_Y20_N24
\inst1|inst6|PC_STACK[2][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[2][6]~feeder_combout\ = \inst1|inst6|PC_STACK[3][6]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[3][6]~q\,
	combout => \inst1|inst6|PC_STACK[2][6]~feeder_combout\);

-- Location: FF_X48_Y20_N26
\inst1|inst6|PC_STACK[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[2][6]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[1][6]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[2][6]~q\);

-- Location: MLABCELL_X47_Y20_N24
\inst1|inst6|PC_STACK[1][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[1][6]~feeder_combout\ = \inst1|inst6|PC_STACK[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[2][6]~q\,
	combout => \inst1|inst6|PC_STACK[1][6]~feeder_combout\);

-- Location: FF_X47_Y20_N26
\inst1|inst6|PC_STACK[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[1][6]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[0][6]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[1][6]~q\);

-- Location: MLABCELL_X47_Y20_N27
\inst1|inst6|PC_STACK[0][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[0][6]~feeder_combout\ = \inst1|inst6|PC_STACK[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[1][6]~q\,
	combout => \inst1|inst6|PC_STACK[0][6]~feeder_combout\);

-- Location: FF_X40_Y20_N22
\inst1|inst6|PC_SAVED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC\(5),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_SAVED\(5));

-- Location: FF_X37_Y20_N20
\inst1|inst6|PC_STACK[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC_STACK[14][5]~q\,
	sload => VCC,
	ena => \inst1|inst6|PC_STACK[15][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[15][5]~q\);

-- Location: LABCELL_X37_Y20_N42
\inst1|inst6|PC_STACK[14][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[14][5]~feeder_combout\ = \inst1|inst6|PC_STACK[15][5]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[15][5]~q\,
	combout => \inst1|inst6|PC_STACK[14][5]~feeder_combout\);

-- Location: FF_X37_Y20_N44
\inst1|inst6|PC_STACK[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[14][5]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[13][5]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[14][5]~q\);

-- Location: LABCELL_X37_Y20_N45
\inst1|inst6|PC_STACK[13][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[13][5]~feeder_combout\ = \inst1|inst6|PC_STACK[14][5]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[14][5]~q\,
	combout => \inst1|inst6|PC_STACK[13][5]~feeder_combout\);

-- Location: FF_X37_Y20_N47
\inst1|inst6|PC_STACK[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[13][5]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[12][5]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[13][5]~q\);

-- Location: LABCELL_X37_Y20_N6
\inst1|inst6|PC_STACK[12][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[12][5]~feeder_combout\ = \inst1|inst6|PC_STACK[13][5]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[13][5]~q\,
	combout => \inst1|inst6|PC_STACK[12][5]~feeder_combout\);

-- Location: FF_X37_Y20_N8
\inst1|inst6|PC_STACK[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[12][5]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[11][5]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[12][5]~q\);

-- Location: LABCELL_X37_Y20_N9
\inst1|inst6|PC_STACK[11][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[11][5]~feeder_combout\ = \inst1|inst6|PC_STACK[12][5]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[12][5]~q\,
	combout => \inst1|inst6|PC_STACK[11][5]~feeder_combout\);

-- Location: FF_X37_Y20_N11
\inst1|inst6|PC_STACK[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[11][5]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[10][5]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[11][5]~q\);

-- Location: LABCELL_X37_Y20_N36
\inst1|inst6|PC_STACK[10][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[10][5]~feeder_combout\ = \inst1|inst6|PC_STACK[11][5]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[11][5]~q\,
	combout => \inst1|inst6|PC_STACK[10][5]~feeder_combout\);

-- Location: FF_X37_Y20_N38
\inst1|inst6|PC_STACK[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[10][5]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[9][5]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[10][5]~q\);

-- Location: LABCELL_X37_Y20_N39
\inst1|inst6|PC_STACK[9][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[9][5]~feeder_combout\ = \inst1|inst6|PC_STACK[10][5]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[10][5]~q\,
	combout => \inst1|inst6|PC_STACK[9][5]~feeder_combout\);

-- Location: FF_X37_Y20_N41
\inst1|inst6|PC_STACK[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[9][5]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[8][5]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[9][5]~q\);

-- Location: LABCELL_X37_Y20_N54
\inst1|inst6|PC_STACK[8][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[8][5]~feeder_combout\ = \inst1|inst6|PC_STACK[9][5]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[9][5]~q\,
	combout => \inst1|inst6|PC_STACK[8][5]~feeder_combout\);

-- Location: FF_X37_Y20_N56
\inst1|inst6|PC_STACK[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[8][5]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[7][5]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[8][5]~q\);

-- Location: LABCELL_X37_Y20_N57
\inst1|inst6|PC_STACK[7][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[7][5]~feeder_combout\ = \inst1|inst6|PC_STACK[8][5]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[8][5]~q\,
	combout => \inst1|inst6|PC_STACK[7][5]~feeder_combout\);

-- Location: FF_X37_Y20_N59
\inst1|inst6|PC_STACK[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[7][5]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[6][5]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[7][5]~q\);

-- Location: LABCELL_X37_Y20_N12
\inst1|inst6|PC_STACK[6][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[6][5]~feeder_combout\ = \inst1|inst6|PC_STACK[7][5]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[7][5]~q\,
	combout => \inst1|inst6|PC_STACK[6][5]~feeder_combout\);

-- Location: FF_X37_Y20_N14
\inst1|inst6|PC_STACK[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[6][5]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[5][5]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[6][5]~q\);

-- Location: LABCELL_X37_Y20_N15
\inst1|inst6|PC_STACK[5][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[5][5]~feeder_combout\ = \inst1|inst6|PC_STACK[6][5]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[6][5]~q\,
	combout => \inst1|inst6|PC_STACK[5][5]~feeder_combout\);

-- Location: FF_X37_Y20_N17
\inst1|inst6|PC_STACK[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[5][5]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[4][5]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[5][5]~q\);

-- Location: LABCELL_X37_Y20_N30
\inst1|inst6|PC_STACK[4][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[4][5]~feeder_combout\ = \inst1|inst6|PC_STACK[5][5]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[5][5]~q\,
	combout => \inst1|inst6|PC_STACK[4][5]~feeder_combout\);

-- Location: FF_X37_Y20_N32
\inst1|inst6|PC_STACK[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[4][5]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[3][5]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[4][5]~q\);

-- Location: LABCELL_X37_Y20_N33
\inst1|inst6|PC_STACK[3][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[3][5]~feeder_combout\ = \inst1|inst6|PC_STACK[4][5]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[4][5]~q\,
	combout => \inst1|inst6|PC_STACK[3][5]~feeder_combout\);

-- Location: FF_X37_Y20_N35
\inst1|inst6|PC_STACK[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[3][5]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[2][5]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[3][5]~q\);

-- Location: LABCELL_X37_Y20_N0
\inst1|inst6|PC_STACK[2][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[2][5]~feeder_combout\ = \inst1|inst6|PC_STACK[3][5]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[3][5]~q\,
	combout => \inst1|inst6|PC_STACK[2][5]~feeder_combout\);

-- Location: FF_X37_Y20_N2
\inst1|inst6|PC_STACK[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[2][5]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[1][5]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[2][5]~q\);

-- Location: LABCELL_X37_Y20_N3
\inst1|inst6|PC_STACK[1][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[1][5]~feeder_combout\ = \inst1|inst6|PC_STACK[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[2][5]~q\,
	combout => \inst1|inst6|PC_STACK[1][5]~feeder_combout\);

-- Location: FF_X37_Y20_N5
\inst1|inst6|PC_STACK[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[1][5]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[0][5]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[1][5]~q\);

-- Location: LABCELL_X37_Y22_N48
\inst1|inst6|PC_STACK[0][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[0][5]~feeder_combout\ = ( \inst1|inst6|PC_STACK[1][5]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|inst6|ALT_INV_PC_STACK[1][5]~q\,
	combout => \inst1|inst6|PC_STACK[0][5]~feeder_combout\);

-- Location: LABCELL_X43_Y19_N12
\inst1|inst6|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add1~17_sumout\ = SUM(( \inst1|inst6|PC[4]~DUPLICATE_q\ ) + ( GND ) + ( \inst1|inst6|Add1~14\ ))
-- \inst1|inst6|Add1~18\ = CARRY(( \inst1|inst6|PC[4]~DUPLICATE_q\ ) + ( GND ) + ( \inst1|inst6|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC[4]~DUPLICATE_q\,
	cin => \inst1|inst6|Add1~14\,
	sumout => \inst1|inst6|Add1~17_sumout\,
	cout => \inst1|inst6|Add1~18\);

-- Location: LABCELL_X43_Y19_N15
\inst1|inst6|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add1~21_sumout\ = SUM(( \inst1|inst6|PC\(5) ) + ( GND ) + ( \inst1|inst6|Add1~18\ ))
-- \inst1|inst6|Add1~22\ = CARRY(( \inst1|inst6|PC\(5) ) + ( GND ) + ( \inst1|inst6|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC\(5),
	cin => \inst1|inst6|Add1~18\,
	sumout => \inst1|inst6|Add1~21_sumout\,
	cout => \inst1|inst6|Add1~22\);

-- Location: FF_X37_Y22_N50
\inst1|inst6|PC_STACK[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[0][5]~feeder_combout\,
	asdata => \inst1|inst6|Add1~21_sumout\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[0][5]~q\);

-- Location: MLABCELL_X39_Y18_N3
\inst1|inst6|PC~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~20_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(5) & ( \inst1|inst6|Add1~21_sumout\ & ( ((!\inst1|inst6|PC[10]~0_combout\) # (\inst1|inst6|PC[10]~3_combout\)) # (\inst1|inst6|PC[10]~4_combout\) ) ) ) # ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(5) & ( \inst1|inst6|Add1~21_sumout\ & ( ((!\inst1|inst6|PC[10]~0_combout\) # ((\inst1|inst6|PC[10]~4_combout\ & \inst1|inst6|Selector28~2_combout\))) # (\inst1|inst6|PC[10]~3_combout\) ) ) ) # ( 
-- \inst1|inst6|MEMORY|auto_generated|q_a\(5) & ( !\inst1|inst6|Add1~21_sumout\ & ( (\inst1|inst6|PC[10]~4_combout\ & (!\inst1|inst6|Selector28~2_combout\ & (!\inst1|inst6|PC[10]~3_combout\ & \inst1|inst6|PC[10]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000011111111000111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC[10]~4_combout\,
	datab => \inst1|inst6|ALT_INV_Selector28~2_combout\,
	datac => \inst1|inst6|ALT_INV_PC[10]~3_combout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~0_combout\,
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(5),
	dataf => \inst1|inst6|ALT_INV_Add1~21_sumout\,
	combout => \inst1|inst6|PC~20_combout\);

-- Location: MLABCELL_X39_Y20_N42
\inst1|inst6|PC~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~21_combout\ = ( \inst1|inst6|PC~13_combout\ & ( \inst1|inst6|PC~20_combout\ & ( !\inst1|inst6|process_0~0_combout\ ) ) ) # ( !\inst1|inst6|PC~13_combout\ & ( \inst1|inst6|PC~20_combout\ & ( !\inst1|inst6|process_0~0_combout\ ) ) ) # ( 
-- \inst1|inst6|PC~13_combout\ & ( !\inst1|inst6|PC~20_combout\ & ( (!\inst1|inst6|process_0~0_combout\ & (((\inst1|inst6|PC_STACK[0][5]~q\ & \inst1|inst6|PC[10]~12_combout\)) # (\inst1|inst6|PC_SAVED\(5)))) ) ) ) # ( !\inst1|inst6|PC~13_combout\ & ( 
-- !\inst1|inst6|PC~20_combout\ & ( (!\inst1|inst6|process_0~0_combout\ & (\inst1|inst6|PC_STACK[0][5]~q\ & \inst1|inst6|PC[10]~12_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010001000100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_process_0~0_combout\,
	datab => \inst1|inst6|ALT_INV_PC_SAVED\(5),
	datac => \inst1|inst6|ALT_INV_PC_STACK[0][5]~q\,
	datad => \inst1|inst6|ALT_INV_PC[10]~12_combout\,
	datae => \inst1|inst6|ALT_INV_PC~13_combout\,
	dataf => \inst1|inst6|ALT_INV_PC~20_combout\,
	combout => \inst1|inst6|PC~21_combout\);

-- Location: FF_X39_Y20_N43
\inst1|inst6|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC~21_combout\,
	clrn => \inst1|inst12~0_combout\,
	ena => \inst1|inst6|STATE.CU_INSTR~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC\(5));

-- Location: LABCELL_X43_Y19_N18
\inst1|inst6|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add1~25_sumout\ = SUM(( \inst1|inst6|PC\(6) ) + ( GND ) + ( \inst1|inst6|Add1~22\ ))
-- \inst1|inst6|Add1~26\ = CARRY(( \inst1|inst6|PC\(6) ) + ( GND ) + ( \inst1|inst6|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC\(6),
	cin => \inst1|inst6|Add1~22\,
	sumout => \inst1|inst6|Add1~25_sumout\,
	cout => \inst1|inst6|Add1~26\);

-- Location: FF_X47_Y20_N29
\inst1|inst6|PC_STACK[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[0][6]~feeder_combout\,
	asdata => \inst1|inst6|Add1~25_sumout\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[0][6]~q\);

-- Location: MLABCELL_X39_Y18_N42
\inst1|inst6|PC~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~22_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(6) & ( \inst1|inst6|Add1~25_sumout\ & ( ((!\inst1|inst6|PC[10]~0_combout\) # (\inst1|inst6|PC[10]~4_combout\)) # (\inst1|inst6|PC[10]~3_combout\) ) ) ) # ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(6) & ( \inst1|inst6|Add1~25_sumout\ & ( ((!\inst1|inst6|PC[10]~0_combout\) # ((\inst1|inst6|Selector28~2_combout\ & \inst1|inst6|PC[10]~4_combout\))) # (\inst1|inst6|PC[10]~3_combout\) ) ) ) # ( 
-- \inst1|inst6|MEMORY|auto_generated|q_a\(6) & ( !\inst1|inst6|Add1~25_sumout\ & ( (!\inst1|inst6|PC[10]~3_combout\ & (!\inst1|inst6|Selector28~2_combout\ & (\inst1|inst6|PC[10]~4_combout\ & \inst1|inst6|PC[10]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100011111111010101111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC[10]~3_combout\,
	datab => \inst1|inst6|ALT_INV_Selector28~2_combout\,
	datac => \inst1|inst6|ALT_INV_PC[10]~4_combout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~0_combout\,
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(6),
	dataf => \inst1|inst6|ALT_INV_Add1~25_sumout\,
	combout => \inst1|inst6|PC~22_combout\);

-- Location: MLABCELL_X39_Y20_N24
\inst1|inst6|PC~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~23_combout\ = ( \inst1|inst6|PC_STACK[0][6]~q\ & ( \inst1|inst6|PC~22_combout\ & ( !\inst1|inst6|process_0~0_combout\ ) ) ) # ( !\inst1|inst6|PC_STACK[0][6]~q\ & ( \inst1|inst6|PC~22_combout\ & ( !\inst1|inst6|process_0~0_combout\ ) ) ) # 
-- ( \inst1|inst6|PC_STACK[0][6]~q\ & ( !\inst1|inst6|PC~22_combout\ & ( (!\inst1|inst6|process_0~0_combout\ & (((\inst1|inst6|PC~13_combout\ & \inst1|inst6|PC_SAVED\(6))) # (\inst1|inst6|PC[10]~12_combout\))) ) ) ) # ( !\inst1|inst6|PC_STACK[0][6]~q\ & ( 
-- !\inst1|inst6|PC~22_combout\ & ( (!\inst1|inst6|process_0~0_combout\ & (\inst1|inst6|PC~13_combout\ & \inst1|inst6|PC_SAVED\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010001000100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_process_0~0_combout\,
	datab => \inst1|inst6|ALT_INV_PC[10]~12_combout\,
	datac => \inst1|inst6|ALT_INV_PC~13_combout\,
	datad => \inst1|inst6|ALT_INV_PC_SAVED\(6),
	datae => \inst1|inst6|ALT_INV_PC_STACK[0][6]~q\,
	dataf => \inst1|inst6|ALT_INV_PC~22_combout\,
	combout => \inst1|inst6|PC~23_combout\);

-- Location: FF_X39_Y20_N25
\inst1|inst6|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC~23_combout\,
	clrn => \inst1|inst12~0_combout\,
	ena => \inst1|inst6|STATE.CU_INSTR~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC\(6));

-- Location: LABCELL_X43_Y19_N39
\inst1|inst6|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector4~0_combout\ = ( \inst1|inst6|IR\(6) & ( (!\inst1|inst6|WideNor0~0_combout\ & (((\inst1|inst6|PC\(6))))) # (\inst1|inst6|WideNor0~0_combout\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(6))) # (\inst1|inst6|STATE.CU_STORE~q\))) ) ) # 
-- ( !\inst1|inst6|IR\(6) & ( (!\inst1|inst6|WideNor0~0_combout\ & (((\inst1|inst6|PC\(6))))) # (\inst1|inst6|WideNor0~0_combout\ & (!\inst1|inst6|STATE.CU_STORE~q\ & ((\inst1|inst6|MEMORY|auto_generated|q_a\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000101110000011000010111000011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_STORE~q\,
	datab => \inst1|inst6|ALT_INV_WideNor0~0_combout\,
	datac => \inst1|inst6|ALT_INV_PC\(6),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(6),
	dataf => \inst1|inst6|ALT_INV_IR\(6),
	combout => \inst1|inst6|Selector4~0_combout\);

-- Location: FF_X37_Y18_N56
\inst1|inst6|PC_STACK[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC_STACK[14][7]~q\,
	sload => VCC,
	ena => \inst1|inst6|PC_STACK[15][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[15][7]~q\);

-- Location: LABCELL_X37_Y18_N30
\inst1|inst6|PC_STACK[14][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[14][7]~feeder_combout\ = \inst1|inst6|PC_STACK[15][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[15][7]~q\,
	combout => \inst1|inst6|PC_STACK[14][7]~feeder_combout\);

-- Location: FF_X37_Y18_N32
\inst1|inst6|PC_STACK[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[14][7]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[13][7]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[14][7]~q\);

-- Location: LABCELL_X37_Y18_N33
\inst1|inst6|PC_STACK[13][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[13][7]~feeder_combout\ = \inst1|inst6|PC_STACK[14][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[14][7]~q\,
	combout => \inst1|inst6|PC_STACK[13][7]~feeder_combout\);

-- Location: FF_X37_Y18_N35
\inst1|inst6|PC_STACK[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[13][7]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[12][7]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[13][7]~q\);

-- Location: LABCELL_X37_Y18_N6
\inst1|inst6|PC_STACK[12][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[12][7]~feeder_combout\ = \inst1|inst6|PC_STACK[13][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[13][7]~q\,
	combout => \inst1|inst6|PC_STACK[12][7]~feeder_combout\);

-- Location: FF_X37_Y18_N8
\inst1|inst6|PC_STACK[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[12][7]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[11][7]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[12][7]~q\);

-- Location: LABCELL_X37_Y18_N9
\inst1|inst6|PC_STACK[11][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[11][7]~feeder_combout\ = \inst1|inst6|PC_STACK[12][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[12][7]~q\,
	combout => \inst1|inst6|PC_STACK[11][7]~feeder_combout\);

-- Location: FF_X37_Y18_N11
\inst1|inst6|PC_STACK[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[11][7]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[10][7]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[11][7]~q\);

-- Location: LABCELL_X37_Y18_N36
\inst1|inst6|PC_STACK[10][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[10][7]~feeder_combout\ = \inst1|inst6|PC_STACK[11][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[11][7]~q\,
	combout => \inst1|inst6|PC_STACK[10][7]~feeder_combout\);

-- Location: FF_X37_Y18_N38
\inst1|inst6|PC_STACK[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[10][7]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[9][7]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[10][7]~q\);

-- Location: LABCELL_X37_Y18_N39
\inst1|inst6|PC_STACK[9][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[9][7]~feeder_combout\ = \inst1|inst6|PC_STACK[10][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[10][7]~q\,
	combout => \inst1|inst6|PC_STACK[9][7]~feeder_combout\);

-- Location: FF_X37_Y18_N41
\inst1|inst6|PC_STACK[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[9][7]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[8][7]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[9][7]~q\);

-- Location: LABCELL_X37_Y18_N18
\inst1|inst6|PC_STACK[8][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[8][7]~feeder_combout\ = \inst1|inst6|PC_STACK[9][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[9][7]~q\,
	combout => \inst1|inst6|PC_STACK[8][7]~feeder_combout\);

-- Location: FF_X37_Y18_N20
\inst1|inst6|PC_STACK[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[8][7]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[7][7]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[8][7]~q\);

-- Location: LABCELL_X37_Y18_N21
\inst1|inst6|PC_STACK[7][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[7][7]~feeder_combout\ = \inst1|inst6|PC_STACK[8][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[8][7]~q\,
	combout => \inst1|inst6|PC_STACK[7][7]~feeder_combout\);

-- Location: FF_X37_Y18_N23
\inst1|inst6|PC_STACK[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[7][7]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[6][7]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[7][7]~q\);

-- Location: LABCELL_X37_Y18_N0
\inst1|inst6|PC_STACK[6][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[6][7]~feeder_combout\ = \inst1|inst6|PC_STACK[7][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[7][7]~q\,
	combout => \inst1|inst6|PC_STACK[6][7]~feeder_combout\);

-- Location: FF_X37_Y18_N2
\inst1|inst6|PC_STACK[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[6][7]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[5][7]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[6][7]~q\);

-- Location: LABCELL_X37_Y18_N3
\inst1|inst6|PC_STACK[5][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[5][7]~feeder_combout\ = \inst1|inst6|PC_STACK[6][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[6][7]~q\,
	combout => \inst1|inst6|PC_STACK[5][7]~feeder_combout\);

-- Location: FF_X37_Y18_N5
\inst1|inst6|PC_STACK[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[5][7]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[4][7]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[5][7]~q\);

-- Location: LABCELL_X37_Y18_N42
\inst1|inst6|PC_STACK[4][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[4][7]~feeder_combout\ = \inst1|inst6|PC_STACK[5][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[5][7]~q\,
	combout => \inst1|inst6|PC_STACK[4][7]~feeder_combout\);

-- Location: FF_X37_Y18_N44
\inst1|inst6|PC_STACK[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[4][7]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[3][7]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[4][7]~q\);

-- Location: LABCELL_X37_Y18_N45
\inst1|inst6|PC_STACK[3][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[3][7]~feeder_combout\ = \inst1|inst6|PC_STACK[4][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[4][7]~q\,
	combout => \inst1|inst6|PC_STACK[3][7]~feeder_combout\);

-- Location: FF_X37_Y18_N47
\inst1|inst6|PC_STACK[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[3][7]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[2][7]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[3][7]~q\);

-- Location: LABCELL_X37_Y18_N24
\inst1|inst6|PC_STACK[2][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[2][7]~feeder_combout\ = \inst1|inst6|PC_STACK[3][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[3][7]~q\,
	combout => \inst1|inst6|PC_STACK[2][7]~feeder_combout\);

-- Location: FF_X37_Y18_N26
\inst1|inst6|PC_STACK[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[2][7]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[1][7]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[2][7]~q\);

-- Location: LABCELL_X37_Y18_N27
\inst1|inst6|PC_STACK[1][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[1][7]~feeder_combout\ = \inst1|inst6|PC_STACK[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[2][7]~q\,
	combout => \inst1|inst6|PC_STACK[1][7]~feeder_combout\);

-- Location: FF_X37_Y18_N29
\inst1|inst6|PC_STACK[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[1][7]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[0][7]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[1][7]~q\);

-- Location: MLABCELL_X39_Y18_N54
\inst1|inst6|PC_STACK[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[0][7]~feeder_combout\ = \inst1|inst6|PC_STACK[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[1][7]~q\,
	combout => \inst1|inst6|PC_STACK[0][7]~feeder_combout\);

-- Location: LABCELL_X43_Y19_N21
\inst1|inst6|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add1~29_sumout\ = SUM(( \inst1|inst6|PC\(7) ) + ( GND ) + ( \inst1|inst6|Add1~26\ ))
-- \inst1|inst6|Add1~30\ = CARRY(( \inst1|inst6|PC\(7) ) + ( GND ) + ( \inst1|inst6|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC\(7),
	cin => \inst1|inst6|Add1~26\,
	sumout => \inst1|inst6|Add1~29_sumout\,
	cout => \inst1|inst6|Add1~30\);

-- Location: FF_X39_Y18_N56
\inst1|inst6|PC_STACK[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[0][7]~feeder_combout\,
	asdata => \inst1|inst6|Add1~29_sumout\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[0][7]~q\);

-- Location: LABCELL_X36_Y20_N6
\inst1|inst6|PC_SAVED[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_SAVED[7]~feeder_combout\ = ( \inst1|inst6|PC\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|inst6|ALT_INV_PC\(7),
	combout => \inst1|inst6|PC_SAVED[7]~feeder_combout\);

-- Location: FF_X36_Y20_N7
\inst1|inst6|PC_SAVED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_SAVED[7]~feeder_combout\,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_SAVED\(7));

-- Location: LABCELL_X36_Y19_N15
\inst1|inst6|STATE~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|STATE~11_combout\ = ( !\inst1|inst6|process_0~0_combout\ & ( (!\inst1|inst6|MEMORY|auto_generated|q_a\(14) & (\inst1|inst6|STATE.CU_INSTR~q\ & (\inst1|inst6|MEMORY|auto_generated|q_a\(15) & !\inst1|inst6|MEMORY|auto_generated|q_a\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(14),
	datab => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst1|inst6|ALT_INV_process_0~0_combout\,
	combout => \inst1|inst6|STATE~11_combout\);

-- Location: LABCELL_X43_Y18_N0
\inst1|inst6|IO_WRITE_INT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|IO_WRITE_INT~0_combout\ = ( \inst1|inst6|STATE.CU_DATA~DUPLICATE_q\ & ( (!\inst1|inst6|IR\(13) & (\inst1|inst6|IR\(15) & (\inst1|inst6|IR\(12) & !\inst1|inst6|IR\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(13),
	datab => \inst1|inst6|ALT_INV_IR\(15),
	datac => \inst1|inst6|ALT_INV_IR\(12),
	datad => \inst1|inst6|ALT_INV_IR\(14),
	dataf => \inst1|inst6|ALT_INV_STATE.CU_DATA~DUPLICATE_q\,
	combout => \inst1|inst6|IO_WRITE_INT~0_combout\);

-- Location: MLABCELL_X39_Y19_N45
\inst1|inst6|IO_WRITE_INT~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|IO_WRITE_INT~1_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(12) & ( (!\inst1|inst6|STATE.CU_DATA~q\ & \inst1|inst6|MEMORY|auto_generated|q_a\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_STATE.CU_DATA~q\,
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	combout => \inst1|inst6|IO_WRITE_INT~1_combout\);

-- Location: LABCELL_X37_Y19_N24
\inst1|inst6|IO_WRITE_INT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|IO_WRITE_INT~2_combout\ = ( \inst1|inst6|IO_WRITE_INT~q\ & ( \inst1|inst6|IO_WRITE_INT~1_combout\ & ( ((!\inst1|inst6|IR\(11)) # ((!\inst1|inst6|IO_WRITE_INT~0_combout\) # (!\inst1|inst12~0_combout\))) # (\inst1|inst6|STATE~11_combout\) ) ) ) 
-- # ( !\inst1|inst6|IO_WRITE_INT~q\ & ( \inst1|inst6|IO_WRITE_INT~1_combout\ & ( (\inst1|inst6|STATE~11_combout\ & \inst1|inst12~0_combout\) ) ) ) # ( \inst1|inst6|IO_WRITE_INT~q\ & ( !\inst1|inst6|IO_WRITE_INT~1_combout\ & ( (!\inst1|inst6|IR\(11)) # 
-- ((!\inst1|inst6|IO_WRITE_INT~0_combout\) # (!\inst1|inst12~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111110000000000010101011111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE~11_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(11),
	datac => \inst1|inst6|ALT_INV_IO_WRITE_INT~0_combout\,
	datad => \inst1|ALT_INV_inst12~0_combout\,
	datae => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	dataf => \inst1|inst6|ALT_INV_IO_WRITE_INT~1_combout\,
	combout => \inst1|inst6|IO_WRITE_INT~2_combout\);

-- Location: FF_X43_Y19_N44
\inst1|inst6|IO_WRITE_INT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|IO_WRITE_INT~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IO_WRITE_INT~q\);

-- Location: LABCELL_X43_Y18_N3
\inst1|inst6|AC[9]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|AC[9]~2_combout\ = ( \inst1|inst6|STATE.CU_DATA~DUPLICATE_q\ & ( (!\inst1|inst6|IR\(13) & (!\inst1|inst6|IR\(15) & (!\inst1|inst6|IR\(14) & !\inst1|inst6|IR\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(13),
	datab => \inst1|inst6|ALT_INV_IR\(15),
	datac => \inst1|inst6|ALT_INV_IR\(14),
	datad => \inst1|inst6|ALT_INV_IR\(12),
	dataf => \inst1|inst6|ALT_INV_STATE.CU_DATA~DUPLICATE_q\,
	combout => \inst1|inst6|AC[9]~2_combout\);

-- Location: LABCELL_X42_Y18_N39
\inst1|inst6|AC[9]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|AC[9]~3_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(15) & ( (!\inst1|inst6|AC[9]~2_combout\ & ((!\inst1|inst6|STATE.CU_INSTR~q\) # (!\inst1|inst6|MEMORY|auto_generated|q_a\(11)))) ) ) # ( !\inst1|inst6|MEMORY|auto_generated|q_a\(15) 
-- & ( !\inst1|inst6|AC[9]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111011100000000011111111000000001110111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datab => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	datad => \inst1|inst6|ALT_INV_AC[9]~2_combout\,
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	combout => \inst1|inst6|AC[9]~3_combout\);

-- Location: LABCELL_X46_Y21_N33
\inst1|inst6|AC[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|AC[9]~1_combout\ = ( \inst1|inst6|STATE.CU_INSTR~q\ & ( (!\inst1|inst6|MEMORY|auto_generated|q_a\(11) & \inst1|inst6|MEMORY|auto_generated|q_a\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	combout => \inst1|inst6|AC[9]~1_combout\);

-- Location: FF_X40_Y21_N5
\inst1|inst6|AC_SAVED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|AC\(6),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC_SAVED\(6));

-- Location: LABCELL_X45_Y19_N33
\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~54_combout\ = (\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(15) & \inst1|inst6|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(15),
	datad => \inst1|inst6|ALT_INV_IR\(2),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~54_combout\);

-- Location: LABCELL_X45_Y20_N42
\inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~21_combout\ = ( \inst1|inst6|AC\(10) & ( (\inst1|inst6|IR\(1) & (!\inst1|inst6|IR\(4) & ((!\inst1|inst6|IR\(0)) # (\inst1|inst6|AC\(9))))) ) ) # ( !\inst1|inst6|AC\(10) & ( (\inst1|inst6|IR\(1) & 
-- (!\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(9) & \inst1|inst6|IR\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010001000100000001000100010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(9),
	datad => \inst1|inst6|ALT_INV_IR\(0),
	dataf => \inst1|inst6|ALT_INV_AC\(10),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~21_combout\);

-- Location: LABCELL_X43_Y18_N18
\inst1|inst6|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector12~0_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(14) & ( (!\inst1|inst6|AC\(14) & ((!\inst1|inst6|IR\(14)) # ((\inst1|inst6|IR\(12))))) # (\inst1|inst6|AC\(14) & (((!\inst1|inst6|IR\(11)) # (!\inst1|inst6|IR\(12))))) ) ) # ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(14) & ( (\inst1|inst6|AC\(14) & \inst1|inst6|IR\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111110101111111111001010111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(14),
	datab => \inst1|inst6|ALT_INV_IR\(11),
	datac => \inst1|inst6|ALT_INV_AC\(14),
	datad => \inst1|inst6|ALT_INV_IR\(12),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(14),
	combout => \inst1|inst6|Selector12~0_combout\);

-- Location: LABCELL_X46_Y19_N30
\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~40_combout\ = ( !\inst1|inst6|IR\(1) & ( \inst1|inst6|IR\(0) & ( (!\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(9))) # (\inst1|inst6|IR\(4) & ((\inst1|inst6|AC\(11)))) ) ) ) # ( !\inst1|inst6|IR\(1) & ( 
-- !\inst1|inst6|IR\(0) & ( \inst1|inst6|AC\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000001000111010001110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(9),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(11),
	datad => \inst1|inst6|ALT_INV_AC\(10),
	datae => \inst1|inst6|ALT_INV_IR\(1),
	dataf => \inst1|inst6|ALT_INV_IR\(0),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~40_combout\);

-- Location: FF_X40_Y21_N41
\inst1|inst6|AC_SAVED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|AC\(8),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC_SAVED\(8));

-- Location: LABCELL_X45_Y21_N21
\inst1|inst6|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~13_sumout\ = SUM(( !\inst1|inst6|MEMORY|auto_generated|q_a\(6) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|AC\(6) ) + ( \inst1|inst6|Add0~18\ ))
-- \inst1|inst6|Add0~14\ = CARRY(( !\inst1|inst6|MEMORY|auto_generated|q_a\(6) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|AC\(6) ) + ( \inst1|inst6|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(6),
	dataf => \inst1|inst6|ALT_INV_AC\(6),
	cin => \inst1|inst6|Add0~18\,
	sumout => \inst1|inst6|Add0~13_sumout\,
	cout => \inst1|inst6|Add0~14\);

-- Location: LABCELL_X45_Y21_N24
\inst1|inst6|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~9_sumout\ = SUM(( \inst1|inst6|AC\(7) ) + ( !\inst1|inst6|MEMORY|auto_generated|q_a\(7) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|Add0~14\ ))
-- \inst1|inst6|Add0~10\ = CARRY(( \inst1|inst6|AC\(7) ) + ( !\inst1|inst6|MEMORY|auto_generated|q_a\(7) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111010010001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datad => \inst1|inst6|ALT_INV_AC\(7),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(7),
	cin => \inst1|inst6|Add0~14\,
	sumout => \inst1|inst6|Add0~9_sumout\,
	cout => \inst1|inst6|Add0~10\);

-- Location: LABCELL_X45_Y21_N27
\inst1|inst6|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~5_sumout\ = SUM(( \inst1|inst6|AC\(8) ) + ( !\inst1|inst6|MEMORY|auto_generated|q_a\(8) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|Add0~10\ ))
-- \inst1|inst6|Add0~6\ = CARRY(( \inst1|inst6|AC\(8) ) + ( !\inst1|inst6|MEMORY|auto_generated|q_a\(8) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100101101001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(8),
	datad => \inst1|inst6|ALT_INV_AC\(8),
	cin => \inst1|inst6|Add0~10\,
	sumout => \inst1|inst6|Add0~5_sumout\,
	cout => \inst1|inst6|Add0~6\);

-- Location: LABCELL_X40_Y21_N39
\inst1|inst6|Selector18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector18~1_combout\ = ( \inst1|inst6|Add0~5_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(8))) # (\inst1|inst6|AC[9]~3_combout\))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(8))))) ) ) # ( !\inst1|inst6|Add0~5_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (!\inst1|inst6|AC[9]~3_combout\ & (\inst1|inst6|MEMORY|auto_generated|q_a\(8)))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~3_combout\,
	datab => \inst1|inst6|ALT_INV_AC[9]~1_combout\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(8),
	datad => \inst1|inst6|ALT_INV_AC_SAVED\(8),
	dataf => \inst1|inst6|ALT_INV_Add0~5_sumout\,
	combout => \inst1|inst6|Selector18~1_combout\);

-- Location: LABCELL_X42_Y19_N15
\inst1|inst8|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst8|Equal0~0_combout\ = (!\inst1|inst6|IR\(2) & !\inst1|inst6|IR\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_IR\(2),
	datad => \inst1|inst6|ALT_INV_IR\(1),
	combout => \inst1|inst8|Equal0~0_combout\);

-- Location: LABCELL_X42_Y19_N45
\inst1|inst8|Equal0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst8|Equal0~combout\ = LCELL(( \inst1|inst8|Equal0~0_combout\ & ( (\inst1|IO_DATA[0]~8_combout\ & (!\inst1|inst6|IR\(3) & !\inst1|inst6|IR\(0))) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_IO_DATA[0]~8_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(3),
	datac => \inst1|inst6|ALT_INV_IR\(0),
	dataf => \inst1|inst8|ALT_INV_Equal0~0_combout\,
	combout => \inst1|inst8|Equal0~combout\);

-- Location: IOIBUF_X89_Y20_N95
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: FF_X42_Y20_N55
\inst1|inst9|B_DI[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal6~combout\,
	asdata => \SW[8]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst9|B_DI\(2));

-- Location: LABCELL_X42_Y20_N0
\inst1|IO_DATA[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[2]~7_combout\ = ( \inst1|inst8|Equal6~combout\ & ( \inst1|inst9|B_DI\(2) ) ) # ( !\inst1|inst8|Equal6~combout\ & ( \inst1|inst9|B_DI\(2) & ( (\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(2)) ) ) ) # ( \inst1|inst8|Equal6~combout\ & ( 
-- !\inst1|inst9|B_DI\(2) & ( (\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(2)) ) ) ) # ( !\inst1|inst8|Equal6~combout\ & ( !\inst1|inst9|B_DI\(2) & ( (\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	datab => \inst1|inst6|ALT_INV_AC\(2),
	datae => \inst1|inst8|ALT_INV_Equal6~combout\,
	dataf => \inst1|inst9|ALT_INV_B_DI\(2),
	combout => \inst1|IO_DATA[2]~7_combout\);

-- Location: FF_X40_Y20_N2
\inst1|inst6|AC_SAVED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|AC\(2),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC_SAVED\(2));

-- Location: MLABCELL_X47_Y21_N57
\inst1|inst6|Add0~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~64_combout\ = ( \inst1|inst6|STATE.CU_INSTR~q\ ) # ( !\inst1|inst6|STATE.CU_INSTR~q\ & ( !\inst1|inst6|IR\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_IR\(13),
	dataf => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	combout => \inst1|inst6|Add0~64_combout\);

-- Location: LABCELL_X45_Y21_N0
\inst1|inst6|Add0~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~67_cout\ = CARRY(( VCC ) + ( (!\inst1|inst6|STATE.CU_INSTR~q\ & (!\inst1|inst6|IR\(12) & !\inst1|inst6|IR\(11))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datac => \inst1|inst6|ALT_INV_IR\(12),
	dataf => \inst1|inst6|ALT_INV_IR\(11),
	cin => GND,
	cout => \inst1|inst6|Add0~67_cout\);

-- Location: LABCELL_X45_Y21_N3
\inst1|inst6|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~37_sumout\ = SUM(( \inst1|inst6|AC\(0) ) + ( !\inst1|inst6|MEMORY|auto_generated|q_a\(0) $ (\inst1|inst6|Add0~64_combout\) ) + ( \inst1|inst6|Add0~67_cout\ ))
-- \inst1|inst6|Add0~38\ = CARRY(( \inst1|inst6|AC\(0) ) + ( !\inst1|inst6|MEMORY|auto_generated|q_a\(0) $ (\inst1|inst6|Add0~64_combout\) ) + ( \inst1|inst6|Add0~67_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(0),
	datac => \inst1|inst6|ALT_INV_Add0~64_combout\,
	datad => \inst1|inst6|ALT_INV_AC\(0),
	cin => \inst1|inst6|Add0~67_cout\,
	sumout => \inst1|inst6|Add0~37_sumout\,
	cout => \inst1|inst6|Add0~38\);

-- Location: LABCELL_X45_Y21_N6
\inst1|inst6|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~33_sumout\ = SUM(( \inst1|inst6|AC\(1) ) + ( !\inst1|inst6|MEMORY|auto_generated|q_a\(1) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|Add0~38\ ))
-- \inst1|inst6|Add0~34\ = CARRY(( \inst1|inst6|AC\(1) ) + ( !\inst1|inst6|MEMORY|auto_generated|q_a\(1) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100101101001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(1),
	datad => \inst1|inst6|ALT_INV_AC\(1),
	cin => \inst1|inst6|Add0~38\,
	sumout => \inst1|inst6|Add0~33_sumout\,
	cout => \inst1|inst6|Add0~34\);

-- Location: LABCELL_X45_Y21_N9
\inst1|inst6|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~29_sumout\ = SUM(( \inst1|inst6|AC\(2) ) + ( !\inst1|inst6|MEMORY|auto_generated|q_a\(2) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|Add0~34\ ))
-- \inst1|inst6|Add0~30\ = CARRY(( \inst1|inst6|AC\(2) ) + ( !\inst1|inst6|MEMORY|auto_generated|q_a\(2) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100101101001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(2),
	datad => \inst1|inst6|ALT_INV_AC\(2),
	cin => \inst1|inst6|Add0~34\,
	sumout => \inst1|inst6|Add0~29_sumout\,
	cout => \inst1|inst6|Add0~30\);

-- Location: LABCELL_X40_Y20_N0
\inst1|inst6|Selector24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector24~1_combout\ = ( \inst1|inst6|Add0~29_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(2))) # (\inst1|inst6|AC[9]~3_combout\))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(2))))) ) ) # ( !\inst1|inst6|Add0~29_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (!\inst1|inst6|AC[9]~3_combout\ & (\inst1|inst6|MEMORY|auto_generated|q_a\(2)))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~1_combout\,
	datab => \inst1|inst6|ALT_INV_AC[9]~3_combout\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(2),
	datad => \inst1|inst6|ALT_INV_AC_SAVED\(2),
	dataf => \inst1|inst6|ALT_INV_Add0~29_sumout\,
	combout => \inst1|inst6|Selector24~1_combout\);

-- Location: LABCELL_X45_Y19_N30
\inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23_combout\ = ( \inst1|inst6|AC\(4) & ( (!\inst1|inst6|IR\(0)) # ((!\inst1|inst6|IR\(4) & ((\inst1|inst6|AC\(3)))) # (\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(5)))) ) ) # ( !\inst1|inst6|AC\(4) & ( 
-- (\inst1|inst6|IR\(0) & ((!\inst1|inst6|IR\(4) & ((\inst1|inst6|AC\(3)))) # (\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(0),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(5),
	datad => \inst1|inst6|ALT_INV_AC\(3),
	dataf => \inst1|inst6|ALT_INV_AC\(4),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23_combout\);

-- Location: LABCELL_X43_Y21_N12
\inst1|inst6|SHIFTER|auto_generated|sbit_w[18]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[18]~28_combout\ = ( \inst1|inst6|AC\(3) & ( \inst1|inst6|IR\(0) & ( (\inst1|inst6|AC\(1)) # (\inst1|inst6|IR\(4)) ) ) ) # ( !\inst1|inst6|AC\(3) & ( \inst1|inst6|IR\(0) & ( (!\inst1|inst6|IR\(4) & 
-- \inst1|inst6|AC\(1)) ) ) ) # ( \inst1|inst6|AC\(3) & ( !\inst1|inst6|IR\(0) & ( \inst1|inst6|AC\(2) ) ) ) # ( !\inst1|inst6|AC\(3) & ( !\inst1|inst6|IR\(0) & ( \inst1|inst6|AC\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(4),
	datab => \inst1|inst6|ALT_INV_AC\(1),
	datac => \inst1|inst6|ALT_INV_AC\(2),
	datae => \inst1|inst6|ALT_INV_AC\(3),
	dataf => \inst1|inst6|ALT_INV_IR\(0),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[18]~28_combout\);

-- Location: LABCELL_X43_Y22_N15
\inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~48_combout\ = (\inst1|inst6|AC\(0) & !\inst1|inst6|IR\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_AC\(0),
	datad => \inst1|inst6|ALT_INV_IR\(0),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~48_combout\);

-- Location: LABCELL_X43_Y22_N33
\inst1|inst6|SHIFTER|auto_generated|sbit_w[34]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[34]~64_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~48_combout\ & ( (!\inst1|inst6|IR\(1) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[18]~28_combout\)))) # (\inst1|inst6|IR\(1) & 
-- ((!\inst1|inst6|IR\(4)) # ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23_combout\)))) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~48_combout\ & ( (!\inst1|inst6|IR\(1) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[18]~28_combout\)))) # 
-- (\inst1|inst6|IR\(1) & (\inst1|inst6|IR\(4) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[20]~23_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[18]~28_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[32]~48_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[34]~64_combout\);

-- Location: LABCELL_X46_Y21_N0
\inst1|IO_DATA[12]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[12]~16_combout\ = ( \inst1|inst6|IO_WRITE_INT~q\ & ( \inst1|inst6|AC\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(12),
	dataf => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	combout => \inst1|IO_DATA[12]~16_combout\);

-- Location: LABCELL_X43_Y21_N0
\inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~24_combout\ = ( \inst1|inst6|IR\(0) & ( (\inst1|inst6|IR\(4) & (\inst1|inst6|IR\(1) & \inst1|inst6|AC\(7))) ) ) # ( !\inst1|inst6|IR\(0) & ( (\inst1|inst6|IR\(4) & (\inst1|inst6|IR\(1) & \inst1|inst6|AC\(6))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(4),
	datab => \inst1|inst6|ALT_INV_IR\(1),
	datac => \inst1|inst6|ALT_INV_AC\(7),
	datad => \inst1|inst6|ALT_INV_AC\(6),
	dataf => \inst1|inst6|ALT_INV_IR\(0),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~24_combout\);

-- Location: LABCELL_X43_Y21_N45
\inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~56_combout\ = ( \inst1|inst6|IR\(2) & ( !\inst1|inst6|IR\(0) & ( (!\inst1|inst6|IR\(4) & (!\inst1|inst6|IR\(1) & \inst1|inst6|AC\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_IR\(1),
	datad => \inst1|inst6|ALT_INV_AC\(0),
	datae => \inst1|inst6|ALT_INV_IR\(2),
	dataf => \inst1|inst6|ALT_INV_IR\(0),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~56_combout\);

-- Location: LABCELL_X43_Y21_N3
\inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~25_combout\ = ( \inst1|inst6|AC\(2) & ( (!\inst1|inst6|IR\(4) & (\inst1|inst6|IR\(1) & ((!\inst1|inst6|IR\(0)) # (\inst1|inst6|AC\(1))))) ) ) # ( !\inst1|inst6|AC\(2) & ( (!\inst1|inst6|IR\(4) & 
-- (\inst1|inst6|IR\(1) & (\inst1|inst6|IR\(0) & \inst1|inst6|AC\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000100000001000100010000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(4),
	datab => \inst1|inst6|ALT_INV_IR\(1),
	datac => \inst1|inst6|ALT_INV_IR\(0),
	datad => \inst1|inst6|ALT_INV_AC\(1),
	dataf => \inst1|inst6|ALT_INV_AC\(2),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~25_combout\);

-- Location: LABCELL_X43_Y21_N39
\inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~57_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~25_combout\ & ( \inst1|inst6|IR\(1) & ( (!\inst1|inst6|IR\(2)) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~56_combout\) ) ) ) # ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~25_combout\ & ( \inst1|inst6|IR\(1) & ( ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~24_combout\ & !\inst1|inst6|IR\(2))) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~56_combout\) ) ) ) # ( 
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~25_combout\ & ( !\inst1|inst6|IR\(1) & ( (!\inst1|inst6|IR\(2)) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~56_combout\) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~25_combout\ & ( 
-- !\inst1|inst6|IR\(1) & ( ((!\inst1|inst6|IR\(2) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23_combout\) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~24_combout\)))) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~56_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001111110011111100111111001101110011011100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[36]~24_combout\,
	datab => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[52]~56_combout\,
	datac => \inst1|inst6|ALT_INV_IR\(2),
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[20]~23_combout\,
	datae => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[36]~25_combout\,
	dataf => \inst1|inst6|ALT_INV_IR\(1),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~57_combout\);

-- Location: LABCELL_X43_Y21_N6
\inst1|inst6|SHIFTER|auto_generated|sbit_w[22]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[22]~17_combout\ = ( \inst1|inst6|AC\(5) & ( \inst1|inst6|IR\(0) & ( (!\inst1|inst6|IR\(4)) # (\inst1|inst6|AC\(7)) ) ) ) # ( !\inst1|inst6|AC\(5) & ( \inst1|inst6|IR\(0) & ( (\inst1|inst6|AC\(7) & 
-- \inst1|inst6|IR\(4)) ) ) ) # ( \inst1|inst6|AC\(5) & ( !\inst1|inst6|IR\(0) & ( \inst1|inst6|AC\(6) ) ) ) # ( !\inst1|inst6|AC\(5) & ( !\inst1|inst6|IR\(0) & ( \inst1|inst6|AC\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(7),
	datab => \inst1|inst6|ALT_INV_AC\(6),
	datad => \inst1|inst6|ALT_INV_IR\(4),
	datae => \inst1|inst6|ALT_INV_AC\(5),
	dataf => \inst1|inst6|ALT_INV_IR\(0),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[22]~17_combout\);

-- Location: LABCELL_X46_Y19_N45
\inst1|inst6|SHIFTER|auto_generated|sbit_w[26]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[26]~16_combout\ = ( \inst1|inst6|AC\(9) & ( (!\inst1|inst6|IR\(0) & (((\inst1|inst6|AC\(10))))) # (\inst1|inst6|IR\(0) & ((!\inst1|inst6|IR\(4)) # ((\inst1|inst6|AC\(11))))) ) ) # ( !\inst1|inst6|AC\(9) & ( 
-- (!\inst1|inst6|IR\(0) & (((\inst1|inst6|AC\(10))))) # (\inst1|inst6|IR\(0) & (\inst1|inst6|IR\(4) & ((\inst1|inst6|AC\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(0),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(10),
	datad => \inst1|inst6|ALT_INV_AC\(11),
	dataf => \inst1|inst6|ALT_INV_AC\(9),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[26]~16_combout\);

-- Location: LABCELL_X46_Y19_N42
\inst1|inst6|SHIFTER|auto_generated|sbit_w[24]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[24]~15_combout\ = ( \inst1|inst6|AC\(8) & ( (!\inst1|inst6|IR\(0)) # ((!\inst1|inst6|IR\(4) & ((\inst1|inst6|AC\(7)))) # (\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(9)))) ) ) # ( !\inst1|inst6|AC\(8) & ( 
-- (\inst1|inst6|IR\(0) & ((!\inst1|inst6|IR\(4) & ((\inst1|inst6|AC\(7)))) # (\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(0),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(9),
	datad => \inst1|inst6|ALT_INV_AC\(7),
	dataf => \inst1|inst6|ALT_INV_AC\(8),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[24]~15_combout\);

-- Location: LABCELL_X45_Y20_N6
\inst1|inst6|SHIFTER|auto_generated|sbit_w[40]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[40]~18_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[24]~15_combout\ & ( (!\inst1|inst6|IR\(1)) # ((!\inst1|inst6|IR\(4) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[22]~17_combout\)) # 
-- (\inst1|inst6|IR\(4) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[26]~16_combout\)))) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[24]~15_combout\ & ( (\inst1|inst6|IR\(1) & ((!\inst1|inst6|IR\(4) & 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[22]~17_combout\)) # (\inst1|inst6|IR\(4) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[26]~16_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[22]~17_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[26]~16_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[24]~15_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[40]~18_combout\);

-- Location: LABCELL_X45_Y20_N36
\inst1|inst6|SHIFTER|auto_generated|sbit_w[76]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[76]~95_combout\ = ( !\inst1|inst6|IR\(3) & ( (((\inst1|inst6|IR\(2) & (!\inst1|inst6|IR\(4) & \inst1|inst6|SHIFTER|auto_generated|sbit_w[40]~18_combout\))) # 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[60]~55_combout\)) ) ) # ( \inst1|inst6|IR\(3) & ( ((!\inst1|inst6|IR\(4) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~57_combout\)) # (\inst1|inst6|IR\(4) & (((\inst1|inst6|AC\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111001100110000111101011111000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(2),
	datab => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[52]~57_combout\,
	datac => \inst1|inst6|ALT_INV_AC\(15),
	datad => \inst1|inst6|ALT_INV_IR\(4),
	datae => \inst1|inst6|ALT_INV_IR\(3),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[40]~18_combout\,
	datag => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[60]~55_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[76]~95_combout\);

-- Location: LABCELL_X46_Y21_N3
\inst1|inst6|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector14~0_combout\ = ( \inst1|inst6|IR\(14) & ( (!\inst1|inst6|AC\(12) & (\inst1|inst6|MEMORY|auto_generated|q_a\(12) & (\inst1|inst6|IR\(12)))) # (\inst1|inst6|AC\(12) & ((!\inst1|inst6|MEMORY|auto_generated|q_a\(12) & 
-- (\inst1|inst6|IR\(12))) # (\inst1|inst6|MEMORY|auto_generated|q_a\(12) & ((!\inst1|inst6|IR\(12)) # (!\inst1|inst6|IR\(11)))))) ) ) # ( !\inst1|inst6|IR\(14) & ( (!\inst1|inst6|AC\(12) & (\inst1|inst6|MEMORY|auto_generated|q_a\(12))) # 
-- (\inst1|inst6|AC\(12) & ((!\inst1|inst6|MEMORY|auto_generated|q_a\(12) & (\inst1|inst6|IR\(12))) # (\inst1|inst6|MEMORY|auto_generated|q_a\(12) & ((!\inst1|inst6|IR\(12)) # (!\inst1|inst6|IR\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110110001101110011011000010111000101100001011100010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(12),
	datab => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	datac => \inst1|inst6|ALT_INV_IR\(12),
	datad => \inst1|inst6|ALT_INV_IR\(11),
	dataf => \inst1|inst6|ALT_INV_IR\(14),
	combout => \inst1|inst6|Selector14~0_combout\);

-- Location: LABCELL_X43_Y18_N33
\inst1|inst6|Selector15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector15~2_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(15) & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(11) & (\inst1|inst6|STATE.CU_INSTR~q\ & \inst1|inst6|MEMORY|auto_generated|q_a\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	datac => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(10),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	combout => \inst1|inst6|Selector15~2_combout\);

-- Location: LABCELL_X46_Y21_N51
\inst1|inst6|Selector15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector15~1_combout\ = ( \inst1|inst6|STATE.CU_INSTR~q\ & ( (\inst1|inst6|STATE.RESET_PC~q\ & !\inst1|inst6|MEMORY|auto_generated|q_a\(15)) ) ) # ( !\inst1|inst6|STATE.CU_INSTR~q\ & ( \inst1|inst6|STATE.RESET_PC~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_STATE.RESET_PC~q\,
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	combout => \inst1|inst6|Selector15~1_combout\);

-- Location: FF_X46_Y21_N20
\inst1|inst6|AC_SAVED[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|AC\(12),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC_SAVED\(12));

-- Location: LABCELL_X45_Y21_N30
\inst1|inst6|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~1_sumout\ = SUM(( !\inst1|inst6|MEMORY|auto_generated|q_a\(9) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|AC\(9) ) + ( \inst1|inst6|Add0~6\ ))
-- \inst1|inst6|Add0~2\ = CARRY(( !\inst1|inst6|MEMORY|auto_generated|q_a\(9) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|AC\(9) ) + ( \inst1|inst6|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|ALT_INV_AC\(9),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(9),
	cin => \inst1|inst6|Add0~6\,
	sumout => \inst1|inst6|Add0~1_sumout\,
	cout => \inst1|inst6|Add0~2\);

-- Location: LABCELL_X45_Y21_N33
\inst1|inst6|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~41_sumout\ = SUM(( !\inst1|inst6|MEMORY|auto_generated|q_a\(10) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|AC\(10) ) + ( \inst1|inst6|Add0~2\ ))
-- \inst1|inst6|Add0~42\ = CARRY(( !\inst1|inst6|MEMORY|auto_generated|q_a\(10) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|AC\(10) ) + ( \inst1|inst6|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|ALT_INV_AC\(10),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(10),
	cin => \inst1|inst6|Add0~2\,
	sumout => \inst1|inst6|Add0~41_sumout\,
	cout => \inst1|inst6|Add0~42\);

-- Location: LABCELL_X45_Y21_N36
\inst1|inst6|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~45_sumout\ = SUM(( (!\inst1|inst6|STATE.CU_INSTR~q\ & (!\inst1|inst6|IR\(13) $ ((!\inst1|inst6|MEMORY|auto_generated|q_a\(11))))) # (\inst1|inst6|STATE.CU_INSTR~q\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(10))))) ) + ( 
-- \inst1|inst6|AC\(11) ) + ( \inst1|inst6|Add0~42\ ))
-- \inst1|inst6|Add0~46\ = CARRY(( (!\inst1|inst6|STATE.CU_INSTR~q\ & (!\inst1|inst6|IR\(13) $ ((!\inst1|inst6|MEMORY|auto_generated|q_a\(11))))) # (\inst1|inst6|STATE.CU_INSTR~q\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(10))))) ) + ( 
-- \inst1|inst6|AC\(11) ) + ( \inst1|inst6|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010100001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(10),
	dataf => \inst1|inst6|ALT_INV_AC\(11),
	cin => \inst1|inst6|Add0~42\,
	sumout => \inst1|inst6|Add0~45_sumout\,
	cout => \inst1|inst6|Add0~46\);

-- Location: LABCELL_X45_Y21_N39
\inst1|inst6|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~49_sumout\ = SUM(( (!\inst1|inst6|STATE.CU_INSTR~q\ & (!\inst1|inst6|IR\(13) $ ((!\inst1|inst6|MEMORY|auto_generated|q_a\(12))))) # (\inst1|inst6|STATE.CU_INSTR~q\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(10))))) ) + ( 
-- \inst1|inst6|AC\(12) ) + ( \inst1|inst6|Add0~46\ ))
-- \inst1|inst6|Add0~50\ = CARRY(( (!\inst1|inst6|STATE.CU_INSTR~q\ & (!\inst1|inst6|IR\(13) $ ((!\inst1|inst6|MEMORY|auto_generated|q_a\(12))))) # (\inst1|inst6|STATE.CU_INSTR~q\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(10))))) ) + ( 
-- \inst1|inst6|AC\(12) ) + ( \inst1|inst6|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010100001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(10),
	dataf => \inst1|inst6|ALT_INV_AC\(12),
	cin => \inst1|inst6|Add0~46\,
	sumout => \inst1|inst6|Add0~49_sumout\,
	cout => \inst1|inst6|Add0~50\);

-- Location: LABCELL_X46_Y21_N18
\inst1|inst6|Selector14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector14~1_combout\ = ( \inst1|inst6|Add0~49_sumout\ & ( (!\inst1|inst6|Selector15~2_combout\ & (!\inst1|inst6|Selector15~1_combout\ & ((!\inst1|inst6|AC[9]~1_combout\) # (!\inst1|inst6|AC_SAVED\(12))))) ) ) # ( 
-- !\inst1|inst6|Add0~49_sumout\ & ( (!\inst1|inst6|Selector15~2_combout\ & ((!\inst1|inst6|AC[9]~1_combout\) # (!\inst1|inst6|AC_SAVED\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001000110011001000100011000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~1_combout\,
	datab => \inst1|inst6|ALT_INV_Selector15~2_combout\,
	datac => \inst1|inst6|ALT_INV_Selector15~1_combout\,
	datad => \inst1|inst6|ALT_INV_AC_SAVED\(12),
	dataf => \inst1|inst6|ALT_INV_Add0~49_sumout\,
	combout => \inst1|inst6|Selector14~1_combout\);

-- Location: LABCELL_X46_Y21_N36
\inst1|inst6|Selector14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector14~2_combout\ = ( \inst1|inst6|Selector14~0_combout\ & ( \inst1|inst6|Selector14~1_combout\ & ( (!\inst1|inst6|AC[11]~9_combout\ & (\inst1|inst6|AC[11]~10_combout\)) # (\inst1|inst6|AC[11]~9_combout\ & 
-- ((!\inst1|inst6|AC[11]~10_combout\ & (\inst1|IO_DATA[12]~16_combout\)) # (\inst1|inst6|AC[11]~10_combout\ & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[76]~95_combout\))))) ) ) ) # ( !\inst1|inst6|Selector14~0_combout\ & ( 
-- \inst1|inst6|Selector14~1_combout\ & ( (\inst1|inst6|AC[11]~9_combout\ & ((!\inst1|inst6|AC[11]~10_combout\ & (\inst1|IO_DATA[12]~16_combout\)) # (\inst1|inst6|AC[11]~10_combout\ & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[76]~95_combout\))))) ) ) ) # 
-- ( \inst1|inst6|Selector14~0_combout\ & ( !\inst1|inst6|Selector14~1_combout\ & ( (!\inst1|inst6|AC[11]~9_combout\) # ((!\inst1|inst6|AC[11]~10_combout\ & (\inst1|IO_DATA[12]~16_combout\)) # (\inst1|inst6|AC[11]~10_combout\ & 
-- ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[76]~95_combout\)))) ) ) ) # ( !\inst1|inst6|Selector14~0_combout\ & ( !\inst1|inst6|Selector14~1_combout\ & ( (!\inst1|inst6|AC[11]~9_combout\ & (!\inst1|inst6|AC[11]~10_combout\)) # 
-- (\inst1|inst6|AC[11]~9_combout\ & ((!\inst1|inst6|AC[11]~10_combout\ & (\inst1|IO_DATA[12]~16_combout\)) # (\inst1|inst6|AC[11]~10_combout\ & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[76]~95_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010011101101011101011111100000100000101010010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[11]~9_combout\,
	datab => \inst1|inst6|ALT_INV_AC[11]~10_combout\,
	datac => \inst1|ALT_INV_IO_DATA[12]~16_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[76]~95_combout\,
	datae => \inst1|inst6|ALT_INV_Selector14~0_combout\,
	dataf => \inst1|inst6|ALT_INV_Selector14~1_combout\,
	combout => \inst1|inst6|Selector14~2_combout\);

-- Location: LABCELL_X35_Y19_N36
\inst1|inst6|AC[9]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|AC[9]~5_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(14) & ( (!\inst1|inst6|MEMORY|auto_generated|q_a\(15) & (!\inst1|inst6|MEMORY|auto_generated|q_a\(12) & \inst1|inst6|MEMORY|auto_generated|q_a\(11))) ) ) # ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(14) & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(15) & \inst1|inst6|MEMORY|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	datab => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(14),
	combout => \inst1|inst6|AC[9]~5_combout\);

-- Location: LABCELL_X36_Y19_N24
\inst1|inst6|AC[9]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|AC[9]~7_combout\ = ( \inst1|inst6|STATE.CU_INSTR~q\ & ( (\inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0) & \KEY[0]~input_o\) ) ) # ( !\inst1|inst6|STATE.CU_INSTR~q\ & ( (\inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0) & 
-- (\KEY[0]~input_o\ & ((!\inst1|inst6|STATE.RESET_PC~q\) # (\inst1|inst6|STATE.CU_DATA~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000001000100010000000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst1|trainpll_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \inst1|inst6|ALT_INV_STATE.CU_DATA~DUPLICATE_q\,
	datad => \inst1|inst6|ALT_INV_STATE.RESET_PC~q\,
	dataf => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	combout => \inst1|inst6|AC[9]~7_combout\);

-- Location: LABCELL_X36_Y19_N21
\inst1|inst6|AC[9]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|AC[9]~4_combout\ = ( \inst1|inst6|INT_REQ_SYNC\(1) & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(13) & \inst1|inst6|GIE~q\) ) ) # ( !\inst1|inst6|INT_REQ_SYNC\(1) & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(13) & 
-- ((!\inst1|inst6|INT_REQ_SYNC\(0)) # (\inst1|inst6|GIE~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010001010100010101000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(13),
	datab => \inst1|inst6|ALT_INV_GIE~q\,
	datac => \inst1|inst6|ALT_INV_INT_REQ_SYNC\(0),
	dataf => \inst1|inst6|ALT_INV_INT_REQ_SYNC\(1),
	combout => \inst1|inst6|AC[9]~4_combout\);

-- Location: LABCELL_X43_Y18_N45
\inst1|inst6|AC[9]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|AC[9]~6_combout\ = ( \inst1|inst6|IR\(13) & ( (!\inst1|inst6|IR\(15) & (!\inst1|inst6|IR\(11) & !\inst1|inst6|IR\(12))) ) ) # ( !\inst1|inst6|IR\(13) & ( (!\inst1|inst6|IR\(11) & (\inst1|inst6|IR\(12) & (!\inst1|inst6|IR\(14) $ 
-- (!\inst1|inst6|IR\(15))))) # (\inst1|inst6|IR\(11) & (((!\inst1|inst6|IR\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001101100000011000110110011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(14),
	datab => \inst1|inst6|ALT_INV_IR\(15),
	datac => \inst1|inst6|ALT_INV_IR\(11),
	datad => \inst1|inst6|ALT_INV_IR\(12),
	dataf => \inst1|inst6|ALT_INV_IR\(13),
	combout => \inst1|inst6|AC[9]~6_combout\);

-- Location: LABCELL_X35_Y19_N24
\inst1|inst6|AC[9]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|AC[9]~8_combout\ = ( \inst1|inst6|AC[9]~4_combout\ & ( \inst1|inst6|AC[9]~6_combout\ & ( (\inst1|inst6|AC[9]~7_combout\ & ((!\inst1|inst6|STATE.CU_INSTR~q\) # (\inst1|inst6|AC[9]~5_combout\))) ) ) ) # ( !\inst1|inst6|AC[9]~4_combout\ & ( 
-- \inst1|inst6|AC[9]~6_combout\ & ( (!\inst1|inst6|STATE.CU_INSTR~q\ & \inst1|inst6|AC[9]~7_combout\) ) ) ) # ( \inst1|inst6|AC[9]~4_combout\ & ( !\inst1|inst6|AC[9]~6_combout\ & ( (!\inst1|inst6|STATE.CU_DATA~DUPLICATE_q\ & (\inst1|inst6|AC[9]~7_combout\ & 
-- ((!\inst1|inst6|STATE.CU_INSTR~q\) # (\inst1|inst6|AC[9]~5_combout\)))) ) ) ) # ( !\inst1|inst6|AC[9]~4_combout\ & ( !\inst1|inst6|AC[9]~6_combout\ & ( (!\inst1|inst6|STATE.CU_DATA~DUPLICATE_q\ & (!\inst1|inst6|STATE.CU_INSTR~q\ & 
-- \inst1|inst6|AC[9]~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100010000000000111100000000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~5_combout\,
	datab => \inst1|inst6|ALT_INV_STATE.CU_DATA~DUPLICATE_q\,
	datac => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datad => \inst1|inst6|ALT_INV_AC[9]~7_combout\,
	datae => \inst1|inst6|ALT_INV_AC[9]~4_combout\,
	dataf => \inst1|inst6|ALT_INV_AC[9]~6_combout\,
	combout => \inst1|inst6|AC[9]~8_combout\);

-- Location: FF_X46_Y21_N38
\inst1|inst6|AC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector14~2_combout\,
	ena => \inst1|inst6|AC[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC\(12));

-- Location: LABCELL_X46_Y19_N15
\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~41_combout\ = ( \inst1|inst6|AC\(13) & ( (\inst1|inst6|IR\(4) & (\inst1|inst6|IR\(1) & ((\inst1|inst6|AC\(12)) # (\inst1|inst6|IR\(0))))) ) ) # ( !\inst1|inst6|AC\(13) & ( (!\inst1|inst6|IR\(0) & 
-- (\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(12) & \inst1|inst6|IR\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000100110000000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(0),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(12),
	datad => \inst1|inst6|ALT_INV_IR\(1),
	dataf => \inst1|inst6|ALT_INV_AC\(13),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~41_combout\);

-- Location: LABCELL_X46_Y19_N12
\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~42_combout\ = ( \inst1|inst6|AC\(8) & ( (!\inst1|inst6|IR\(4) & (\inst1|inst6|IR\(1) & ((!\inst1|inst6|IR\(0)) # (\inst1|inst6|AC\(7))))) ) ) # ( !\inst1|inst6|AC\(8) & ( (\inst1|inst6|IR\(0) & 
-- (!\inst1|inst6|IR\(4) & (\inst1|inst6|IR\(1) & \inst1|inst6|AC\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000001000000011000000100000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(0),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_IR\(1),
	datad => \inst1|inst6|ALT_INV_AC\(7),
	dataf => \inst1|inst6|ALT_INV_AC\(8),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~42_combout\);

-- Location: LABCELL_X43_Y22_N6
\inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~65_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~43_combout\ & ( (\inst1|inst6|IR\(2) & (\inst1|inst6|IR\(4) & ((!\inst1|inst6|IR\(1)) # (\inst1|inst6|AC\(15))))) ) ) # ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~43_combout\ & ( (\inst1|inst6|IR\(1) & (\inst1|inst6|IR\(2) & (\inst1|inst6|AC\(15) & \inst1|inst6|IR\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000001000110000000000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(2),
	datac => \inst1|inst6|ALT_INV_AC\(15),
	datad => \inst1|inst6|ALT_INV_IR\(4),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[30]~43_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~65_combout\);

-- Location: LABCELL_X43_Y22_N12
\inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~66_combout\ = ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~65_combout\ & ( ((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~40_combout\ & (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~41_combout\ & 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~42_combout\))) # (\inst1|inst6|IR\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001100110011101100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~40_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(2),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~41_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~42_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[58]~65_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~66_combout\);

-- Location: LABCELL_X45_Y20_N9
\inst1|inst6|SHIFTER|auto_generated|sbit_w[38]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[38]~63_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23_combout\ & ( (!\inst1|inst6|IR\(1) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[22]~17_combout\)))) # (\inst1|inst6|IR\(1) & 
-- ((!\inst1|inst6|IR\(4)) # ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[24]~15_combout\)))) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23_combout\ & ( (!\inst1|inst6|IR\(1) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[22]~17_combout\)))) # 
-- (\inst1|inst6|IR\(1) & (\inst1|inst6|IR\(4) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[24]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[24]~15_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[22]~17_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[20]~23_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[38]~63_combout\);

-- Location: LABCELL_X43_Y22_N48
\inst1|inst6|SHIFTER|auto_generated|sbit_w[66]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[66]~67_combout\ = ( \inst1|inst6|IR\(4) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[38]~63_combout\ & ( (!\inst1|inst6|IR\(3) & (((\inst1|inst6|IR\(2))) # 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[34]~64_combout\))) # (\inst1|inst6|IR\(3) & (((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~66_combout\)))) ) ) ) # ( !\inst1|inst6|IR\(4) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[38]~63_combout\ & ( 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[34]~64_combout\ & (!\inst1|inst6|IR\(2) & !\inst1|inst6|IR\(3))) ) ) ) # ( \inst1|inst6|IR\(4) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[38]~63_combout\ & ( (!\inst1|inst6|IR\(3) & 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[34]~64_combout\ & (!\inst1|inst6|IR\(2)))) # (\inst1|inst6|IR\(3) & (((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~66_combout\)))) ) ) ) # ( !\inst1|inst6|IR\(4) & ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[38]~63_combout\ & ( (\inst1|inst6|SHIFTER|auto_generated|sbit_w[34]~64_combout\ & (!\inst1|inst6|IR\(2) & !\inst1|inst6|IR\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001001111000001000100000000000111011111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[34]~64_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(2),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[58]~66_combout\,
	datad => \inst1|inst6|ALT_INV_IR\(3),
	datae => \inst1|inst6|ALT_INV_IR\(4),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[38]~63_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[66]~67_combout\);

-- Location: LABCELL_X40_Y20_N18
\inst1|inst6|Selector24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector24~0_combout\ = ( \inst1|inst6|IR\(11) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[66]~67_combout\ & ( ((!\inst1|inst6|MEMORY|auto_generated|q_a\(2) & (\inst1|inst6|IR\(12) & \inst1|inst6|AC\(2))) # 
-- (\inst1|inst6|MEMORY|auto_generated|q_a\(2) & (!\inst1|inst6|IR\(12) $ (!\inst1|inst6|AC\(2))))) # (\inst1|inst6|IR\(13)) ) ) ) # ( !\inst1|inst6|IR\(11) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[66]~67_combout\ & ( 
-- ((!\inst1|inst6|MEMORY|auto_generated|q_a\(2) & (\inst1|inst6|IR\(12) & \inst1|inst6|AC\(2))) # (\inst1|inst6|MEMORY|auto_generated|q_a\(2) & ((\inst1|inst6|AC\(2)) # (\inst1|inst6|IR\(12))))) # (\inst1|inst6|IR\(13)) ) ) ) # ( \inst1|inst6|IR\(11) & ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[66]~67_combout\ & ( (!\inst1|inst6|IR\(13) & ((!\inst1|inst6|MEMORY|auto_generated|q_a\(2) & (\inst1|inst6|IR\(12) & \inst1|inst6|AC\(2))) # (\inst1|inst6|MEMORY|auto_generated|q_a\(2) & (!\inst1|inst6|IR\(12) $ 
-- (!\inst1|inst6|AC\(2)))))) ) ) ) # ( !\inst1|inst6|IR\(11) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[66]~67_combout\ & ( (!\inst1|inst6|IR\(13) & ((!\inst1|inst6|MEMORY|auto_generated|q_a\(2) & (\inst1|inst6|IR\(12) & \inst1|inst6|AC\(2))) # 
-- (\inst1|inst6|MEMORY|auto_generated|q_a\(2) & ((\inst1|inst6|AC\(2)) # (\inst1|inst6|IR\(12)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001001100000001000100100000110111011111110011011101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(2),
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|ALT_INV_IR\(12),
	datad => \inst1|inst6|ALT_INV_AC\(2),
	datae => \inst1|inst6|ALT_INV_IR\(11),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[66]~67_combout\,
	combout => \inst1|inst6|Selector24~0_combout\);

-- Location: LABCELL_X40_Y20_N57
\inst1|inst6|Selector24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector24~2_combout\ = ( \inst1|inst6|Selector24~0_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector24~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & ((!\inst1|inst6|IR\(15)) # ((\inst1|IO_DATA[2]~7_combout\)))) ) ) 
-- # ( !\inst1|inst6|Selector24~0_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector24~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & (\inst1|inst6|IR\(15) & (\inst1|IO_DATA[2]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~0_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(15),
	datac => \inst1|ALT_INV_IO_DATA[2]~7_combout\,
	datad => \inst1|inst6|ALT_INV_Selector24~1_combout\,
	dataf => \inst1|inst6|ALT_INV_Selector24~0_combout\,
	combout => \inst1|inst6|Selector24~2_combout\);

-- Location: FF_X40_Y20_N59
\inst1|inst6|AC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector24~2_combout\,
	sclr => \inst1|inst6|ALT_INV_STATE.RESET_PC~q\,
	ena => \inst1|inst6|AC[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC\(2));

-- Location: LABCELL_X45_Y21_N12
\inst1|inst6|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~25_sumout\ = SUM(( \inst1|inst6|AC\(3) ) + ( !\inst1|inst6|MEMORY|auto_generated|q_a\(3) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|Add0~30\ ))
-- \inst1|inst6|Add0~26\ = CARRY(( \inst1|inst6|AC\(3) ) + ( !\inst1|inst6|MEMORY|auto_generated|q_a\(3) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100101101001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(3),
	datad => \inst1|inst6|ALT_INV_AC\(3),
	cin => \inst1|inst6|Add0~30\,
	sumout => \inst1|inst6|Add0~25_sumout\,
	cout => \inst1|inst6|Add0~26\);

-- Location: FF_X40_Y20_N47
\inst1|inst6|AC_SAVED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|AC\(3),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC_SAVED\(3));

-- Location: LABCELL_X40_Y20_N45
\inst1|inst6|Selector23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector23~1_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(3) & ( (!\inst1|inst6|AC[9]~1_combout\ & ((!\inst1|inst6|AC[9]~3_combout\) # ((\inst1|inst6|Add0~25_sumout\)))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(3))))) ) ) # ( !\inst1|inst6|MEMORY|auto_generated|q_a\(3) & ( (!\inst1|inst6|AC[9]~1_combout\ & (\inst1|inst6|AC[9]~3_combout\ & (\inst1|inst6|Add0~25_sumout\))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~1_combout\,
	datab => \inst1|inst6|ALT_INV_AC[9]~3_combout\,
	datac => \inst1|inst6|ALT_INV_Add0~25_sumout\,
	datad => \inst1|inst6|ALT_INV_AC_SAVED\(3),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(3),
	combout => \inst1|inst6|Selector23~1_combout\);

-- Location: LABCELL_X46_Y19_N51
\inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~37_combout\ = ( \inst1|inst6|IR\(1) & ( (!\inst1|inst6|IR\(4) & ((!\inst1|inst6|IR\(0) & ((\inst1|inst6|AC\(9)))) # (\inst1|inst6|IR\(0) & (\inst1|inst6|AC\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100100011000000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(0),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(8),
	datad => \inst1|inst6|ALT_INV_AC\(9),
	dataf => \inst1|inst6|ALT_INV_IR\(1),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~37_combout\);

-- Location: LABCELL_X46_Y19_N18
\inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~35_combout\ = ( \inst1|inst6|AC\(10) & ( \inst1|inst6|IR\(4) & ( (!\inst1|inst6|IR\(1) & ((!\inst1|inst6|IR\(0) & ((\inst1|inst6|AC\(11)))) # (\inst1|inst6|IR\(0) & (\inst1|inst6|AC\(12))))) ) ) ) # ( 
-- !\inst1|inst6|AC\(10) & ( \inst1|inst6|IR\(4) & ( (!\inst1|inst6|IR\(1) & ((!\inst1|inst6|IR\(0) & ((\inst1|inst6|AC\(11)))) # (\inst1|inst6|IR\(0) & (\inst1|inst6|AC\(12))))) ) ) ) # ( \inst1|inst6|AC\(10) & ( !\inst1|inst6|IR\(4) & ( 
-- (!\inst1|inst6|IR\(1) & ((\inst1|inst6|AC\(11)) # (\inst1|inst6|IR\(0)))) ) ) ) # ( !\inst1|inst6|AC\(10) & ( !\inst1|inst6|IR\(4) & ( (!\inst1|inst6|IR\(1) & (!\inst1|inst6|IR\(0) & \inst1|inst6|AC\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000010101010101000000010101000100000001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_AC\(12),
	datac => \inst1|inst6|ALT_INV_IR\(0),
	datad => \inst1|inst6|ALT_INV_AC\(11),
	datae => \inst1|inst6|ALT_INV_AC\(10),
	dataf => \inst1|inst6|ALT_INV_IR\(4),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~35_combout\);

-- Location: LABCELL_X46_Y18_N27
\inst1|inst6|SHIFTER|auto_generated|sbit_w[59]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[59]~61_combout\ = ( \inst1|inst6|IR\(2) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~35_combout\ & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~54_combout\ ) ) ) # ( \inst1|inst6|IR\(2) & ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~35_combout\ & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~54_combout\ ) ) ) # ( !\inst1|inst6|IR\(2) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~35_combout\ & ( 
-- (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~37_combout\ & (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~36_combout\ & !\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~54_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000111111110000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[43]~37_combout\,
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[43]~36_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[62]~54_combout\,
	datae => \inst1|inst6|ALT_INV_IR\(2),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[43]~35_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[59]~61_combout\);

-- Location: LABCELL_X45_Y18_N24
\inst1|inst6|SHIFTER|auto_generated|sbit_w[21]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[21]~32_combout\ = ( \inst1|inst6|IR\(0) & ( \inst1|inst6|AC\(5) & ( (!\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(4))) # (\inst1|inst6|IR\(4) & ((\inst1|inst6|AC\(6)))) ) ) ) # ( !\inst1|inst6|IR\(0) & ( 
-- \inst1|inst6|AC\(5) ) ) # ( \inst1|inst6|IR\(0) & ( !\inst1|inst6|AC\(5) & ( (!\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(4))) # (\inst1|inst6|IR\(4) & ((\inst1|inst6|AC\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000011111111111111111111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(4),
	datad => \inst1|inst6|ALT_INV_AC\(6),
	datae => \inst1|inst6|ALT_INV_IR\(0),
	dataf => \inst1|inst6|ALT_INV_AC\(5),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[21]~32_combout\);

-- Location: LABCELL_X45_Y19_N39
\inst1|inst6|SHIFTER|auto_generated|sbit_w[19]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[19]~11_combout\ = ( \inst1|inst6|AC\(4) & ( (!\inst1|inst6|IR\(0) & (((\inst1|inst6|AC\(3))))) # (\inst1|inst6|IR\(0) & (((\inst1|inst6|AC\(2))) # (\inst1|inst6|IR\(4)))) ) ) # ( !\inst1|inst6|AC\(4) & ( 
-- (!\inst1|inst6|IR\(0) & (((\inst1|inst6|AC\(3))))) # (\inst1|inst6|IR\(0) & (!\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(0),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(2),
	datad => \inst1|inst6|ALT_INV_AC\(3),
	dataf => \inst1|inst6|ALT_INV_AC\(4),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[19]~11_combout\);

-- Location: LABCELL_X45_Y19_N36
\inst1|inst6|SHIFTER|auto_generated|sbit_w[17]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[17]~12_combout\ = ( \inst1|inst6|AC\(1) & ( (!\inst1|inst6|IR\(0)) # ((!\inst1|inst6|IR\(4) & ((\inst1|inst6|AC\(0)))) # (\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(2)))) ) ) # ( !\inst1|inst6|AC\(1) & ( 
-- (\inst1|inst6|IR\(0) & ((!\inst1|inst6|IR\(4) & ((\inst1|inst6|AC\(0)))) # (\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(0),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(2),
	datad => \inst1|inst6|ALT_INV_AC\(0),
	dataf => \inst1|inst6|ALT_INV_AC\(1),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[17]~12_combout\);

-- Location: LABCELL_X46_Y18_N57
\inst1|inst6|SHIFTER|auto_generated|sbit_w[35]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[35]~60_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[17]~12_combout\ & ( (!\inst1|inst6|IR\(1) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[19]~11_combout\)))) # (\inst1|inst6|IR\(1) & 
-- ((!\inst1|inst6|IR\(4)) # ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[21]~32_combout\)))) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[17]~12_combout\ & ( (!\inst1|inst6|IR\(1) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[19]~11_combout\)))) # 
-- (\inst1|inst6|IR\(1) & (\inst1|inst6|IR\(4) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[21]~32_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(4),
	datab => \inst1|inst6|ALT_INV_IR\(1),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[21]~32_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[19]~11_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[17]~12_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[35]~60_combout\);

-- Location: LABCELL_X46_Y19_N24
\inst1|inst6|SHIFTER|auto_generated|sbit_w[25]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[25]~0_combout\ = ( \inst1|inst6|AC\(10) & ( \inst1|inst6|IR\(4) & ( (\inst1|inst6|IR\(0)) # (\inst1|inst6|AC\(9)) ) ) ) # ( !\inst1|inst6|AC\(10) & ( \inst1|inst6|IR\(4) & ( (\inst1|inst6|AC\(9) & 
-- !\inst1|inst6|IR\(0)) ) ) ) # ( \inst1|inst6|AC\(10) & ( !\inst1|inst6|IR\(4) & ( (!\inst1|inst6|IR\(0) & (\inst1|inst6|AC\(9))) # (\inst1|inst6|IR\(0) & ((\inst1|inst6|AC\(8)))) ) ) ) # ( !\inst1|inst6|AC\(10) & ( !\inst1|inst6|IR\(4) & ( 
-- (!\inst1|inst6|IR\(0) & (\inst1|inst6|AC\(9))) # (\inst1|inst6|IR\(0) & ((\inst1|inst6|AC\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_AC\(9),
	datac => \inst1|inst6|ALT_INV_IR\(0),
	datad => \inst1|inst6|ALT_INV_AC\(8),
	datae => \inst1|inst6|ALT_INV_AC\(10),
	dataf => \inst1|inst6|ALT_INV_IR\(4),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[25]~0_combout\);

-- Location: LABCELL_X46_Y18_N30
\inst1|inst6|SHIFTER|auto_generated|sbit_w[39]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[39]~59_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[25]~0_combout\ & ( (!\inst1|inst6|IR\(1) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[23]~2_combout\)))) # (\inst1|inst6|IR\(1) & 
-- (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[21]~32_combout\)) # (\inst1|inst6|IR\(4)))) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[25]~0_combout\ & ( (!\inst1|inst6|IR\(1) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[23]~2_combout\)))) # 
-- (\inst1|inst6|IR\(1) & (!\inst1|inst6|IR\(4) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[21]~32_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000101110000011000010111000011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(4),
	datab => \inst1|inst6|ALT_INV_IR\(1),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[23]~2_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[21]~32_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[25]~0_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[39]~59_combout\);

-- Location: LABCELL_X46_Y18_N42
\inst1|inst6|SHIFTER|auto_generated|sbit_w[67]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[67]~62_combout\ = ( \inst1|inst6|IR\(2) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[39]~59_combout\ & ( (\inst1|inst6|IR\(4) & ((!\inst1|inst6|IR\(3)) # 
-- (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[59]~61_combout\))) ) ) ) # ( !\inst1|inst6|IR\(2) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[39]~59_combout\ & ( (!\inst1|inst6|IR\(3) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[35]~60_combout\)))) # 
-- (\inst1|inst6|IR\(3) & (\inst1|inst6|IR\(4) & (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[59]~61_combout\))) ) ) ) # ( \inst1|inst6|IR\(2) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[39]~59_combout\ & ( (\inst1|inst6|IR\(4) & (\inst1|inst6|IR\(3) & 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[59]~61_combout\)) ) ) ) # ( !\inst1|inst6|IR\(2) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[39]~59_combout\ & ( (!\inst1|inst6|IR\(3) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[35]~60_combout\)))) # 
-- (\inst1|inst6|IR\(3) & (\inst1|inst6|IR\(4) & (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[59]~61_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100000001000000010000110111000101010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(4),
	datab => \inst1|inst6|ALT_INV_IR\(3),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[59]~61_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[35]~60_combout\,
	datae => \inst1|inst6|ALT_INV_IR\(2),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[39]~59_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[67]~62_combout\);

-- Location: LABCELL_X40_Y20_N27
\inst1|inst6|Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector23~0_combout\ = ( \inst1|inst6|IR\(11) & ( \inst1|inst6|MEMORY|auto_generated|q_a\(3) & ( (!\inst1|inst6|IR\(13) & (!\inst1|inst6|IR\(12) $ ((!\inst1|inst6|AC\(3))))) # (\inst1|inst6|IR\(13) & 
-- (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[67]~62_combout\)))) ) ) ) # ( !\inst1|inst6|IR\(11) & ( \inst1|inst6|MEMORY|auto_generated|q_a\(3) & ( (!\inst1|inst6|IR\(13) & (((\inst1|inst6|AC\(3))) # (\inst1|inst6|IR\(12)))) # (\inst1|inst6|IR\(13) & 
-- (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[67]~62_combout\)))) ) ) ) # ( \inst1|inst6|IR\(11) & ( !\inst1|inst6|MEMORY|auto_generated|q_a\(3) & ( (!\inst1|inst6|IR\(13) & (\inst1|inst6|IR\(12) & (\inst1|inst6|AC\(3)))) # (\inst1|inst6|IR\(13) & 
-- (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[67]~62_combout\)))) ) ) ) # ( !\inst1|inst6|IR\(11) & ( !\inst1|inst6|MEMORY|auto_generated|q_a\(3) & ( (!\inst1|inst6|IR\(13) & (\inst1|inst6|IR\(12) & (\inst1|inst6|AC\(3)))) # (\inst1|inst6|IR\(13) & 
-- (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[67]~62_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111000100000001111101110000011111110110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(12),
	datab => \inst1|inst6|ALT_INV_AC\(3),
	datac => \inst1|inst6|ALT_INV_IR\(13),
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[67]~62_combout\,
	datae => \inst1|inst6|ALT_INV_IR\(11),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(3),
	combout => \inst1|inst6|Selector23~0_combout\);

-- Location: LABCELL_X40_Y20_N48
\inst1|inst6|Selector23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector23~2_combout\ = ( \inst1|inst6|Selector23~0_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector23~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & ((!\inst1|inst6|IR\(15)) # ((\inst1|IO_DATA[3]~6_combout\)))) ) ) 
-- # ( !\inst1|inst6|Selector23~0_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector23~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & (\inst1|inst6|IR\(15) & (\inst1|IO_DATA[3]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~0_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(15),
	datac => \inst1|ALT_INV_IO_DATA[3]~6_combout\,
	datad => \inst1|inst6|ALT_INV_Selector23~1_combout\,
	dataf => \inst1|inst6|ALT_INV_Selector23~0_combout\,
	combout => \inst1|inst6|Selector23~2_combout\);

-- Location: FF_X40_Y20_N50
\inst1|inst6|AC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector23~2_combout\,
	sclr => \inst1|inst6|ALT_INV_STATE.RESET_PC~q\,
	ena => \inst1|inst6|AC[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC\(3));

-- Location: IOIBUF_X89_Y21_N21
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: FF_X42_Y19_N22
\inst1|inst9|B_DI[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal6~combout\,
	asdata => \SW[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst9|B_DI\(3));

-- Location: LABCELL_X42_Y19_N36
\inst1|IO_DATA[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[3]~6_combout\ = ( \inst1|inst9|B_DI\(3) & ( ((\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(3))) # (\inst1|inst8|Equal6~combout\) ) ) # ( !\inst1|inst9|B_DI\(3) & ( (\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst8|ALT_INV_Equal6~combout\,
	datab => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	datac => \inst1|inst6|ALT_INV_AC\(3),
	dataf => \inst1|inst9|ALT_INV_B_DI\(3),
	combout => \inst1|IO_DATA[3]~6_combout\);

-- Location: FF_X42_Y20_N5
\inst1|inst17|BLED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal0~combout\,
	asdata => \inst1|IO_DATA[3]~6_combout\,
	clrn => \inst1|inst12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst17|BLED\(3));

-- Location: LABCELL_X42_Y19_N48
\inst1|IO_DATA[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[0]~9_combout\ = ( \inst1|IO_DATA[0]~8_combout\ & ( (\inst1|inst8|Equal0~0_combout\ & (\inst1|inst6|IR\(3) & !\inst1|inst6|IR\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst8|ALT_INV_Equal0~0_combout\,
	datac => \inst1|inst6|ALT_INV_IR\(3),
	datad => \inst1|inst6|ALT_INV_IR\(0),
	dataf => \inst1|ALT_INV_IO_DATA[0]~8_combout\,
	combout => \inst1|IO_DATA[0]~9_combout\);

-- Location: IOIBUF_X89_Y20_N78
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: FF_X42_Y19_N58
\inst1|inst9|B_DI[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal6~combout\,
	asdata => \SW[6]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst9|B_DI\(0));

-- Location: IOIBUF_X89_Y25_N38
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: FF_X42_Y20_N25
\inst1|inst9|B_DI[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal6~combout\,
	asdata => \SW[7]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst9|B_DI\(1));

-- Location: LABCELL_X42_Y20_N30
\inst1|IO_DATA[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[1]~10_combout\ = ( \inst1|IO_DATA[0]~9_combout\ & ( \inst1|inst8|Equal6~combout\ & ( (!\inst1|inst6|IO_WRITE_INT~q\ & (\inst1|inst9|B_DI\(1))) # (\inst1|inst6|IO_WRITE_INT~q\ & ((\inst1|inst6|AC\(1)))) ) ) ) # ( 
-- !\inst1|IO_DATA[0]~9_combout\ & ( \inst1|inst8|Equal6~combout\ & ( (!\inst1|inst6|IO_WRITE_INT~q\ & (\inst1|inst9|B_DI\(1))) # (\inst1|inst6|IO_WRITE_INT~q\ & ((\inst1|inst6|AC\(1)))) ) ) ) # ( \inst1|IO_DATA[0]~9_combout\ & ( 
-- !\inst1|inst8|Equal6~combout\ & ( (\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(1)) ) ) ) # ( !\inst1|IO_DATA[0]~9_combout\ & ( !\inst1|inst8|Equal6~combout\ & ( (!\inst1|inst6|IO_WRITE_INT~q\ & (\inst1|inst14|B_DI\(0))) # (\inst1|inst6|IO_WRITE_INT~q\ 
-- & ((\inst1|inst6|AC\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000000000000111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst9|ALT_INV_B_DI\(1),
	datab => \inst1|inst14|ALT_INV_B_DI\(0),
	datac => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	datad => \inst1|inst6|ALT_INV_AC\(1),
	datae => \inst1|ALT_INV_IO_DATA[0]~9_combout\,
	dataf => \inst1|inst8|ALT_INV_Equal6~combout\,
	combout => \inst1|IO_DATA[1]~10_combout\);

-- Location: FF_X42_Y20_N50
\inst1|inst17|BLED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal0~combout\,
	asdata => \inst1|IO_DATA[1]~10_combout\,
	clrn => \inst1|inst12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst17|BLED\(1));

-- Location: FF_X42_Y20_N23
\inst1|inst17|BLED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal0~combout\,
	asdata => \inst1|IO_DATA[2]~7_combout\,
	clrn => \inst1|inst12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst17|BLED\(2));

-- Location: LABCELL_X42_Y20_N6
\inst|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector6~0_combout\ = ( !\inst|state.ArevBinRev~q\ & ( !\inst|state.StartArevBrev~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_state.StartArevBrev~q\,
	dataf => \inst|ALT_INV_state.ArevBinRev~q\,
	combout => \inst|Selector6~0_combout\);

-- Location: LABCELL_X43_Y20_N42
\inst|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector7~0_combout\ = ( \inst1|inst17|BLED\(2) & ( \inst1|inst17|BLED\(0) & ( (!\inst|Selector6~0_combout\ & (!\inst|Selector6~1_combout\ & (\inst1|inst17|BLED\(1) & \inst1|inst17|BLED\(3)))) ) ) ) # ( !\inst1|inst17|BLED\(2) & ( 
-- \inst1|inst17|BLED\(0) & ( (!\inst|Selector6~0_combout\ & (\inst1|inst17|BLED\(3) & ((\inst1|inst17|BLED\(1)) # (\inst|Selector6~1_combout\)))) ) ) ) # ( \inst1|inst17|BLED\(2) & ( !\inst1|inst17|BLED\(0) & ( (!\inst|Selector6~0_combout\ & 
-- (!\inst|Selector6~1_combout\ & (\inst1|inst17|BLED\(1) & \inst1|inst17|BLED\(3)))) ) ) ) # ( !\inst1|inst17|BLED\(2) & ( !\inst1|inst17|BLED\(0) & ( (!\inst|Selector6~0_combout\ & (\inst1|inst17|BLED\(3) & ((\inst1|inst17|BLED\(1)) # 
-- (\inst|Selector6~1_combout\)))) # (\inst|Selector6~0_combout\ & (!\inst|Selector6~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001101110000000000000100000000000001010100000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Selector6~0_combout\,
	datab => \inst|ALT_INV_Selector6~1_combout\,
	datac => \inst1|inst17|ALT_INV_BLED\(1),
	datad => \inst1|inst17|ALT_INV_BLED\(3),
	datae => \inst1|inst17|ALT_INV_BLED\(2),
	dataf => \inst1|inst17|ALT_INV_BLED\(0),
	combout => \inst|Selector7~0_combout\);

-- Location: FF_X43_Y20_N14
\inst1|inst10|BLED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal1~combout\,
	asdata => \inst1|IO_DATA[1]~10_combout\,
	clrn => \inst1|inst12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst10|BLED\(1));

-- Location: FF_X43_Y20_N44
\inst|state.AinRevBrev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst10|BLED\(0),
	d => \inst|Selector7~0_combout\,
	clrn => \inst1|inst10|ALT_INV_BLED\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|state.AinRevBrev~q\);

-- Location: LABCELL_X42_Y20_N12
\inst|Selector6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector6~1_combout\ = ( !\inst|state.AinRevBrev~q\ & ( !\inst|state.ArevBinRev~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_state.ArevBinRev~q\,
	dataf => \inst|ALT_INV_state.AinRevBrev~q\,
	combout => \inst|Selector6~1_combout\);

-- Location: LABCELL_X43_Y20_N30
\inst|Selector6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector6~2_combout\ = ( !\inst1|inst17|BLED\(3) & ( \inst|Selector6~1_combout\ & ( (!\inst1|inst17|BLED\(2) & !\inst|Selector6~0_combout\) ) ) ) # ( \inst1|inst17|BLED\(3) & ( !\inst|Selector6~1_combout\ & ( (!\inst1|inst17|BLED\(2) & 
-- (\inst1|inst17|BLED\(0) & \inst|Selector6~0_combout\)) ) ) ) # ( !\inst1|inst17|BLED\(3) & ( !\inst|Selector6~1_combout\ & ( (!\inst|Selector6~0_combout\ & (((\inst1|inst17|BLED\(1))))) # (\inst|Selector6~0_combout\ & (!\inst1|inst17|BLED\(2) & 
-- (\inst1|inst17|BLED\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011110010000000100000001010100000101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst17|ALT_INV_BLED\(2),
	datab => \inst1|inst17|ALT_INV_BLED\(0),
	datac => \inst|ALT_INV_Selector6~0_combout\,
	datad => \inst1|inst17|ALT_INV_BLED\(1),
	datae => \inst1|inst17|ALT_INV_BLED\(3),
	dataf => \inst|ALT_INV_Selector6~1_combout\,
	combout => \inst|Selector6~2_combout\);

-- Location: FF_X43_Y20_N32
\inst|state.StartArevBrev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst10|BLED\(0),
	d => \inst|Selector6~2_combout\,
	clrn => \inst1|inst10|ALT_INV_BLED\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|state.StartArevBrev~q\);

-- Location: LABCELL_X42_Y20_N9
\inst|Selector8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector8~1_combout\ = ( \inst1|inst17|BLED\(0) & ( (!\inst1|inst17|BLED\(1) & (((\inst|state.AinRevBrev~q\ & \inst1|inst17|BLED\(2))) # (\inst|state.BinRev~q\))) # (\inst1|inst17|BLED\(1) & (\inst|state.AinRevBrev~q\ & ((\inst1|inst17|BLED\(2))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010001110110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst17|ALT_INV_BLED\(1),
	datab => \inst|ALT_INV_state.AinRevBrev~q\,
	datac => \inst|ALT_INV_state.BinRev~q\,
	datad => \inst1|inst17|ALT_INV_BLED\(2),
	dataf => \inst1|inst17|ALT_INV_BLED\(0),
	combout => \inst|Selector8~1_combout\);

-- Location: LABCELL_X42_Y20_N36
\inst|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector8~0_combout\ = ( \inst1|inst17|BLED\(3) & ( \inst|Selector8~1_combout\ ) ) # ( !\inst1|inst17|BLED\(3) & ( \inst|Selector8~1_combout\ & ( (!\inst1|inst17|BLED\(1)) # ((!\inst|state.ArevBinRev~q\) # (\inst1|inst17|BLED\(2))) ) ) ) # ( 
-- !\inst1|inst17|BLED\(3) & ( !\inst|Selector8~1_combout\ & ( (!\inst1|inst17|BLED\(1) & (((\inst1|inst17|BLED\(2) & \inst|state.StartArevBrev~q\)) # (\inst|state.ArevBinRev~q\))) # (\inst1|inst17|BLED\(1) & (((\inst1|inst17|BLED\(2) & 
-- \inst|state.StartArevBrev~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000101111000000000000000011101111111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst17|ALT_INV_BLED\(1),
	datab => \inst|ALT_INV_state.ArevBinRev~q\,
	datac => \inst1|inst17|ALT_INV_BLED\(2),
	datad => \inst|ALT_INV_state.StartArevBrev~q\,
	datae => \inst1|inst17|ALT_INV_BLED\(3),
	dataf => \inst|ALT_INV_Selector8~1_combout\,
	combout => \inst|Selector8~0_combout\);

-- Location: FF_X43_Y20_N50
\inst|state.ArevBinRev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst10|BLED\(0),
	asdata => \inst|Selector8~0_combout\,
	clrn => \inst1|inst10|ALT_INV_BLED\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|state.ArevBinRev~q\);

-- Location: LABCELL_X42_Y21_N18
\inst|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector10~0_combout\ = ( \inst1|inst17|BLED\(2) & ( ((\inst|state.StartArev~q\ & !\inst1|inst17|BLED\(1))) # (\inst|state.ArevBin~q\) ) ) # ( !\inst1|inst17|BLED\(2) & ( (\inst|state.StartArev~q\ & !\inst1|inst17|BLED\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001110111001100110111011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_state.StartArev~q\,
	datab => \inst|ALT_INV_state.ArevBin~q\,
	datad => \inst1|inst17|ALT_INV_BLED\(1),
	dataf => \inst1|inst17|ALT_INV_BLED\(2),
	combout => \inst|Selector10~0_combout\);

-- Location: LABCELL_X42_Y20_N57
\inst|Selector11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector11~1_combout\ = ( \inst1|inst17|BLED\(3) & ( \inst1|inst17|BLED\(0) & ( (\inst|state.ArevBin~q\ & \inst1|inst17|BLED\(2)) ) ) ) # ( \inst1|inst17|BLED\(3) & ( !\inst1|inst17|BLED\(0) & ( (\inst1|inst17|BLED\(2) & ((\inst|state.ArevBin~q\) # 
-- (\inst|state.AinRevBrev~q\))) ) ) ) # ( !\inst1|inst17|BLED\(3) & ( !\inst1|inst17|BLED\(0) & ( (\inst|state.AinRevBrev~q\ & \inst1|inst17|BLED\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011111100000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_state.AinRevBrev~q\,
	datac => \inst|ALT_INV_state.ArevBin~q\,
	datad => \inst1|inst17|ALT_INV_BLED\(2),
	datae => \inst1|inst17|ALT_INV_BLED\(3),
	dataf => \inst1|inst17|ALT_INV_BLED\(0),
	combout => \inst|Selector11~1_combout\);

-- Location: LABCELL_X43_Y20_N27
\inst|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector11~0_combout\ = ( \inst|Selector11~1_combout\ & ( \inst1|inst17|BLED\(3) ) ) # ( !\inst|Selector11~1_combout\ & ( \inst1|inst17|BLED\(3) & ( (!\inst1|inst17|BLED\(1) & (((\inst|state.AinRev~q\ & !\inst1|inst17|BLED\(0))) # 
-- (\inst|state.StartArev~q\))) ) ) ) # ( \inst|Selector11~1_combout\ & ( !\inst1|inst17|BLED\(3) & ( (!\inst1|inst17|BLED\(0)) # (\inst1|inst17|BLED\(1)) ) ) ) # ( !\inst|Selector11~1_combout\ & ( !\inst1|inst17|BLED\(3) & ( (\inst|state.AinRev~q\ & 
-- (!\inst1|inst17|BLED\(0) & !\inst1|inst17|BLED\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000110011111100111101000000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_state.AinRev~q\,
	datab => \inst1|inst17|ALT_INV_BLED\(0),
	datac => \inst1|inst17|ALT_INV_BLED\(1),
	datad => \inst|ALT_INV_state.StartArev~q\,
	datae => \inst|ALT_INV_Selector11~1_combout\,
	dataf => \inst1|inst17|ALT_INV_BLED\(3),
	combout => \inst|Selector11~0_combout\);

-- Location: FF_X43_Y20_N35
\inst|state.AinRev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst10|BLED\(0),
	asdata => \inst|Selector11~0_combout\,
	clrn => \inst1|inst10|ALT_INV_BLED\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|state.AinRev~q\);

-- Location: LABCELL_X42_Y21_N33
\inst|Selector10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector10~1_combout\ = ( \inst|state.AinRev~q\ & ( \inst1|inst17|BLED\(0) & ( (!\inst1|inst17|BLED\(1)) # ((!\inst1|inst17|BLED\(3) & \inst|Selector10~0_combout\)) ) ) ) # ( !\inst|state.AinRev~q\ & ( \inst1|inst17|BLED\(0) & ( 
-- (!\inst1|inst17|BLED\(3) & \inst|Selector10~0_combout\) ) ) ) # ( \inst|state.AinRev~q\ & ( !\inst1|inst17|BLED\(0) & ( (!\inst1|inst17|BLED\(3) & \inst|Selector10~0_combout\) ) ) ) # ( !\inst|state.AinRev~q\ & ( !\inst1|inst17|BLED\(0) & ( 
-- (!\inst1|inst17|BLED\(3) & \inst|Selector10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100001100110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst17|ALT_INV_BLED\(1),
	datac => \inst1|inst17|ALT_INV_BLED\(3),
	datad => \inst|ALT_INV_Selector10~0_combout\,
	datae => \inst|ALT_INV_state.AinRev~q\,
	dataf => \inst1|inst17|ALT_INV_BLED\(0),
	combout => \inst|Selector10~1_combout\);

-- Location: FF_X42_Y21_N35
\inst|state.StartArev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst10|BLED\(0),
	d => \inst|Selector10~1_combout\,
	clrn => \inst1|inst10|ALT_INV_BLED\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|state.StartArev~q\);

-- Location: LABCELL_X43_Y20_N21
\inst|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector0~0_combout\ = ( \inst|state.Ain~q\ & ( ((!\inst|state.Start~q\ & !\inst1|inst17|BLED\(0))) # (\inst1|inst17|BLED\(3)) ) ) # ( !\inst|state.Ain~q\ & ( (!\inst|state.Start~q\ & !\inst1|inst17|BLED\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001111100011111000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_state.Start~q\,
	datab => \inst1|inst17|ALT_INV_BLED\(0),
	datac => \inst1|inst17|ALT_INV_BLED\(3),
	dataf => \inst|ALT_INV_state.Ain~q\,
	combout => \inst|Selector0~0_combout\);

-- Location: LABCELL_X43_Y20_N3
\inst|Selector0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector0~1_combout\ = ( \inst|state.Bin~q\ & ( (!\inst1|inst17|BLED\(2) & (((!\inst|Selector0~0_combout\) # (\inst1|inst17|BLED\(1))))) # (\inst1|inst17|BLED\(2) & (\inst1|inst17|BLED\(0) & ((!\inst|Selector0~0_combout\) # 
-- (\inst1|inst17|BLED\(1))))) ) ) # ( !\inst|state.Bin~q\ & ( (!\inst|Selector0~0_combout\) # (\inst1|inst17|BLED\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111110110000101110111011000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst17|ALT_INV_BLED\(2),
	datab => \inst1|inst17|ALT_INV_BLED\(0),
	datac => \inst|ALT_INV_Selector0~0_combout\,
	datad => \inst1|inst17|ALT_INV_BLED\(1),
	dataf => \inst|ALT_INV_state.Bin~q\,
	combout => \inst|Selector0~1_combout\);

-- Location: FF_X43_Y20_N5
\inst|state.Start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst10|BLED\(0),
	d => \inst|Selector0~1_combout\,
	clrn => \inst1|inst10|ALT_INV_BLED\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|state.Start~q\);

-- Location: LABCELL_X42_Y21_N24
\inst|Selector1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector1~1_combout\ = ( \inst1|inst17|BLED\(1) & ( \inst1|inst17|BLED\(2) & ( (\inst1|inst17|BLED\(0) & ((\inst|state.StartBrev~q\) # (\inst|state.Bin~q\))) ) ) ) # ( !\inst1|inst17|BLED\(1) & ( \inst1|inst17|BLED\(2) & ( (\inst1|inst17|BLED\(0) & 
-- (((!\inst|state.Start~q\) # (\inst|state.StartBrev~q\)) # (\inst|state.Bin~q\))) ) ) ) # ( !\inst1|inst17|BLED\(1) & ( !\inst1|inst17|BLED\(2) & ( (!\inst|state.Start~q\ & \inst1|inst17|BLED\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000000000000000000111101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_state.Bin~q\,
	datab => \inst|ALT_INV_state.StartBrev~q\,
	datac => \inst|ALT_INV_state.Start~q\,
	datad => \inst1|inst17|ALT_INV_BLED\(0),
	datae => \inst1|inst17|ALT_INV_BLED\(1),
	dataf => \inst1|inst17|ALT_INV_BLED\(2),
	combout => \inst|Selector1~1_combout\);

-- Location: LABCELL_X42_Y21_N39
\inst|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector1~0_combout\ = ( \inst1|inst17|BLED\(1) & ( \inst|Selector1~1_combout\ & ( ((!\inst|state.AinBrev~q\) # ((!\inst|state.Ain~q\) # (\inst1|inst17|BLED\(3)))) # (\inst1|inst17|BLED\(2)) ) ) ) # ( !\inst1|inst17|BLED\(1) & ( 
-- \inst|Selector1~1_combout\ ) ) # ( \inst1|inst17|BLED\(1) & ( !\inst|Selector1~1_combout\ & ( (\inst1|inst17|BLED\(2) & (\inst|state.AinBrev~q\ & !\inst1|inst17|BLED\(3))) ) ) ) # ( !\inst1|inst17|BLED\(1) & ( !\inst|Selector1~1_combout\ & ( 
-- (!\inst1|inst17|BLED\(3) & (((\inst1|inst17|BLED\(2) & \inst|state.AinBrev~q\)) # (\inst|state.Ain~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100000000000100010000000011111111111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst17|ALT_INV_BLED\(2),
	datab => \inst|ALT_INV_state.AinBrev~q\,
	datac => \inst|ALT_INV_state.Ain~q\,
	datad => \inst1|inst17|ALT_INV_BLED\(3),
	datae => \inst1|inst17|ALT_INV_BLED\(1),
	dataf => \inst|ALT_INV_Selector1~1_combout\,
	combout => \inst|Selector1~0_combout\);

-- Location: FF_X42_Y21_N44
\inst|state.Ain\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst10|BLED\(0),
	asdata => \inst|Selector1~0_combout\,
	clrn => \inst1|inst10|ALT_INV_BLED\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|state.Ain~q\);

-- Location: LABCELL_X43_Y20_N18
\inst|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector2~0_combout\ = ( \inst1|inst17|BLED\(0) & ( (\inst|state.Start~q\ & !\inst|state.BinRev~q\) ) ) # ( !\inst1|inst17|BLED\(0) & ( !\inst|state.AinRev~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_state.Start~q\,
	datac => \inst|ALT_INV_state.AinRev~q\,
	datad => \inst|ALT_INV_state.BinRev~q\,
	dataf => \inst1|inst17|ALT_INV_BLED\(0),
	combout => \inst|Selector2~0_combout\);

-- Location: LABCELL_X43_Y20_N15
\inst|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector2~1_combout\ = ( \inst1|inst17|BLED\(2) & ( \inst|Selector2~0_combout\ & ( (\inst1|inst17|BLED\(1) & (!\inst1|inst17|BLED\(3) & \inst|state.Ain~q\)) ) ) ) # ( !\inst1|inst17|BLED\(2) & ( \inst|Selector2~0_combout\ & ( 
-- (!\inst1|inst17|BLED\(3) & (((\inst1|inst17|BLED\(1) & \inst|state.Ain~q\)) # (\inst|state.AinBrev~q\))) ) ) ) # ( \inst1|inst17|BLED\(2) & ( !\inst|Selector2~0_combout\ & ( \inst1|inst17|BLED\(1) ) ) ) # ( !\inst1|inst17|BLED\(2) & ( 
-- !\inst|Selector2~0_combout\ & ( ((!\inst1|inst17|BLED\(3) & \inst|state.AinBrev~q\)) # (\inst1|inst17|BLED\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011101010101010101010100001100010011000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst17|ALT_INV_BLED\(1),
	datab => \inst1|inst17|ALT_INV_BLED\(3),
	datac => \inst|ALT_INV_state.AinBrev~q\,
	datad => \inst|ALT_INV_state.Ain~q\,
	datae => \inst1|inst17|ALT_INV_BLED\(2),
	dataf => \inst|ALT_INV_Selector2~0_combout\,
	combout => \inst|Selector2~1_combout\);

-- Location: FF_X43_Y20_N47
\inst|state.AinBrev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst10|BLED\(0),
	asdata => \inst|Selector2~1_combout\,
	clrn => \inst1|inst10|ALT_INV_BLED\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|state.AinBrev~q\);

-- Location: LABCELL_X42_Y20_N51
\inst|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector4~0_combout\ = ( \inst1|inst17|BLED\(3) & ( ((!\inst1|inst17|BLED\(0) & \inst|state.StartBrev~q\)) # (\inst|state.AinBrev~q\) ) ) # ( !\inst1|inst17|BLED\(3) & ( (!\inst1|inst17|BLED\(0) & \inst|state.StartBrev~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010111010101110100001100000011000101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_state.AinBrev~q\,
	datab => \inst1|inst17|ALT_INV_BLED\(0),
	datac => \inst|ALT_INV_state.StartBrev~q\,
	datae => \inst1|inst17|ALT_INV_BLED\(3),
	combout => \inst|Selector4~0_combout\);

-- Location: LABCELL_X43_Y20_N0
\inst|Selector4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector4~1_combout\ = ( \inst|state.BinRev~q\ & ( (!\inst1|inst17|BLED\(2) & (((!\inst1|inst17|BLED\(0) & \inst1|inst17|BLED\(1))) # (\inst|Selector4~0_combout\))) # (\inst1|inst17|BLED\(2) & (!\inst1|inst17|BLED\(0) & ((\inst1|inst17|BLED\(1))))) 
-- ) ) # ( !\inst|state.BinRev~q\ & ( (!\inst1|inst17|BLED\(2) & \inst|Selector4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst17|ALT_INV_BLED\(2),
	datab => \inst1|inst17|ALT_INV_BLED\(0),
	datac => \inst|ALT_INV_Selector4~0_combout\,
	datad => \inst1|inst17|ALT_INV_BLED\(1),
	dataf => \inst|ALT_INV_state.BinRev~q\,
	combout => \inst|Selector4~1_combout\);

-- Location: FF_X43_Y20_N2
\inst|state.StartBrev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst10|BLED\(0),
	d => \inst|Selector4~1_combout\,
	clrn => \inst1|inst10|ALT_INV_BLED\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|state.StartBrev~q\);

-- Location: LABCELL_X43_Y20_N9
\inst|Selector9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector9~1_combout\ = ( \inst1|inst17|BLED\(2) & ( \inst1|inst17|BLED\(0) & ( (\inst|state.AinRev~q\ & \inst1|inst17|BLED\(1)) ) ) ) # ( !\inst1|inst17|BLED\(2) & ( \inst1|inst17|BLED\(0) & ( (((\inst|state.AinRev~q\ & \inst1|inst17|BLED\(1))) # 
-- (\inst|state.Bin~q\)) # (\inst|state.StartBrev~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111011111110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_state.StartBrev~q\,
	datab => \inst|ALT_INV_state.AinRev~q\,
	datac => \inst|ALT_INV_state.Bin~q\,
	datad => \inst1|inst17|ALT_INV_BLED\(1),
	datae => \inst1|inst17|ALT_INV_BLED\(2),
	dataf => \inst1|inst17|ALT_INV_BLED\(0),
	combout => \inst|Selector9~1_combout\);

-- Location: LABCELL_X43_Y20_N57
\inst|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector9~0_combout\ = ( \inst1|inst17|BLED\(2) & ( \inst|Selector9~1_combout\ & ( (!\inst|state.ArevBin~q\) # ((\inst1|inst17|BLED\(3)) # (\inst1|inst17|BLED\(1))) ) ) ) # ( !\inst1|inst17|BLED\(2) & ( \inst|Selector9~1_combout\ ) ) # ( 
-- \inst1|inst17|BLED\(2) & ( !\inst|Selector9~1_combout\ & ( (\inst1|inst17|BLED\(1) & (!\inst1|inst17|BLED\(3) & \inst|state.StartArev~q\)) ) ) ) # ( !\inst1|inst17|BLED\(2) & ( !\inst|Selector9~1_combout\ & ( (!\inst1|inst17|BLED\(3) & 
-- (((\inst1|inst17|BLED\(1) & \inst|state.StartArev~q\)) # (\inst|state.ArevBin~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001110000000000000011000011111111111111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_state.ArevBin~q\,
	datab => \inst1|inst17|ALT_INV_BLED\(1),
	datac => \inst1|inst17|ALT_INV_BLED\(3),
	datad => \inst|ALT_INV_state.StartArev~q\,
	datae => \inst1|inst17|ALT_INV_BLED\(2),
	dataf => \inst|ALT_INV_Selector9~1_combout\,
	combout => \inst|Selector9~0_combout\);

-- Location: FF_X43_Y20_N26
\inst|state.ArevBin\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst10|BLED\(0),
	asdata => \inst|Selector9~0_combout\,
	clrn => \inst1|inst10|ALT_INV_BLED\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|state.ArevBin~q\);

-- Location: LABCELL_X42_Y21_N48
\inst|WideOr12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|WideOr12~combout\ = ( \inst|state.Bin~q\ ) # ( !\inst|state.Bin~q\ & ( ((\inst|state.ArevBin~q\) # (\inst|state.ArevBinRev~q\)) # (\inst|state.BinRev~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_state.BinRev~q\,
	datac => \inst|ALT_INV_state.ArevBinRev~q\,
	datad => \inst|ALT_INV_state.ArevBin~q\,
	dataf => \inst|ALT_INV_state.Bin~q\,
	combout => \inst|WideOr12~combout\);

-- Location: FF_X42_Y21_N50
\inst1|inst14|B_DI[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal2~combout\,
	d => \inst|WideOr12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst14|B_DI\(0));

-- Location: LABCELL_X42_Y19_N54
\inst1|IO_DATA[0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[0]~11_combout\ = ( \inst1|inst6|AC\(0) & ( \inst1|inst14|B_DI\(0) & ( ((!\inst1|inst8|Equal6~combout\ & (!\inst1|IO_DATA[0]~9_combout\)) # (\inst1|inst8|Equal6~combout\ & ((\inst1|inst9|B_DI\(0))))) # (\inst1|inst6|IO_WRITE_INT~q\) ) ) ) # 
-- ( !\inst1|inst6|AC\(0) & ( \inst1|inst14|B_DI\(0) & ( (!\inst1|inst6|IO_WRITE_INT~q\ & ((!\inst1|inst8|Equal6~combout\ & (!\inst1|IO_DATA[0]~9_combout\)) # (\inst1|inst8|Equal6~combout\ & ((\inst1|inst9|B_DI\(0)))))) ) ) ) # ( \inst1|inst6|AC\(0) & ( 
-- !\inst1|inst14|B_DI\(0) & ( ((\inst1|inst8|Equal6~combout\ & \inst1|inst9|B_DI\(0))) # (\inst1|inst6|IO_WRITE_INT~q\) ) ) ) # ( !\inst1|inst6|AC\(0) & ( !\inst1|inst14|B_DI\(0) & ( (\inst1|inst8|Equal6~combout\ & (\inst1|inst9|B_DI\(0) & 
-- !\inst1|inst6|IO_WRITE_INT~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000111111111110001011000000001000101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_IO_DATA[0]~9_combout\,
	datab => \inst1|inst8|ALT_INV_Equal6~combout\,
	datac => \inst1|inst9|ALT_INV_B_DI\(0),
	datad => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	datae => \inst1|inst6|ALT_INV_AC\(0),
	dataf => \inst1|inst14|ALT_INV_B_DI\(0),
	combout => \inst1|IO_DATA[0]~11_combout\);

-- Location: FF_X42_Y20_N17
\inst1|inst17|BLED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal0~combout\,
	asdata => \inst1|IO_DATA[0]~11_combout\,
	clrn => \inst1|inst12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst17|BLED\(0));

-- Location: LABCELL_X42_Y20_N27
\inst|Selector5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector5~1_combout\ = ( \inst1|inst17|BLED\(3) & ( \inst1|inst17|BLED\(0) & ( (\inst1|inst17|BLED\(2) & ((\inst|state.StartArevBrev~q\) # (\inst|state.AinBrev~q\))) ) ) ) # ( \inst1|inst17|BLED\(3) & ( !\inst1|inst17|BLED\(0) & ( 
-- (\inst1|inst17|BLED\(2) & (((\inst|state.StartArevBrev~q\) # (\inst|state.StartBrev~q\)) # (\inst|state.AinBrev~q\))) ) ) ) # ( !\inst1|inst17|BLED\(3) & ( !\inst1|inst17|BLED\(0) & ( (\inst|state.StartBrev~q\ & \inst1|inst17|BLED\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000111111100000000000000000000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_state.AinBrev~q\,
	datab => \inst|ALT_INV_state.StartBrev~q\,
	datac => \inst|ALT_INV_state.StartArevBrev~q\,
	datad => \inst1|inst17|ALT_INV_BLED\(2),
	datae => \inst1|inst17|ALT_INV_BLED\(3),
	dataf => \inst1|inst17|ALT_INV_BLED\(0),
	combout => \inst|Selector5~1_combout\);

-- Location: LABCELL_X42_Y20_N45
\inst|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector5~0_combout\ = ( \inst|state.ArevBinRev~q\ & ( \inst|Selector5~1_combout\ & ( ((!\inst1|inst17|BLED\(0)) # ((!\inst|state.BinRev~q\) # (\inst1|inst17|BLED\(1)))) # (\inst1|inst17|BLED\(3)) ) ) ) # ( !\inst|state.ArevBinRev~q\ & ( 
-- \inst|Selector5~1_combout\ ) ) # ( \inst|state.ArevBinRev~q\ & ( !\inst|Selector5~1_combout\ & ( (!\inst1|inst17|BLED\(1) & (((!\inst1|inst17|BLED\(0) & \inst|state.BinRev~q\)) # (\inst1|inst17|BLED\(3)))) ) ) ) # ( !\inst|state.ArevBinRev~q\ & ( 
-- !\inst|Selector5~1_combout\ & ( (!\inst1|inst17|BLED\(0) & (\inst|state.BinRev~q\ & !\inst1|inst17|BLED\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000010111010000000011111111111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst17|ALT_INV_BLED\(3),
	datab => \inst1|inst17|ALT_INV_BLED\(0),
	datac => \inst|ALT_INV_state.BinRev~q\,
	datad => \inst1|inst17|ALT_INV_BLED\(1),
	datae => \inst|ALT_INV_state.ArevBinRev~q\,
	dataf => \inst|ALT_INV_Selector5~1_combout\,
	combout => \inst|Selector5~0_combout\);

-- Location: FF_X43_Y20_N23
\inst|state.BinRev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst10|BLED\(0),
	asdata => \inst|Selector5~0_combout\,
	clrn => \inst1|inst10|ALT_INV_BLED\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|state.BinRev~q\);

-- Location: LABCELL_X42_Y21_N12
\inst|WideOr13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|WideOr13~combout\ = ( \inst|state.Start~q\ & ( \inst|state.StartBrev~q\ ) ) # ( !\inst|state.Start~q\ & ( \inst|state.StartBrev~q\ ) ) # ( \inst|state.Start~q\ & ( !\inst|state.StartBrev~q\ & ( (((\inst|state.Ain~q\) # (\inst|state.AinBrev~q\)) # 
-- (\inst|state.Bin~q\)) # (\inst|state.BinRev~q\) ) ) ) # ( !\inst|state.Start~q\ & ( !\inst|state.StartBrev~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111011111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_state.BinRev~q\,
	datab => \inst|ALT_INV_state.Bin~q\,
	datac => \inst|ALT_INV_state.AinBrev~q\,
	datad => \inst|ALT_INV_state.Ain~q\,
	datae => \inst|ALT_INV_state.Start~q\,
	dataf => \inst|ALT_INV_state.StartBrev~q\,
	combout => \inst|WideOr13~combout\);

-- Location: FF_X42_Y21_N28
\inst1|inst14|B_DI[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal2~combout\,
	asdata => \inst|WideOr13~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst14|B_DI\(8));

-- Location: LABCELL_X42_Y21_N0
\inst1|IO_DATA[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[8]~1_combout\ = ( \inst1|inst14|B_DI\(8) & ( ((\inst1|inst6|AC\(8) & \inst1|inst6|IO_WRITE_INT~q\)) # (\inst1|inst8|Equal2~combout\) ) ) # ( !\inst1|inst14|B_DI\(8) & ( (\inst1|inst6|AC\(8) & \inst1|inst6|IO_WRITE_INT~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst8|ALT_INV_Equal2~combout\,
	datac => \inst1|inst6|ALT_INV_AC\(8),
	datad => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	dataf => \inst1|inst14|ALT_INV_B_DI\(8),
	combout => \inst1|IO_DATA[8]~1_combout\);

-- Location: LABCELL_X45_Y20_N45
\inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~29_combout\ = ( \inst1|inst6|AC\(1) & ( (!\inst1|inst6|IR\(1) & ((!\inst1|inst6|IR\(0) & ((\inst1|inst6|AC\(0)))) # (\inst1|inst6|IR\(0) & (\inst1|inst6|IR\(4))))) ) ) # ( !\inst1|inst6|AC\(1) & ( 
-- (!\inst1|inst6|IR\(1) & (\inst1|inst6|AC\(0) & !\inst1|inst6|IR\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010001000100000101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(0),
	datad => \inst1|inst6|ALT_INV_IR\(0),
	dataf => \inst1|inst6|ALT_INV_AC\(1),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~29_combout\);

-- Location: LABCELL_X43_Y21_N18
\inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~26_combout\ = ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~24_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23_combout\ & ( (\inst1|inst6|IR\(1) & 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~25_combout\) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~24_combout\ & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23_combout\ & ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~25_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000110000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_IR\(1),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[36]~25_combout\,
	datae => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[36]~24_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[20]~23_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~26_combout\);

-- Location: LABCELL_X45_Y20_N48
\inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~30_combout\ = ( \inst1|inst6|IR\(4) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~26_combout\ & ( (!\inst1|inst6|IR\(2) & (((\inst1|inst6|IR\(1) & 
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[18]~28_combout\)) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~29_combout\))) ) ) ) # ( !\inst1|inst6|IR\(4) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~26_combout\ & ( (!\inst1|inst6|IR\(2) & 
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~29_combout\) ) ) ) # ( \inst1|inst6|IR\(4) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~26_combout\ & ( (((\inst1|inst6|IR\(1) & \inst1|inst6|SHIFTER|auto_generated|sbit_w[18]~28_combout\)) # 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~29_combout\)) # (\inst1|inst6|IR\(2)) ) ) ) # ( !\inst1|inst6|IR\(4) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~26_combout\ & ( (!\inst1|inst6|IR\(2) & 
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~29_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001101111111111100000000110011000000010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(2),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[18]~28_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[32]~29_combout\,
	datae => \inst1|inst6|ALT_INV_IR\(4),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[36]~26_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~30_combout\);

-- Location: LABCELL_X46_Y19_N0
\inst1|inst6|SHIFTER|auto_generated|sbit_w[28]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[28]~19_combout\ = ( \inst1|inst6|AC\(13) & ( \inst1|inst6|IR\(4) & ( (\inst1|inst6|AC\(12)) # (\inst1|inst6|IR\(0)) ) ) ) # ( !\inst1|inst6|AC\(13) & ( \inst1|inst6|IR\(4) & ( (!\inst1|inst6|IR\(0) & 
-- \inst1|inst6|AC\(12)) ) ) ) # ( \inst1|inst6|AC\(13) & ( !\inst1|inst6|IR\(4) & ( (!\inst1|inst6|IR\(0) & (\inst1|inst6|AC\(12))) # (\inst1|inst6|IR\(0) & ((\inst1|inst6|AC\(11)))) ) ) ) # ( !\inst1|inst6|AC\(13) & ( !\inst1|inst6|IR\(4) & ( 
-- (!\inst1|inst6|IR\(0) & (\inst1|inst6|AC\(12))) # (\inst1|inst6|IR\(0) & ((\inst1|inst6|AC\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(0),
	datab => \inst1|inst6|ALT_INV_AC\(12),
	datac => \inst1|inst6|ALT_INV_AC\(11),
	datae => \inst1|inst6|ALT_INV_AC\(13),
	dataf => \inst1|inst6|ALT_INV_IR\(4),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[28]~19_combout\);

-- Location: LABCELL_X45_Y20_N15
\inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~22_combout\ = ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~21_combout\ & ( (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~20_combout\ & ((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[28]~19_combout\) # 
-- (\inst1|inst6|IR\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000111101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[28]~19_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[44]~20_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[44]~21_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~22_combout\);

-- Location: LABCELL_X45_Y20_N54
\inst1|inst6|SHIFTER|auto_generated|sbit_w[56]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[56]~27_combout\ = ( \inst1|inst6|IR\(4) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~26_combout\ & ( (!\inst1|inst6|IR\(2) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[40]~18_combout\))) # 
-- (\inst1|inst6|IR\(2) & (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~22_combout\)) ) ) ) # ( !\inst1|inst6|IR\(4) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~26_combout\ & ( (!\inst1|inst6|IR\(2) & 
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[40]~18_combout\) ) ) ) # ( \inst1|inst6|IR\(4) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~26_combout\ & ( (!\inst1|inst6|IR\(2) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[40]~18_combout\))) # 
-- (\inst1|inst6|IR\(2) & (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~22_combout\)) ) ) ) # ( !\inst1|inst6|IR\(4) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[36]~26_combout\ & ( (\inst1|inst6|SHIFTER|auto_generated|sbit_w[40]~18_combout\) # 
-- (\inst1|inst6|IR\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011001111110000000000111100000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[44]~22_combout\,
	datac => \inst1|inst6|ALT_INV_IR\(2),
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[40]~18_combout\,
	datae => \inst1|inst6|ALT_INV_IR\(4),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[36]~26_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[56]~27_combout\);

-- Location: LABCELL_X45_Y20_N0
\inst1|inst6|SHIFTER|auto_generated|sbit_w[72]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[72]~31_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[56]~27_combout\ & ( (!\inst1|inst6|IR\(3)) # ((!\inst1|inst6|IR\(4) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~30_combout\))) # 
-- (\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(15)))) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[56]~27_combout\ & ( (\inst1|inst6|IR\(3) & ((!\inst1|inst6|IR\(4) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~30_combout\))) # (\inst1|inst6|IR\(4) 
-- & (\inst1|inst6|AC\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110111111111000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(15),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[48]~30_combout\,
	datad => \inst1|inst6|ALT_INV_IR\(3),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[56]~27_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[72]~31_combout\);

-- Location: LABCELL_X40_Y21_N18
\inst1|inst6|Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector18~0_combout\ = ( \inst1|inst6|IR\(11) & ( \inst1|inst6|AC\(8) & ( (!\inst1|inst6|IR\(13) & ((!\inst1|inst6|IR\(12) $ (!\inst1|inst6|MEMORY|auto_generated|q_a\(8))))) # (\inst1|inst6|IR\(13) & 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[72]~31_combout\)) ) ) ) # ( !\inst1|inst6|IR\(11) & ( \inst1|inst6|AC\(8) & ( (!\inst1|inst6|IR\(13) & (((\inst1|inst6|MEMORY|auto_generated|q_a\(8)) # (\inst1|inst6|IR\(12))))) # (\inst1|inst6|IR\(13) & 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[72]~31_combout\)) ) ) ) # ( \inst1|inst6|IR\(11) & ( !\inst1|inst6|AC\(8) & ( (!\inst1|inst6|IR\(13) & (((\inst1|inst6|IR\(12) & \inst1|inst6|MEMORY|auto_generated|q_a\(8))))) # (\inst1|inst6|IR\(13) & 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[72]~31_combout\)) ) ) ) # ( !\inst1|inst6|IR\(11) & ( !\inst1|inst6|AC\(8) & ( (!\inst1|inst6|IR\(13) & (((\inst1|inst6|IR\(12) & \inst1|inst6|MEMORY|auto_generated|q_a\(8))))) # (\inst1|inst6|IR\(13) & 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[72]~31_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110100011101110111010001110111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[72]~31_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|ALT_INV_IR\(12),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(8),
	datae => \inst1|inst6|ALT_INV_IR\(11),
	dataf => \inst1|inst6|ALT_INV_AC\(8),
	combout => \inst1|inst6|Selector18~0_combout\);

-- Location: LABCELL_X40_Y21_N9
\inst1|inst6|Selector18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector18~2_combout\ = ( \inst1|inst6|Selector18~0_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector18~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & ((!\inst1|inst6|IR\(15)) # ((\inst1|IO_DATA[8]~1_combout\)))) ) ) 
-- # ( !\inst1|inst6|Selector18~0_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector18~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & (\inst1|inst6|IR\(15) & ((\inst1|IO_DATA[8]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~0_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(15),
	datac => \inst1|inst6|ALT_INV_Selector18~1_combout\,
	datad => \inst1|ALT_INV_IO_DATA[8]~1_combout\,
	dataf => \inst1|inst6|ALT_INV_Selector18~0_combout\,
	combout => \inst1|inst6|Selector18~2_combout\);

-- Location: FF_X40_Y21_N11
\inst1|inst6|AC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector18~2_combout\,
	sclr => \inst1|inst6|ALT_INV_STATE.RESET_PC~q\,
	ena => \inst1|inst6|AC[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC\(8));

-- Location: LABCELL_X45_Y19_N15
\inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~7_combout\ = ( \inst1|inst6|IR\(0) & ( (\inst1|inst6|IR\(1) & (\inst1|inst6|IR\(4) & \inst1|inst6|AC\(8))) ) ) # ( !\inst1|inst6|IR\(0) & ( (\inst1|inst6|IR\(1) & (\inst1|inst6|IR\(4) & \inst1|inst6|AC\(7))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(8),
	datad => \inst1|inst6|ALT_INV_AC\(7),
	dataf => \inst1|inst6|ALT_INV_IR\(0),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~7_combout\);

-- Location: LABCELL_X45_Y19_N12
\inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~8_combout\ = ( \inst1|inst6|IR\(0) & ( (\inst1|inst6|IR\(1) & (!\inst1|inst6|IR\(4) & \inst1|inst6|AC\(2))) ) ) # ( !\inst1|inst6|IR\(0) & ( (\inst1|inst6|IR\(1) & (!\inst1|inst6|IR\(4) & 
-- \inst1|inst6|AC\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(2),
	datad => \inst1|inst6|ALT_INV_AC\(3),
	dataf => \inst1|inst6|ALT_INV_IR\(0),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~8_combout\);

-- Location: LABCELL_X45_Y19_N3
\inst1|inst6|SHIFTER|auto_generated|sbit_w[53]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[53]~100_combout\ = ( !\inst1|inst6|IR\(2) & ( ((((\inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~6_combout\)) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~8_combout\)) # 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~7_combout\)) ) ) # ( \inst1|inst6|IR\(2) & ( (!\inst1|inst6|IR\(1) & (((!\inst1|inst6|IR\(4) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[17]~12_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011111100111111000000001010000011111111111111110000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[37]~7_combout\,
	datac => \inst1|inst6|ALT_INV_IR\(4),
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[17]~12_combout\,
	datae => \inst1|inst6|ALT_INV_IR\(2),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[37]~6_combout\,
	datag => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[37]~8_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[53]~100_combout\);

-- Location: LABCELL_X46_Y19_N57
\inst1|inst6|SHIFTER|auto_generated|sbit_w[27]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[27]~1_combout\ = ( \inst1|inst6|IR\(4) & ( (!\inst1|inst6|IR\(0) & (\inst1|inst6|AC\(11))) # (\inst1|inst6|IR\(0) & ((\inst1|inst6|AC\(12)))) ) ) # ( !\inst1|inst6|IR\(4) & ( (!\inst1|inst6|IR\(0) & 
-- (\inst1|inst6|AC\(11))) # (\inst1|inst6|IR\(0) & ((\inst1|inst6|AC\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(11),
	datab => \inst1|inst6|ALT_INV_AC\(12),
	datac => \inst1|inst6|ALT_INV_AC\(10),
	datad => \inst1|inst6|ALT_INV_IR\(0),
	dataf => \inst1|inst6|ALT_INV_IR\(4),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[27]~1_combout\);

-- Location: LABCELL_X45_Y18_N6
\inst1|inst6|SHIFTER|auto_generated|sbit_w[41]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[41]~51_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[27]~1_combout\ & ( (!\inst1|inst6|IR\(1) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[25]~0_combout\)))) # (\inst1|inst6|IR\(1) & 
-- (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[23]~2_combout\)) # (\inst1|inst6|IR\(4)))) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[27]~1_combout\ & ( (!\inst1|inst6|IR\(1) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[25]~0_combout\)))) # 
-- (\inst1|inst6|IR\(1) & (!\inst1|inst6|IR\(4) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[23]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[23]~2_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[25]~0_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[27]~1_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[41]~51_combout\);

-- Location: LABCELL_X46_Y19_N48
\inst1|inst6|SHIFTER|auto_generated|sbit_w[29]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[29]~4_combout\ = ( \inst1|inst6|AC\(13) & ( (!\inst1|inst6|IR\(0)) # ((!\inst1|inst6|IR\(4) & ((\inst1|inst6|AC\(12)))) # (\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(14)))) ) ) # ( !\inst1|inst6|AC\(13) & ( 
-- (\inst1|inst6|IR\(0) & ((!\inst1|inst6|IR\(4) & ((\inst1|inst6|AC\(12)))) # (\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(0),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(14),
	datad => \inst1|inst6|ALT_INV_AC\(12),
	dataf => \inst1|inst6|ALT_INV_AC\(13),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[29]~4_combout\);

-- Location: LABCELL_X45_Y18_N30
\inst1|inst6|SHIFTER|auto_generated|sbit_w[61]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[61]~52_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[29]~4_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[27]~1_combout\ & ( (!\inst1|inst6|IR\(4) & (((!\inst1|inst6|IR\(2))))) # 
-- (\inst1|inst6|IR\(4) & (((!\inst1|inst6|IR\(1) & !\inst1|inst6|IR\(2))) # (\inst1|inst6|AC\(15)))) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[29]~4_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[27]~1_combout\ & ( (!\inst1|inst6|IR\(2) 
-- & (\inst1|inst6|IR\(1) & ((!\inst1|inst6|IR\(4)) # (\inst1|inst6|AC\(15))))) # (\inst1|inst6|IR\(2) & (((\inst1|inst6|AC\(15) & \inst1|inst6|IR\(4))))) ) ) ) # ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[29]~4_combout\ & ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[27]~1_combout\ & ( (!\inst1|inst6|IR\(1) & ((!\inst1|inst6|IR\(2)) # ((\inst1|inst6|AC\(15) & \inst1|inst6|IR\(4))))) # (\inst1|inst6|IR\(1) & (((\inst1|inst6|AC\(15) & \inst1|inst6|IR\(4))))) ) ) ) # ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[29]~4_combout\ & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[27]~1_combout\ & ( (\inst1|inst6|AC\(15) & (\inst1|inst6|IR\(4) & ((\inst1|inst6|IR\(2)) # (\inst1|inst6|IR\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111100010001000111101000100000001111100110010001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(2),
	datac => \inst1|inst6|ALT_INV_AC\(15),
	datad => \inst1|inst6|ALT_INV_IR\(4),
	datae => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[29]~4_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[27]~1_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[61]~52_combout\);

-- Location: LABCELL_X45_Y18_N36
\inst1|inst6|SHIFTER|auto_generated|sbit_w[77]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[77]~91_combout\ = ( !\inst1|inst6|IR\(3) & ( (((!\inst1|inst6|IR\(4) & (\inst1|inst6|IR\(2) & \inst1|inst6|SHIFTER|auto_generated|sbit_w[41]~51_combout\))) # 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[61]~52_combout\)) ) ) # ( \inst1|inst6|IR\(3) & ( (!\inst1|inst6|IR\(4) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[53]~100_combout\)) # (\inst1|inst6|IR\(4) & (((\inst1|inst6|AC\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100010001110100011111111111111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[53]~100_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(15),
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[41]~51_combout\,
	datae => \inst1|inst6|ALT_INV_IR\(3),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[61]~52_combout\,
	datag => \inst1|inst6|ALT_INV_IR\(2),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[77]~91_combout\);

-- Location: LABCELL_X45_Y21_N42
\inst1|inst6|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~53_sumout\ = SUM(( (!\inst1|inst6|STATE.CU_INSTR~q\ & (!\inst1|inst6|IR\(13) $ ((!\inst1|inst6|MEMORY|auto_generated|q_a\(13))))) # (\inst1|inst6|STATE.CU_INSTR~q\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(10))))) ) + ( 
-- \inst1|inst6|AC\(13) ) + ( \inst1|inst6|Add0~50\ ))
-- \inst1|inst6|Add0~54\ = CARRY(( (!\inst1|inst6|STATE.CU_INSTR~q\ & (!\inst1|inst6|IR\(13) $ ((!\inst1|inst6|MEMORY|auto_generated|q_a\(13))))) # (\inst1|inst6|STATE.CU_INSTR~q\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(10))))) ) + ( 
-- \inst1|inst6|AC\(13) ) + ( \inst1|inst6|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010100001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(13),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(10),
	dataf => \inst1|inst6|ALT_INV_AC\(13),
	cin => \inst1|inst6|Add0~50\,
	sumout => \inst1|inst6|Add0~53_sumout\,
	cout => \inst1|inst6|Add0~54\);

-- Location: FF_X46_Y21_N23
\inst1|inst6|AC_SAVED[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|AC\(13),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC_SAVED\(13));

-- Location: LABCELL_X46_Y21_N21
\inst1|inst6|Selector13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector13~1_combout\ = ( \inst1|inst6|Selector15~1_combout\ & ( (!\inst1|inst6|Selector15~2_combout\ & (!\inst1|inst6|Add0~53_sumout\ & ((!\inst1|inst6|AC[9]~1_combout\) # (!\inst1|inst6|AC_SAVED\(13))))) ) ) # ( 
-- !\inst1|inst6|Selector15~1_combout\ & ( (!\inst1|inst6|Selector15~2_combout\ & ((!\inst1|inst6|AC[9]~1_combout\) # (!\inst1|inst6|AC_SAVED\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001000110011001000100011000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~1_combout\,
	datab => \inst1|inst6|ALT_INV_Selector15~2_combout\,
	datac => \inst1|inst6|ALT_INV_Add0~53_sumout\,
	datad => \inst1|inst6|ALT_INV_AC_SAVED\(13),
	dataf => \inst1|inst6|ALT_INV_Selector15~1_combout\,
	combout => \inst1|inst6|Selector13~1_combout\);

-- Location: LABCELL_X46_Y21_N54
\inst1|IO_DATA[13]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[13]~12_combout\ = ( \inst1|inst6|AC\(13) & ( \inst1|inst6|IO_WRITE_INT~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	dataf => \inst1|inst6|ALT_INV_AC\(13),
	combout => \inst1|IO_DATA[13]~12_combout\);

-- Location: LABCELL_X46_Y21_N30
\inst1|inst6|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector13~0_combout\ = ( \inst1|inst6|IR\(14) & ( (!\inst1|inst6|AC\(13) & (((\inst1|inst6|MEMORY|auto_generated|q_a\(13) & \inst1|inst6|IR\(12))))) # (\inst1|inst6|AC\(13) & ((!\inst1|inst6|MEMORY|auto_generated|q_a\(13) & 
-- ((\inst1|inst6|IR\(12)))) # (\inst1|inst6|MEMORY|auto_generated|q_a\(13) & ((!\inst1|inst6|IR\(11)) # (!\inst1|inst6|IR\(12)))))) ) ) # ( !\inst1|inst6|IR\(14) & ( (!\inst1|inst6|AC\(13) & (((\inst1|inst6|MEMORY|auto_generated|q_a\(13))))) # 
-- (\inst1|inst6|AC\(13) & ((!\inst1|inst6|MEMORY|auto_generated|q_a\(13) & ((\inst1|inst6|IR\(12)))) # (\inst1|inst6|MEMORY|auto_generated|q_a\(13) & ((!\inst1|inst6|IR\(11)) # (!\inst1|inst6|IR\(12)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111110000011110011111000000011001111100000001100111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(11),
	datab => \inst1|inst6|ALT_INV_AC\(13),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(13),
	datad => \inst1|inst6|ALT_INV_IR\(12),
	dataf => \inst1|inst6|ALT_INV_IR\(14),
	combout => \inst1|inst6|Selector13~0_combout\);

-- Location: LABCELL_X46_Y21_N42
\inst1|inst6|Selector13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector13~2_combout\ = ( \inst1|IO_DATA[13]~12_combout\ & ( \inst1|inst6|Selector13~0_combout\ & ( (!\inst1|inst6|AC[11]~10_combout\ & (((!\inst1|inst6|Selector13~1_combout\) # (\inst1|inst6|AC[11]~9_combout\)))) # 
-- (\inst1|inst6|AC[11]~10_combout\ & (((!\inst1|inst6|AC[11]~9_combout\)) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[77]~91_combout\))) ) ) ) # ( !\inst1|IO_DATA[13]~12_combout\ & ( \inst1|inst6|Selector13~0_combout\ & ( (!\inst1|inst6|AC[11]~10_combout\ 
-- & (((!\inst1|inst6|Selector13~1_combout\ & !\inst1|inst6|AC[11]~9_combout\)))) # (\inst1|inst6|AC[11]~10_combout\ & (((!\inst1|inst6|AC[11]~9_combout\)) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[77]~91_combout\))) ) ) ) # ( 
-- \inst1|IO_DATA[13]~12_combout\ & ( !\inst1|inst6|Selector13~0_combout\ & ( (!\inst1|inst6|AC[11]~10_combout\ & (((!\inst1|inst6|Selector13~1_combout\) # (\inst1|inst6|AC[11]~9_combout\)))) # (\inst1|inst6|AC[11]~10_combout\ & 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[77]~91_combout\ & ((\inst1|inst6|AC[11]~9_combout\)))) ) ) ) # ( !\inst1|IO_DATA[13]~12_combout\ & ( !\inst1|inst6|Selector13~0_combout\ & ( (!\inst1|inst6|AC[11]~10_combout\ & 
-- (((!\inst1|inst6|Selector13~1_combout\ & !\inst1|inst6|AC[11]~9_combout\)))) # (\inst1|inst6|AC[11]~10_combout\ & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[77]~91_combout\ & ((\inst1|inst6|AC[11]~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000010001110000001101110111110011000100011111001111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[77]~91_combout\,
	datab => \inst1|inst6|ALT_INV_AC[11]~10_combout\,
	datac => \inst1|inst6|ALT_INV_Selector13~1_combout\,
	datad => \inst1|inst6|ALT_INV_AC[11]~9_combout\,
	datae => \inst1|ALT_INV_IO_DATA[13]~12_combout\,
	dataf => \inst1|inst6|ALT_INV_Selector13~0_combout\,
	combout => \inst1|inst6|Selector13~2_combout\);

-- Location: FF_X46_Y21_N44
\inst1|inst6|AC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector13~2_combout\,
	ena => \inst1|inst6|AC[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC\(13));

-- Location: LABCELL_X45_Y18_N3
\inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~43_combout\ = ( \inst1|inst6|AC\(13) & ( (!\inst1|inst6|IR\(0) & (((\inst1|inst6|AC\(14))))) # (\inst1|inst6|IR\(0) & (((!\inst1|inst6|IR\(4))) # (\inst1|inst6|AC\(15)))) ) ) # ( !\inst1|inst6|AC\(13) & ( 
-- (!\inst1|inst6|IR\(0) & (((\inst1|inst6|AC\(14))))) # (\inst1|inst6|IR\(0) & (\inst1|inst6|AC\(15) & ((\inst1|inst6|IR\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000101001100110000010100110011111101010011001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(15),
	datab => \inst1|inst6|ALT_INV_AC\(14),
	datac => \inst1|inst6|ALT_INV_IR\(4),
	datad => \inst1|inst6|ALT_INV_IR\(0),
	dataf => \inst1|inst6|ALT_INV_AC\(13),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~43_combout\);

-- Location: LABCELL_X45_Y18_N33
\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~44_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~43_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[28]~19_combout\ & ( (!\inst1|inst6|IR\(4) & (((!\inst1|inst6|IR\(2))))) # 
-- (\inst1|inst6|IR\(4) & (((!\inst1|inst6|IR\(1) & !\inst1|inst6|IR\(2))) # (\inst1|inst6|AC\(15)))) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~43_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[28]~19_combout\ & ( 
-- (!\inst1|inst6|IR\(2) & (\inst1|inst6|IR\(1) & ((!\inst1|inst6|IR\(4)) # (\inst1|inst6|AC\(15))))) # (\inst1|inst6|IR\(2) & (((\inst1|inst6|IR\(4) & \inst1|inst6|AC\(15))))) ) ) ) # ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~43_combout\ & ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[28]~19_combout\ & ( (!\inst1|inst6|IR\(1) & ((!\inst1|inst6|IR\(2)) # ((\inst1|inst6|IR\(4) & \inst1|inst6|AC\(15))))) # (\inst1|inst6|IR\(1) & (((\inst1|inst6|IR\(4) & \inst1|inst6|AC\(15))))) ) ) ) # ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~43_combout\ & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[28]~19_combout\ & ( (\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(15) & ((\inst1|inst6|IR\(2)) # (\inst1|inst6|IR\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111100010001000111101000000010001111100100011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(2),
	datac => \inst1|inst6|ALT_INV_IR\(4),
	datad => \inst1|inst6|ALT_INV_AC\(15),
	datae => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[30]~43_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[28]~19_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~44_combout\);

-- Location: MLABCELL_X47_Y21_N36
\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~9_combout\ = ( !\inst1|inst6|IR\(4) & ( \inst1|inst6|IR\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|inst6|ALT_INV_IR\(4),
	dataf => \inst1|inst6|ALT_INV_IR\(2),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~9_combout\);

-- Location: LABCELL_X43_Y22_N18
\inst1|inst6|SHIFTER|auto_generated|sbit_w[78]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[78]~80_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~9_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~41_combout\ & ( !\inst1|inst6|IR\(3) ) ) ) # ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~9_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~41_combout\ & ( (\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~44_combout\ & !\inst1|inst6|IR\(3)) ) ) ) # ( 
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~9_combout\ & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~41_combout\ & ( (!\inst1|inst6|IR\(3) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~42_combout\) # 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~44_combout\)) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~40_combout\))) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~9_combout\ & ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~41_combout\ & ( (\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~44_combout\ & !\inst1|inst6|IR\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000011111110000000000110011000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~40_combout\,
	datab => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[62]~44_combout\,
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~42_combout\,
	datad => \inst1|inst6|ALT_INV_IR\(3),
	datae => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~9_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~41_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[78]~80_combout\);

-- Location: LABCELL_X45_Y19_N9
\inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~34_combout\ = ( \inst1|inst6|IR\(4) & ( \inst1|inst6|IR\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|inst6|ALT_INV_IR\(2),
	dataf => \inst1|inst6|ALT_INV_IR\(4),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~34_combout\);

-- Location: LABCELL_X43_Y22_N42
\inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~47_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~41_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~34_combout\ ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~41_combout\ & 
-- ( (\inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~34_combout\ & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~42_combout\) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~40_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~40_combout\,
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[48]~34_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~42_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~41_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~47_combout\);

-- Location: LABCELL_X43_Y22_N9
\inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~49_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~48_combout\ & ( (\inst1|inst6|IR\(2) & (!\inst1|inst6|IR\(4) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[18]~28_combout\) # 
-- (\inst1|inst6|IR\(1))))) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~48_combout\ & ( (!\inst1|inst6|IR\(1) & (\inst1|inst6|IR\(2) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[18]~28_combout\ & !\inst1|inst6|IR\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000010011000000000001001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(2),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[18]~28_combout\,
	datad => \inst1|inst6|ALT_INV_IR\(4),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[32]~48_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~49_combout\);

-- Location: LABCELL_X45_Y20_N18
\inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~46_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[24]~15_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[22]~17_combout\ & ( (!\inst1|inst6|IR\(2) & ((!\inst1|inst6|IR\(1)) # 
-- ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23_combout\) # (\inst1|inst6|IR\(4))))) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[24]~15_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[22]~17_combout\ & ( (!\inst1|inst6|IR\(2) & 
-- ((!\inst1|inst6|IR\(1)) # ((!\inst1|inst6|IR\(4) & \inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23_combout\)))) ) ) ) # ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[24]~15_combout\ & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[22]~17_combout\ & ( 
-- (\inst1|inst6|IR\(1) & (!\inst1|inst6|IR\(2) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23_combout\) # (\inst1|inst6|IR\(4))))) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[24]~15_combout\ & ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[22]~17_combout\ & ( (\inst1|inst6|IR\(1) & (!\inst1|inst6|IR\(4) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23_combout\ & !\inst1|inst6|IR\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000101010000000010101110000000001011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[20]~23_combout\,
	datad => \inst1|inst6|ALT_INV_IR\(2),
	datae => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[24]~15_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[22]~17_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~46_combout\);

-- Location: LABCELL_X43_Y22_N0
\inst1|inst6|SHIFTER|auto_generated|sbit_w[78]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[78]~87_combout\ = ( !\inst1|inst6|IR\(4) & ( ((\inst1|inst6|IR\(3) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~49_combout\) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~46_combout\)) # 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~47_combout\)))) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[78]~80_combout\) ) ) # ( \inst1|inst6|IR\(4) & ( (((\inst1|inst6|AC\(15) & ((\inst1|inst6|IR\(3)))))) # 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[78]~80_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010101111111111111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[78]~80_combout\,
	datab => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[54]~47_combout\,
	datac => \inst1|inst6|ALT_INV_AC\(15),
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[54]~49_combout\,
	datae => \inst1|inst6|ALT_INV_IR\(4),
	dataf => \inst1|inst6|ALT_INV_IR\(3),
	datag => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[54]~46_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[78]~87_combout\);

-- Location: LABCELL_X46_Y21_N57
\inst1|IO_DATA[14]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[14]~13_combout\ = (\inst1|inst6|AC\(14) & \inst1|inst6|IO_WRITE_INT~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(14),
	datab => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	combout => \inst1|IO_DATA[14]~13_combout\);

-- Location: FF_X46_Y21_N50
\inst1|inst6|AC_SAVED[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|AC\(14),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC_SAVED\(14));

-- Location: LABCELL_X45_Y21_N45
\inst1|inst6|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~57_sumout\ = SUM(( (!\inst1|inst6|STATE.CU_INSTR~q\ & (!\inst1|inst6|IR\(13) $ ((!\inst1|inst6|MEMORY|auto_generated|q_a\(14))))) # (\inst1|inst6|STATE.CU_INSTR~q\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(10))))) ) + ( 
-- \inst1|inst6|AC\(14) ) + ( \inst1|inst6|Add0~54\ ))
-- \inst1|inst6|Add0~58\ = CARRY(( (!\inst1|inst6|STATE.CU_INSTR~q\ & (!\inst1|inst6|IR\(13) $ ((!\inst1|inst6|MEMORY|auto_generated|q_a\(14))))) # (\inst1|inst6|STATE.CU_INSTR~q\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(10))))) ) + ( 
-- \inst1|inst6|AC\(14) ) + ( \inst1|inst6|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010100001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(14),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(10),
	dataf => \inst1|inst6|ALT_INV_AC\(14),
	cin => \inst1|inst6|Add0~54\,
	sumout => \inst1|inst6|Add0~57_sumout\,
	cout => \inst1|inst6|Add0~58\);

-- Location: LABCELL_X46_Y21_N48
\inst1|inst6|Selector12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector12~1_combout\ = ( \inst1|inst6|Add0~57_sumout\ & ( (!\inst1|inst6|Selector15~1_combout\ & (!\inst1|inst6|Selector15~2_combout\ & ((!\inst1|inst6|AC[9]~1_combout\) # (!\inst1|inst6|AC_SAVED\(14))))) ) ) # ( 
-- !\inst1|inst6|Add0~57_sumout\ & ( (!\inst1|inst6|Selector15~2_combout\ & ((!\inst1|inst6|AC[9]~1_combout\) # (!\inst1|inst6|AC_SAVED\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110011001100000010001000100000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_Selector15~1_combout\,
	datab => \inst1|inst6|ALT_INV_Selector15~2_combout\,
	datac => \inst1|inst6|ALT_INV_AC[9]~1_combout\,
	datad => \inst1|inst6|ALT_INV_AC_SAVED\(14),
	dataf => \inst1|inst6|ALT_INV_Add0~57_sumout\,
	combout => \inst1|inst6|Selector12~1_combout\);

-- Location: LABCELL_X46_Y21_N24
\inst1|inst6|Selector12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector12~2_combout\ = ( \inst1|IO_DATA[14]~13_combout\ & ( \inst1|inst6|Selector12~1_combout\ & ( (!\inst1|inst6|AC[11]~9_combout\ & (\inst1|inst6|Selector12~0_combout\ & ((\inst1|inst6|AC[11]~10_combout\)))) # 
-- (\inst1|inst6|AC[11]~9_combout\ & (((!\inst1|inst6|AC[11]~10_combout\) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[78]~87_combout\)))) ) ) ) # ( !\inst1|IO_DATA[14]~13_combout\ & ( \inst1|inst6|Selector12~1_combout\ & ( (\inst1|inst6|AC[11]~10_combout\ 
-- & ((!\inst1|inst6|AC[11]~9_combout\ & (\inst1|inst6|Selector12~0_combout\)) # (\inst1|inst6|AC[11]~9_combout\ & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[78]~87_combout\))))) ) ) ) # ( \inst1|IO_DATA[14]~13_combout\ & ( 
-- !\inst1|inst6|Selector12~1_combout\ & ( (!\inst1|inst6|AC[11]~10_combout\) # ((!\inst1|inst6|AC[11]~9_combout\ & (\inst1|inst6|Selector12~0_combout\)) # (\inst1|inst6|AC[11]~9_combout\ & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[78]~87_combout\)))) ) ) 
-- ) # ( !\inst1|IO_DATA[14]~13_combout\ & ( !\inst1|inst6|Selector12~1_combout\ & ( (!\inst1|inst6|AC[11]~9_combout\ & (((!\inst1|inst6|AC[11]~10_combout\)) # (\inst1|inst6|Selector12~0_combout\))) # (\inst1|inst6|AC[11]~9_combout\ & 
-- (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[78]~87_combout\ & \inst1|inst6|AC[11]~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000100111111111110010011100000000001001110101010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[11]~9_combout\,
	datab => \inst1|inst6|ALT_INV_Selector12~0_combout\,
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[78]~87_combout\,
	datad => \inst1|inst6|ALT_INV_AC[11]~10_combout\,
	datae => \inst1|ALT_INV_IO_DATA[14]~13_combout\,
	dataf => \inst1|inst6|ALT_INV_Selector12~1_combout\,
	combout => \inst1|inst6|Selector12~2_combout\);

-- Location: FF_X46_Y21_N26
\inst1|inst6|AC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector12~2_combout\,
	ena => \inst1|inst6|AC[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC\(14));

-- Location: LABCELL_X45_Y20_N3
\inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~20_combout\ = ( \inst1|inst6|IR\(1) & ( (\inst1|inst6|IR\(4) & ((!\inst1|inst6|IR\(0) & ((\inst1|inst6|AC\(14)))) # (\inst1|inst6|IR\(0) & (\inst1|inst6|AC\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001001100010000000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(15),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_IR\(0),
	datad => \inst1|inst6|ALT_INV_AC\(14),
	dataf => \inst1|inst6|ALT_INV_IR\(1),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~20_combout\);

-- Location: LABCELL_X45_Y20_N24
\inst1|inst6|SHIFTER|auto_generated|sbit_w[60]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[60]~55_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[28]~19_combout\ & ( \inst1|inst6|IR\(1) & ( ((!\inst1|inst6|IR\(2) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~20_combout\) # 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~21_combout\)))) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~54_combout\) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[28]~19_combout\ & ( \inst1|inst6|IR\(1) & ( ((!\inst1|inst6|IR\(2) & 
-- ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~20_combout\) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~21_combout\)))) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~54_combout\) ) ) ) # ( 
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[28]~19_combout\ & ( !\inst1|inst6|IR\(1) & ( (!\inst1|inst6|IR\(2)) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~54_combout\) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[28]~19_combout\ & ( 
-- !\inst1|inst6|IR\(1) & ( ((!\inst1|inst6|IR\(2) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~20_combout\) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[44]~21_combout\)))) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~54_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101010101111111110101010101111111010101010111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[62]~54_combout\,
	datab => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[44]~21_combout\,
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[44]~20_combout\,
	datad => \inst1|inst6|ALT_INV_IR\(2),
	datae => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[28]~19_combout\,
	dataf => \inst1|inst6|ALT_INV_IR\(1),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[60]~55_combout\);

-- Location: LABCELL_X45_Y20_N30
\inst1|inst6|SHIFTER|auto_generated|sbit_w[68]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[68]~58_combout\ = ( \inst1|inst6|IR\(2) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[40]~18_combout\ & ( (!\inst1|inst6|IR\(4) & (((!\inst1|inst6|IR\(3) & 
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~57_combout\)))) # (\inst1|inst6|IR\(4) & (((!\inst1|inst6|IR\(3))) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[60]~55_combout\))) ) ) ) # ( !\inst1|inst6|IR\(2) & ( 
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[40]~18_combout\ & ( (!\inst1|inst6|IR\(3) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~57_combout\)))) # (\inst1|inst6|IR\(3) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[60]~55_combout\ & 
-- (\inst1|inst6|IR\(4)))) ) ) ) # ( \inst1|inst6|IR\(2) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[40]~18_combout\ & ( (!\inst1|inst6|IR\(3) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~57_combout\)))) # (\inst1|inst6|IR\(3) & 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[60]~55_combout\ & (\inst1|inst6|IR\(4)))) ) ) ) # ( !\inst1|inst6|IR\(2) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[40]~18_combout\ & ( (!\inst1|inst6|IR\(3) & 
-- (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[52]~57_combout\)))) # (\inst1|inst6|IR\(3) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[60]~55_combout\ & (\inst1|inst6|IR\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111110001000000011111000100000001111100010011000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[60]~55_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_IR\(3),
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[52]~57_combout\,
	datae => \inst1|inst6|ALT_INV_IR\(2),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[40]~18_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[68]~58_combout\);

-- Location: LABCELL_X40_Y20_N36
\inst1|inst6|Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector22~0_combout\ = ( \inst1|inst6|IR\(12) & ( \inst1|inst6|AC\(4) & ( (!\inst1|inst6|IR\(13) & (((!\inst1|inst6|IR\(11)) # (!\inst1|inst6|MEMORY|auto_generated|q_a\(4))))) # (\inst1|inst6|IR\(13) & 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[68]~58_combout\)) ) ) ) # ( !\inst1|inst6|IR\(12) & ( \inst1|inst6|AC\(4) & ( (!\inst1|inst6|IR\(13) & ((\inst1|inst6|MEMORY|auto_generated|q_a\(4)))) # (\inst1|inst6|IR\(13) & 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[68]~58_combout\)) ) ) ) # ( \inst1|inst6|IR\(12) & ( !\inst1|inst6|AC\(4) & ( (!\inst1|inst6|IR\(13) & ((\inst1|inst6|MEMORY|auto_generated|q_a\(4)))) # (\inst1|inst6|IR\(13) & 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[68]~58_combout\)) ) ) ) # ( !\inst1|inst6|IR\(12) & ( !\inst1|inst6|AC\(4) & ( (\inst1|inst6|SHIFTER|auto_generated|sbit_w[68]~58_combout\ & \inst1|inst6|IR\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110101010100001111010101011111110001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[68]~58_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(11),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(4),
	datad => \inst1|inst6|ALT_INV_IR\(13),
	datae => \inst1|inst6|ALT_INV_IR\(12),
	dataf => \inst1|inst6|ALT_INV_AC\(4),
	combout => \inst1|inst6|Selector22~0_combout\);

-- Location: FF_X40_Y20_N44
\inst1|inst6|AC_SAVED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|AC\(4),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC_SAVED\(4));

-- Location: LABCELL_X45_Y21_N15
\inst1|inst6|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~21_sumout\ = SUM(( !\inst1|inst6|MEMORY|auto_generated|q_a\(4) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|AC\(4) ) + ( \inst1|inst6|Add0~26\ ))
-- \inst1|inst6|Add0~22\ = CARRY(( !\inst1|inst6|MEMORY|auto_generated|q_a\(4) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|AC\(4) ) + ( \inst1|inst6|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|ALT_INV_AC\(4),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(4),
	cin => \inst1|inst6|Add0~26\,
	sumout => \inst1|inst6|Add0~21_sumout\,
	cout => \inst1|inst6|Add0~22\);

-- Location: LABCELL_X40_Y20_N42
\inst1|inst6|Selector22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector22~1_combout\ = ( \inst1|inst6|Add0~21_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(4))) # (\inst1|inst6|AC[9]~3_combout\))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(4))))) ) ) # ( !\inst1|inst6|Add0~21_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (!\inst1|inst6|AC[9]~3_combout\ & (\inst1|inst6|MEMORY|auto_generated|q_a\(4)))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~1_combout\,
	datab => \inst1|inst6|ALT_INV_AC[9]~3_combout\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(4),
	datad => \inst1|inst6|ALT_INV_AC_SAVED\(4),
	dataf => \inst1|inst6|ALT_INV_Add0~21_sumout\,
	combout => \inst1|inst6|Selector22~1_combout\);

-- Location: IOIBUF_X89_Y21_N4
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: FF_X42_Y19_N28
\inst1|inst9|B_DI[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal6~combout\,
	asdata => \SW[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst9|B_DI\(4));

-- Location: LABCELL_X42_Y19_N39
\inst1|IO_DATA[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[4]~5_combout\ = ( \inst1|inst9|B_DI\(4) & ( ((\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(4))) # (\inst1|inst8|Equal6~combout\) ) ) # ( !\inst1|inst9|B_DI\(4) & ( (\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst8|ALT_INV_Equal6~combout\,
	datab => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	datac => \inst1|inst6|ALT_INV_AC\(4),
	dataf => \inst1|inst9|ALT_INV_B_DI\(4),
	combout => \inst1|IO_DATA[4]~5_combout\);

-- Location: LABCELL_X40_Y21_N12
\inst1|inst6|Selector22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector22~2_combout\ = ( \inst1|IO_DATA[4]~5_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector22~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector22~0_combout\)) # (\inst1|inst6|IR\(15)))) ) ) # 
-- ( !\inst1|IO_DATA[4]~5_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector22~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & (!\inst1|inst6|IR\(15) & (\inst1|inst6|Selector22~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~0_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(15),
	datac => \inst1|inst6|ALT_INV_Selector22~0_combout\,
	datad => \inst1|inst6|ALT_INV_Selector22~1_combout\,
	dataf => \inst1|ALT_INV_IO_DATA[4]~5_combout\,
	combout => \inst1|inst6|Selector22~2_combout\);

-- Location: FF_X40_Y21_N14
\inst1|inst6|AC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector22~2_combout\,
	sclr => \inst1|inst6|ALT_INV_STATE.RESET_PC~q\,
	ena => \inst1|inst6|AC[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC\(4));

-- Location: LABCELL_X45_Y21_N18
\inst1|inst6|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~17_sumout\ = SUM(( !\inst1|inst6|MEMORY|auto_generated|q_a\(5) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|AC\(5) ) + ( \inst1|inst6|Add0~22\ ))
-- \inst1|inst6|Add0~18\ = CARRY(( !\inst1|inst6|MEMORY|auto_generated|q_a\(5) $ (((!\inst1|inst6|IR\(13)) # (\inst1|inst6|STATE.CU_INSTR~q\))) ) + ( \inst1|inst6|AC\(5) ) + ( \inst1|inst6|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(5),
	dataf => \inst1|inst6|ALT_INV_AC\(5),
	cin => \inst1|inst6|Add0~22\,
	sumout => \inst1|inst6|Add0~17_sumout\,
	cout => \inst1|inst6|Add0~18\);

-- Location: LABCELL_X40_Y21_N3
\inst1|inst6|Selector20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector20~1_combout\ = ( \inst1|inst6|Add0~13_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(6))) # (\inst1|inst6|AC[9]~3_combout\))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(6))))) ) ) # ( !\inst1|inst6|Add0~13_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (!\inst1|inst6|AC[9]~3_combout\ & (\inst1|inst6|MEMORY|auto_generated|q_a\(6)))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~3_combout\,
	datab => \inst1|inst6|ALT_INV_AC[9]~1_combout\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(6),
	datad => \inst1|inst6|ALT_INV_AC_SAVED\(6),
	dataf => \inst1|inst6|ALT_INV_Add0~13_sumout\,
	combout => \inst1|inst6|Selector20~1_combout\);

-- Location: IOIBUF_X89_Y21_N38
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: FF_X42_Y19_N56
\inst1|inst9|B_DI[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal6~combout\,
	asdata => \SW[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst9|B_DI\(6));

-- Location: LABCELL_X43_Y19_N45
\inst1|IO_DATA[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[6]~3_combout\ = ( \inst1|inst8|Equal6~combout\ & ( ((\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(6))) # (\inst1|inst9|B_DI\(6)) ) ) # ( !\inst1|inst8|Equal6~combout\ & ( (\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst9|ALT_INV_B_DI\(6),
	datac => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	datad => \inst1|inst6|ALT_INV_AC\(6),
	dataf => \inst1|inst8|ALT_INV_Equal6~combout\,
	combout => \inst1|IO_DATA[6]~3_combout\);

-- Location: LABCELL_X43_Y22_N45
\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~45_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~41_combout\ & ( (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~44_combout\ & !\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~9_combout\) ) ) # 
-- ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~41_combout\ & ( (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~44_combout\ & ((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~9_combout\) # ((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~40_combout\ 
-- & !\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~42_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011000000110010001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~40_combout\,
	datab => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[62]~44_combout\,
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~9_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~42_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~41_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~45_combout\);

-- Location: LABCELL_X43_Y22_N36
\inst1|inst6|SHIFTER|auto_generated|sbit_w[70]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[70]~50_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~45_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~47_combout\ & ( \inst1|inst6|IR\(3) ) ) ) # ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~45_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~47_combout\ & ( (\inst1|inst6|IR\(3) & !\inst1|inst6|IR\(4)) ) ) ) # ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~45_combout\ & ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~47_combout\ & ( ((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~46_combout\ & !\inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~49_combout\)) # (\inst1|inst6|IR\(3)) ) ) ) # ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[62]~45_combout\ & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~47_combout\ & ( (!\inst1|inst6|IR\(3) & (((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~46_combout\ & 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[54]~49_combout\)))) # (\inst1|inst6|IR\(3) & (!\inst1|inst6|IR\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010001000100111101010101010101000100010001000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(3),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[54]~46_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[54]~49_combout\,
	datae => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[62]~45_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[54]~47_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[70]~50_combout\);

-- Location: LABCELL_X40_Y21_N57
\inst1|inst6|Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector20~0_combout\ = ( \inst1|inst6|IR\(11) & ( \inst1|inst6|IR\(13) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[70]~50_combout\ ) ) ) # ( !\inst1|inst6|IR\(11) & ( \inst1|inst6|IR\(13) & ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[70]~50_combout\ ) ) ) # ( \inst1|inst6|IR\(11) & ( !\inst1|inst6|IR\(13) & ( (!\inst1|inst6|MEMORY|auto_generated|q_a\(6) & (\inst1|inst6|AC\(6) & \inst1|inst6|IR\(12))) # 
-- (\inst1|inst6|MEMORY|auto_generated|q_a\(6) & (!\inst1|inst6|AC\(6) $ (!\inst1|inst6|IR\(12)))) ) ) ) # ( !\inst1|inst6|IR\(11) & ( !\inst1|inst6|IR\(13) & ( (!\inst1|inst6|MEMORY|auto_generated|q_a\(6) & (\inst1|inst6|AC\(6) & \inst1|inst6|IR\(12))) # 
-- (\inst1|inst6|MEMORY|auto_generated|q_a\(6) & ((\inst1|inst6|IR\(12)) # (\inst1|inst6|AC\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111111000000110011110010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[70]~50_combout\,
	datab => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(6),
	datac => \inst1|inst6|ALT_INV_AC\(6),
	datad => \inst1|inst6|ALT_INV_IR\(12),
	datae => \inst1|inst6|ALT_INV_IR\(11),
	dataf => \inst1|inst6|ALT_INV_IR\(13),
	combout => \inst1|inst6|Selector20~0_combout\);

-- Location: LABCELL_X40_Y21_N15
\inst1|inst6|Selector20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector20~2_combout\ = ( \inst1|inst6|Selector20~0_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector20~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & ((!\inst1|inst6|IR\(15)) # ((\inst1|IO_DATA[6]~3_combout\)))) ) ) 
-- # ( !\inst1|inst6|Selector20~0_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector20~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & (\inst1|inst6|IR\(15) & ((\inst1|IO_DATA[6]~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~0_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(15),
	datac => \inst1|inst6|ALT_INV_Selector20~1_combout\,
	datad => \inst1|ALT_INV_IO_DATA[6]~3_combout\,
	dataf => \inst1|inst6|ALT_INV_Selector20~0_combout\,
	combout => \inst1|inst6|Selector20~2_combout\);

-- Location: FF_X40_Y21_N17
\inst1|inst6|AC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector20~2_combout\,
	sclr => \inst1|inst6|ALT_INV_STATE.RESET_PC~q\,
	ena => \inst1|inst6|AC[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC\(6));

-- Location: LABCELL_X45_Y19_N18
\inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~6_combout\ = ( !\inst1|inst6|IR\(1) & ( \inst1|inst6|AC\(4) & ( (!\inst1|inst6|IR\(0) & (\inst1|inst6|AC\(5))) # (\inst1|inst6|IR\(0) & (((!\inst1|inst6|IR\(4)) # (\inst1|inst6|AC\(6))))) ) ) ) # ( 
-- !\inst1|inst6|IR\(1) & ( !\inst1|inst6|AC\(4) & ( (!\inst1|inst6|IR\(0) & (\inst1|inst6|AC\(5))) # (\inst1|inst6|IR\(0) & (((\inst1|inst6|IR\(4) & \inst1|inst6|AC\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010011000000000000000001011100010111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(5),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_IR\(0),
	datad => \inst1|inst6|ALT_INV_AC\(6),
	datae => \inst1|inst6|ALT_INV_IR\(1),
	dataf => \inst1|inst6|ALT_INV_AC\(4),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~6_combout\);

-- Location: LABCELL_X45_Y19_N6
\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~10_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~8_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~9_combout\ ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~8_combout\ & ( 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~9_combout\ & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~7_combout\) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[37]~6_combout\,
	datab => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[37]~7_combout\,
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~9_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[37]~8_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~10_combout\);

-- Location: LABCELL_X45_Y18_N42
\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~3_combout\ = ( \inst1|inst6|IR\(1) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[27]~1_combout\ & ( (!\inst1|inst6|IR\(2) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[23]~2_combout\) # 
-- (\inst1|inst6|IR\(4)))) ) ) ) # ( !\inst1|inst6|IR\(1) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[27]~1_combout\ & ( (\inst1|inst6|SHIFTER|auto_generated|sbit_w[25]~0_combout\ & !\inst1|inst6|IR\(2)) ) ) ) # ( \inst1|inst6|IR\(1) & ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[27]~1_combout\ & ( (!\inst1|inst6|IR\(4) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[23]~2_combout\ & !\inst1|inst6|IR\(2))) ) ) ) # ( !\inst1|inst6|IR\(1) & ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[27]~1_combout\ & ( (\inst1|inst6|SHIFTER|auto_generated|sbit_w[25]~0_combout\ & !\inst1|inst6|IR\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011000000000001010101000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[25]~0_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[23]~2_combout\,
	datad => \inst1|inst6|ALT_INV_IR\(2),
	datae => \inst1|inst6|ALT_INV_IR\(1),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[27]~1_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~3_combout\);

-- Location: LABCELL_X45_Y19_N24
\inst1|inst6|SHIFTER|auto_generated|sbit_w[49]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[49]~68_combout\ = ( \inst1|inst6|AC\(0) & ( \inst1|inst6|IR\(0) & ( (\inst1|inst8|Equal0~0_combout\ & ((!\inst1|inst6|IR\(4)) # (\inst1|inst6|AC\(2)))) ) ) ) # ( !\inst1|inst6|AC\(0) & ( \inst1|inst6|IR\(0) & ( 
-- (\inst1|inst6|AC\(2) & (\inst1|inst6|IR\(4) & \inst1|inst8|Equal0~0_combout\)) ) ) ) # ( \inst1|inst6|AC\(0) & ( !\inst1|inst6|IR\(0) & ( (\inst1|inst8|Equal0~0_combout\ & \inst1|inst6|AC\(1)) ) ) ) # ( !\inst1|inst6|AC\(0) & ( !\inst1|inst6|IR\(0) & ( 
-- (\inst1|inst8|Equal0~0_combout\ & \inst1|inst6|AC\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000001000000010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(2),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst8|ALT_INV_Equal0~0_combout\,
	datad => \inst1|inst6|ALT_INV_AC\(1),
	datae => \inst1|inst6|ALT_INV_AC\(0),
	dataf => \inst1|inst6|ALT_INV_IR\(0),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[49]~68_combout\);

-- Location: LABCELL_X45_Y19_N54
\inst1|inst6|SHIFTER|auto_generated|sbit_w[49]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[49]~99_combout\ = ( \inst1|inst6|AC\(3) & ( \inst1|inst6|AC\(4) & ( (!\inst1|inst6|IR\(2) & (\inst1|inst6|IR\(1) & \inst1|inst6|IR\(4))) ) ) ) # ( !\inst1|inst6|AC\(3) & ( \inst1|inst6|AC\(4) & ( 
-- (!\inst1|inst6|IR\(2) & (\inst1|inst6|IR\(1) & (\inst1|inst6|IR\(0) & \inst1|inst6|IR\(4)))) ) ) ) # ( \inst1|inst6|AC\(3) & ( !\inst1|inst6|AC\(4) & ( (!\inst1|inst6|IR\(2) & (\inst1|inst6|IR\(1) & (!\inst1|inst6|IR\(0) & \inst1|inst6|IR\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(2),
	datab => \inst1|inst6|ALT_INV_IR\(1),
	datac => \inst1|inst6|ALT_INV_IR\(0),
	datad => \inst1|inst6|ALT_INV_IR\(4),
	datae => \inst1|inst6|ALT_INV_AC\(3),
	dataf => \inst1|inst6|ALT_INV_AC\(4),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[49]~99_combout\);

-- Location: LABCELL_X45_Y19_N42
\inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~69_combout\ = ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[49]~99_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~34_combout\ & ( (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[49]~68_combout\ & 
-- (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~7_combout\ & (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~6_combout\ & !\inst1|inst6|SHIFTER|auto_generated|sbit_w[37]~8_combout\))) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[49]~99_combout\ 
-- & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~34_combout\ & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[49]~68_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[49]~68_combout\,
	datab => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[37]~7_combout\,
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[37]~6_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[37]~8_combout\,
	datae => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[49]~99_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[48]~34_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~69_combout\);

-- Location: LABCELL_X45_Y18_N15
\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~5_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[29]~4_combout\ & ( (\inst1|inst6|IR\(2) & (\inst1|inst6|IR\(4) & ((!\inst1|inst6|IR\(1)) # (\inst1|inst6|AC\(15))))) ) ) # ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[29]~4_combout\ & ( (\inst1|inst6|AC\(15) & (\inst1|inst6|IR\(2) & (\inst1|inst6|IR\(4) & \inst1|inst6|IR\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000011000000010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(15),
	datab => \inst1|inst6|ALT_INV_IR\(2),
	datac => \inst1|inst6|ALT_INV_IR\(4),
	datad => \inst1|inst6|ALT_INV_IR\(1),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[29]~4_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~5_combout\);

-- Location: LABCELL_X45_Y18_N18
\inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~70_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~69_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~5_combout\ & ( (\inst1|inst6|IR\(3) & \inst1|inst6|IR\(4)) ) ) ) # ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~69_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~5_combout\ & ( (!\inst1|inst6|IR\(3)) # (\inst1|inst6|IR\(4)) ) ) ) # ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~69_combout\ & ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~5_combout\ & ( (\inst1|inst6|IR\(3) & (\inst1|inst6|IR\(4) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~3_combout\) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~10_combout\)))) ) ) ) # ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~69_combout\ & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~5_combout\ & ( (!\inst1|inst6|IR\(3)) # ((\inst1|inst6|IR\(4) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~3_combout\) # 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110111001111000000010000001111001111110011110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~10_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(3),
	datac => \inst1|inst6|ALT_INV_IR\(4),
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~3_combout\,
	datae => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[65]~69_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~5_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~70_combout\);

-- Location: LABCELL_X40_Y20_N30
\inst1|inst6|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector25~0_combout\ = ( \inst1|inst6|IR\(12) & ( \inst1|inst6|MEMORY|auto_generated|q_a\(1) & ( (!\inst1|inst6|IR\(13) & (((!\inst1|inst6|AC\(1)) # (!\inst1|inst6|IR\(11))))) # (\inst1|inst6|IR\(13) & 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~70_combout\)) ) ) ) # ( !\inst1|inst6|IR\(12) & ( \inst1|inst6|MEMORY|auto_generated|q_a\(1) & ( (!\inst1|inst6|IR\(13) & ((\inst1|inst6|AC\(1)))) # (\inst1|inst6|IR\(13) & 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~70_combout\)) ) ) ) # ( \inst1|inst6|IR\(12) & ( !\inst1|inst6|MEMORY|auto_generated|q_a\(1) & ( (!\inst1|inst6|IR\(13) & ((\inst1|inst6|AC\(1)))) # (\inst1|inst6|IR\(13) & 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~70_combout\)) ) ) ) # ( !\inst1|inst6|IR\(12) & ( !\inst1|inst6|MEMORY|auto_generated|q_a\(1) & ( (\inst1|inst6|SHIFTER|auto_generated|sbit_w[65]~70_combout\ & \inst1|inst6|IR\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000111010001110100011101000111011101110111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[65]~70_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|ALT_INV_AC\(1),
	datad => \inst1|inst6|ALT_INV_IR\(11),
	datae => \inst1|inst6|ALT_INV_IR\(12),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(1),
	combout => \inst1|inst6|Selector25~0_combout\);

-- Location: FF_X40_Y20_N5
\inst1|inst6|AC_SAVED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|AC\(1),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC_SAVED\(1));

-- Location: LABCELL_X40_Y20_N3
\inst1|inst6|Selector25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector25~1_combout\ = ( \inst1|inst6|Add0~33_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(1))) # (\inst1|inst6|AC[9]~3_combout\))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(1))))) ) ) # ( !\inst1|inst6|Add0~33_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (!\inst1|inst6|AC[9]~3_combout\ & (\inst1|inst6|MEMORY|auto_generated|q_a\(1)))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~1_combout\,
	datab => \inst1|inst6|ALT_INV_AC[9]~3_combout\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(1),
	datad => \inst1|inst6|ALT_INV_AC_SAVED\(1),
	dataf => \inst1|inst6|ALT_INV_Add0~33_sumout\,
	combout => \inst1|inst6|Selector25~1_combout\);

-- Location: LABCELL_X40_Y20_N54
\inst1|inst6|Selector25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector25~2_combout\ = ( \inst1|IO_DATA[1]~10_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector25~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector25~0_combout\)) # (\inst1|inst6|IR\(15)))) ) ) 
-- # ( !\inst1|IO_DATA[1]~10_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector25~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & (!\inst1|inst6|IR\(15) & (\inst1|inst6|Selector25~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~0_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(15),
	datac => \inst1|inst6|ALT_INV_Selector25~0_combout\,
	datad => \inst1|inst6|ALT_INV_Selector25~1_combout\,
	dataf => \inst1|ALT_INV_IO_DATA[1]~10_combout\,
	combout => \inst1|inst6|Selector25~2_combout\);

-- Location: FF_X40_Y20_N56
\inst1|inst6|AC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector25~2_combout\,
	sclr => \inst1|inst6|ALT_INV_STATE.RESET_PC~q\,
	ena => \inst1|inst6|AC[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC\(1));

-- Location: M10K_X41_Y20_N0
\inst1|inst6|MEMORY|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0000000000007FFFFBC61000000000000000000000000000000000000000000000000000000000000000000000098E679E27C52C6A043C165B3631030E904261455C98553000000000000000000004A4210842042000000",
	mem_init2 => "004200000000420000000042000000000A421180004200004000420000400042000040004200004000420000400042000040004200004000404211C400400000400040000040004000004000400000400040000040000842110420000000000000000000007C08B7C08A7C0897C0887C0877C0867C0857C0840000000000000000000000000000000000000000040290402804027040260402504024040230402200000000000000000000000000000000000000000000000000B80F38D4E79C6A69461F8EC9B73F79D39FBCED7E0FE00DBF6BFEF88E0E228457BFEE111422B8428C053885FE40D90000008B7ED0C0618C223E8E308886300C318443D0C61170",
	mem_init1 => "DE37B86F00DF00802E4B20080DC3109BFF304213C4CA81CF481C31000009C650A0407378C531CE78ACA129BF331426540E7A40E1882A2F8821084028062000170FC0AB0890F2ADFF79485FC53C3C3DC3751F89E06D957033CA00006320C6B940B12388A17C44210641D449811E30000A1DC5F10E83F8863124435C8502C41F087E0E13A578001FFC1CCF74F007FF0838EEBDE007C210707D23C00024204FC018CE1255D600000781625515604801F07A3E0A968F7C3F8FFE1FC3FFD80FE1AC000000A07C1E8F82A50D1EF87EA57E08F7C3F27D4AFFC3F123CA28BFFF87F1FFC3F87FEB01FC358400387DD470C12853D470E1280E629CA0068270FBA8E18250A7",
	mem_init0 => "A8E1C25CAAD641CC5394390A74142806A751C31FFD470E8B59008C127FF0E6A70DD4026791A811A3281A2C818C63E7314E629CC539CA7398E0F831F07CE739C04DF4409513C0D14C1202F4A5494252A0A1294E5094A6017A5494A12A0A5094E5284A62944578D61FD7C1000A2F89E47BC222BC6B0FC1E081E3F8CA42C045DE8032A8255F87F1948546C652AC0E1FC65216022EF40195452AFA3F8CA42A3632956060BE2284A1084A10944240042F9FE00819EA021911745058E509724038C4093D109E273055431FF1884D13642A31BF04E85B4E04110D4288420003BAA68AFAE013A8BF5C4F1147CC0B06C01F4A4204272ACE55D68008022285062091CD9429",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "TrainSim5Code.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY|altsyncram_k494:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 5,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|inst6|MW~q\,
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	portadatain => \inst1|inst6|MEMORY|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst1|inst6|MEMORY|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst6|MEMORY|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X42_Y19_N8
\inst1|inst6|IR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|MEMORY|auto_generated|q_a\(3),
	sload => VCC,
	ena => \inst1|inst6|IR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IR\(3));

-- Location: LABCELL_X42_Y19_N3
\inst1|inst8|Equal1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst8|Equal1~combout\ = LCELL((\inst1|inst6|IR\(0) & (!\inst1|inst6|IR\(3) & (\inst1|inst8|Equal0~0_combout\ & \inst1|IO_DATA[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(0),
	datab => \inst1|inst6|ALT_INV_IR\(3),
	datac => \inst1|inst8|ALT_INV_Equal0~0_combout\,
	datad => \inst1|ALT_INV_IO_DATA[0]~8_combout\,
	combout => \inst1|inst8|Equal1~combout\);

-- Location: FF_X43_Y20_N41
\inst1|inst10|BLED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal1~combout\,
	asdata => \inst1|IO_DATA[0]~11_combout\,
	clrn => \inst1|inst12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst10|BLED\(0));

-- Location: LABCELL_X43_Y20_N51
\inst|Selector3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector3~1_combout\ = ( \inst1|inst17|BLED\(1) & ( \inst|state.StartArev~q\ & ( ((!\inst|state.Start~q\ & !\inst1|inst17|BLED\(0))) # (\inst1|inst17|BLED\(3)) ) ) ) # ( \inst1|inst17|BLED\(1) & ( !\inst|state.StartArev~q\ & ( (!\inst|state.Start~q\ 
-- & ((!\inst1|inst17|BLED\(0)) # ((\inst1|inst17|BLED\(3) & \inst|state.Ain~q\)))) # (\inst|state.Start~q\ & (((\inst1|inst17|BLED\(3) & \inst|state.Ain~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001000111100000000000000001000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_state.Start~q\,
	datab => \inst1|inst17|ALT_INV_BLED\(0),
	datac => \inst1|inst17|ALT_INV_BLED\(3),
	datad => \inst|ALT_INV_state.Ain~q\,
	datae => \inst1|inst17|ALT_INV_BLED\(1),
	dataf => \inst|ALT_INV_state.StartArev~q\,
	combout => \inst|Selector3~1_combout\);

-- Location: LABCELL_X43_Y20_N36
\inst|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector3~0_combout\ = ( \inst1|inst17|BLED\(2) & ( \inst|Selector3~1_combout\ ) ) # ( !\inst1|inst17|BLED\(2) & ( \inst|Selector3~1_combout\ & ( (!\inst|state.ArevBin~q\) # (((!\inst|state.Bin~q\) # (!\inst1|inst17|BLED\(0))) # 
-- (\inst1|inst17|BLED\(3))) ) ) ) # ( !\inst1|inst17|BLED\(2) & ( !\inst|Selector3~1_combout\ & ( (!\inst|state.ArevBin~q\ & (((\inst|state.Bin~q\ & !\inst1|inst17|BLED\(0))))) # (\inst|state.ArevBin~q\ & (((\inst|state.Bin~q\ & !\inst1|inst17|BLED\(0))) # 
-- (\inst1|inst17|BLED\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100010001000000000000000011111111111110111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_state.ArevBin~q\,
	datab => \inst1|inst17|ALT_INV_BLED\(3),
	datac => \inst|ALT_INV_state.Bin~q\,
	datad => \inst1|inst17|ALT_INV_BLED\(0),
	datae => \inst1|inst17|ALT_INV_BLED\(2),
	dataf => \inst|ALT_INV_Selector3~1_combout\,
	combout => \inst|Selector3~0_combout\);

-- Location: FF_X43_Y20_N56
\inst|state.Bin\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst10|BLED\(0),
	asdata => \inst|Selector3~0_combout\,
	clrn => \inst1|inst10|ALT_INV_BLED\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|state.Bin~q\);

-- Location: LABCELL_X42_Y21_N6
\inst|WideOr14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|WideOr14~combout\ = ( \inst|state.AinRev~q\ & ( \inst|state.ArevBin~q\ ) ) # ( !\inst|state.AinRev~q\ & ( \inst|state.ArevBin~q\ ) ) # ( \inst|state.AinRev~q\ & ( !\inst|state.ArevBin~q\ ) ) # ( !\inst|state.AinRev~q\ & ( !\inst|state.ArevBin~q\ & ( 
-- ((!\inst|state.Start~q\) # ((\inst|state.Ain~q\) # (\inst|state.StartArev~q\))) # (\inst|state.Bin~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_state.Bin~q\,
	datab => \inst|ALT_INV_state.Start~q\,
	datac => \inst|ALT_INV_state.StartArev~q\,
	datad => \inst|ALT_INV_state.Ain~q\,
	datae => \inst|ALT_INV_state.AinRev~q\,
	dataf => \inst|ALT_INV_state.ArevBin~q\,
	combout => \inst|WideOr14~combout\);

-- Location: FF_X42_Y21_N59
\inst1|inst14|B_DI[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal2~combout\,
	asdata => \inst|WideOr14~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst14|B_DI\(10));

-- Location: LABCELL_X42_Y21_N42
\inst1|IO_DATA[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[10]~14_combout\ = ( \inst1|inst6|AC\(10) & ( \inst1|inst14|B_DI\(10) & ( (\inst1|inst6|IO_WRITE_INT~q\) # (\inst1|inst8|Equal2~combout\) ) ) ) # ( !\inst1|inst6|AC\(10) & ( \inst1|inst14|B_DI\(10) & ( \inst1|inst8|Equal2~combout\ ) ) ) # ( 
-- \inst1|inst6|AC\(10) & ( !\inst1|inst14|B_DI\(10) & ( \inst1|inst6|IO_WRITE_INT~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100110011001100110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst8|ALT_INV_Equal2~combout\,
	datad => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	datae => \inst1|inst6|ALT_INV_AC\(10),
	dataf => \inst1|inst14|ALT_INV_B_DI\(10),
	combout => \inst1|IO_DATA[10]~14_combout\);

-- Location: FF_X40_Y21_N29
\inst1|inst6|AC_SAVED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|AC\(10),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC_SAVED\(10));

-- Location: LABCELL_X40_Y21_N27
\inst1|inst6|Selector16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector16~1_combout\ = ( \inst1|inst6|Add0~41_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(10))) # (\inst1|inst6|AC[9]~3_combout\))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(10))))) ) ) # ( !\inst1|inst6|Add0~41_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (!\inst1|inst6|AC[9]~3_combout\ & (\inst1|inst6|MEMORY|auto_generated|q_a\(10)))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~3_combout\,
	datab => \inst1|inst6|ALT_INV_AC[9]~1_combout\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(10),
	datad => \inst1|inst6|ALT_INV_AC_SAVED\(10),
	dataf => \inst1|inst6|ALT_INV_Add0~41_sumout\,
	combout => \inst1|inst6|Selector16~1_combout\);

-- Location: LABCELL_X45_Y22_N27
\inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~72_combout\ = ( \inst1|inst6|IR\(4) & ( \inst1|inst6|AC\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|inst6|ALT_INV_IR\(4),
	dataf => \inst1|inst6|ALT_INV_AC\(15),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~72_combout\);

-- Location: LABCELL_X43_Y22_N54
\inst1|inst6|SHIFTER|auto_generated|sbit_w[74]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[74]~75_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~48_combout\ & ( (!\inst1|inst6|IR\(2) & (!\inst1|inst6|IR\(4) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[18]~28_combout\) # 
-- (\inst1|inst6|IR\(1))))) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[32]~48_combout\ & ( (!\inst1|inst6|IR\(1) & (!\inst1|inst6|IR\(2) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[18]~28_combout\ & !\inst1|inst6|IR\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000001001100000000000100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(2),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[18]~28_combout\,
	datad => \inst1|inst6|ALT_INV_IR\(4),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[32]~48_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[74]~75_combout\);

-- Location: LABCELL_X43_Y22_N30
\inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~74_combout\ = ( \inst1|inst6|IR\(2) & ( (!\inst1|inst6|IR\(4) & ((!\inst1|inst6|IR\(1) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[22]~17_combout\)) # (\inst1|inst6|IR\(1) & 
-- ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[20]~23_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000010011000000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[22]~17_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[20]~23_combout\,
	dataf => \inst1|inst6|ALT_INV_IR\(2),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~74_combout\);

-- Location: LABCELL_X43_Y22_N57
\inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~73_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~41_combout\ & ( !\inst1|inst6|IR\(2) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~41_combout\ & ( (!\inst1|inst6|IR\(2) & 
-- ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~42_combout\) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[42]~40_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001100000011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_IR\(2),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~40_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~42_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[42]~41_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~73_combout\);

-- Location: LABCELL_X43_Y22_N24
\inst1|inst6|SHIFTER|auto_generated|sbit_w[74]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[74]~76_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~73_combout\ & ( \inst1|inst6|IR\(3) & ( (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~72_combout\ & 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[74]~75_combout\) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~73_combout\ & ( \inst1|inst6|IR\(3) & ( (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~72_combout\ & 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[74]~75_combout\) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~73_combout\ & ( !\inst1|inst6|IR\(3) & ( (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~65_combout\ & 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[58]~74_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[30]~72_combout\,
	datab => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[58]~65_combout\,
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[74]~75_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[58]~74_combout\,
	datae => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[58]~73_combout\,
	dataf => \inst1|inst6|ALT_INV_IR\(3),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[74]~76_combout\);

-- Location: LABCELL_X40_Y21_N30
\inst1|inst6|Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector16~0_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[74]~76_combout\ & ( \inst1|inst6|AC\(10) & ( (!\inst1|inst6|IR\(13) & ((!\inst1|inst6|IR\(12) & (\inst1|inst6|MEMORY|auto_generated|q_a\(10))) # (\inst1|inst6|IR\(12) & 
-- ((!\inst1|inst6|MEMORY|auto_generated|q_a\(10)) # (!\inst1|inst6|IR\(11)))))) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[74]~76_combout\ & ( \inst1|inst6|AC\(10) & ( ((!\inst1|inst6|IR\(12) & (\inst1|inst6|MEMORY|auto_generated|q_a\(10))) # 
-- (\inst1|inst6|IR\(12) & ((!\inst1|inst6|MEMORY|auto_generated|q_a\(10)) # (!\inst1|inst6|IR\(11))))) # (\inst1|inst6|IR\(13)) ) ) ) # ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[74]~76_combout\ & ( !\inst1|inst6|AC\(10) & ( (\inst1|inst6|IR\(12) & 
-- (\inst1|inst6|MEMORY|auto_generated|q_a\(10) & !\inst1|inst6|IR\(13))) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[74]~76_combout\ & ( !\inst1|inst6|AC\(10) & ( ((\inst1|inst6|IR\(12) & \inst1|inst6|MEMORY|auto_generated|q_a\(10))) # 
-- (\inst1|inst6|IR\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100010000000001110110111111110111011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(12),
	datab => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(10),
	datac => \inst1|inst6|ALT_INV_IR\(11),
	datad => \inst1|inst6|ALT_INV_IR\(13),
	datae => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[74]~76_combout\,
	dataf => \inst1|inst6|ALT_INV_AC\(10),
	combout => \inst1|inst6|Selector16~0_combout\);

-- Location: LABCELL_X40_Y21_N48
\inst1|inst6|Selector16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector16~2_combout\ = ( \inst1|inst6|Selector16~0_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector16~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & ((!\inst1|inst6|IR\(15)) # ((\inst1|IO_DATA[10]~14_combout\)))) ) 
-- ) # ( !\inst1|inst6|Selector16~0_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector16~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & (\inst1|inst6|IR\(15) & (\inst1|IO_DATA[10]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~0_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(15),
	datac => \inst1|ALT_INV_IO_DATA[10]~14_combout\,
	datad => \inst1|inst6|ALT_INV_Selector16~1_combout\,
	dataf => \inst1|inst6|ALT_INV_Selector16~0_combout\,
	combout => \inst1|inst6|Selector16~2_combout\);

-- Location: FF_X40_Y21_N50
\inst1|inst6|AC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector16~2_combout\,
	sclr => \inst1|inst6|ALT_INV_STATE.RESET_PC~q\,
	ena => \inst1|inst6|AC[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC\(10));

-- Location: M10K_X38_Y20_N0
\inst1|inst6|MEMORY|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001080000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400004000040000400004000040000400004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000040000020000200842108020080010042100400000200040000001004200040108021004210040008021000000000000401000200002108000080210040000421000000",
	mem_init1 => "00200000100000080010000108020080200042100401080000800100000084210800000000000000800000020000000840000400080010842008401004200000008000000000000100000004000040000000080200000000000000000000100401004000040000000000010800000001000010000000000004000800100401000200000008000084000000100021000000002000400000000040000400084000842100000000000802000000000010000000001000000800000400080000800000000004000000000020000000000100000000000000000400000200000100000080010000100000000000000000000000000000000000004000000000000000",
	mem_init0 => "00000000800000000000210802100000000000000000000000000000000000000000002008020000000000000000000000000000000000000000000000000000002000001004000000000400000000000000000000000002000000000000000000000000200000108021000010840000021000000840108001084000000000401000000002108000000200000008420000000002008000000010840000001000000042100001004010802000000080000000008020000010002100401000210040008401004200040000420080210040008000080000042000000000000800008400080210802008000080200002100000000000042000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "TrainSim5Code.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY|altsyncram_k494:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 5,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|inst6|MW~q\,
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	portadatain => \inst1|inst6|MEMORY|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \inst1|inst6|MEMORY|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst6|MEMORY|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: FF_X39_Y18_N41
\inst1|inst6|IR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|MEMORY|auto_generated|q_a\(10),
	sload => VCC,
	ena => \inst1|inst6|IR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IR\(10));

-- Location: FF_X37_Y18_N59
\inst1|inst6|PC_STACK[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC_STACK[14][9]~q\,
	sload => VCC,
	ena => \inst1|inst6|PC_STACK[15][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[15][9]~q\);

-- Location: LABCELL_X37_Y18_N48
\inst1|inst6|PC_STACK[14][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[14][9]~feeder_combout\ = \inst1|inst6|PC_STACK[15][9]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[15][9]~q\,
	combout => \inst1|inst6|PC_STACK[14][9]~feeder_combout\);

-- Location: FF_X37_Y18_N50
\inst1|inst6|PC_STACK[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[14][9]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[13][9]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[14][9]~q\);

-- Location: LABCELL_X37_Y18_N51
\inst1|inst6|PC_STACK[13][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[13][9]~feeder_combout\ = \inst1|inst6|PC_STACK[14][9]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[14][9]~q\,
	combout => \inst1|inst6|PC_STACK[13][9]~feeder_combout\);

-- Location: FF_X37_Y18_N53
\inst1|inst6|PC_STACK[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[13][9]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[12][9]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[13][9]~q\);

-- Location: LABCELL_X37_Y18_N12
\inst1|inst6|PC_STACK[12][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[12][9]~feeder_combout\ = \inst1|inst6|PC_STACK[13][9]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[13][9]~q\,
	combout => \inst1|inst6|PC_STACK[12][9]~feeder_combout\);

-- Location: FF_X37_Y18_N14
\inst1|inst6|PC_STACK[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[12][9]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[11][9]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[12][9]~q\);

-- Location: LABCELL_X37_Y18_N15
\inst1|inst6|PC_STACK[11][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[11][9]~feeder_combout\ = \inst1|inst6|PC_STACK[12][9]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[12][9]~q\,
	combout => \inst1|inst6|PC_STACK[11][9]~feeder_combout\);

-- Location: FF_X37_Y18_N17
\inst1|inst6|PC_STACK[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[11][9]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[10][9]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[11][9]~q\);

-- Location: LABCELL_X40_Y18_N6
\inst1|inst6|PC_STACK[10][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[10][9]~feeder_combout\ = \inst1|inst6|PC_STACK[11][9]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[11][9]~q\,
	combout => \inst1|inst6|PC_STACK[10][9]~feeder_combout\);

-- Location: FF_X40_Y18_N8
\inst1|inst6|PC_STACK[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[10][9]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[9][9]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[10][9]~q\);

-- Location: LABCELL_X40_Y18_N18
\inst1|inst6|PC_STACK[9][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[9][9]~feeder_combout\ = \inst1|inst6|PC_STACK[10][9]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[10][9]~q\,
	combout => \inst1|inst6|PC_STACK[9][9]~feeder_combout\);

-- Location: FF_X40_Y18_N20
\inst1|inst6|PC_STACK[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[9][9]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[8][9]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[9][9]~q\);

-- Location: LABCELL_X40_Y18_N9
\inst1|inst6|PC_STACK[8][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[8][9]~feeder_combout\ = \inst1|inst6|PC_STACK[9][9]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[9][9]~q\,
	combout => \inst1|inst6|PC_STACK[8][9]~feeder_combout\);

-- Location: FF_X40_Y18_N11
\inst1|inst6|PC_STACK[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[8][9]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[7][9]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[8][9]~q\);

-- Location: LABCELL_X40_Y18_N21
\inst1|inst6|PC_STACK[7][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[7][9]~feeder_combout\ = \inst1|inst6|PC_STACK[8][9]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[8][9]~q\,
	combout => \inst1|inst6|PC_STACK[7][9]~feeder_combout\);

-- Location: FF_X40_Y18_N23
\inst1|inst6|PC_STACK[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[7][9]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[6][9]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[7][9]~q\);

-- Location: LABCELL_X40_Y18_N30
\inst1|inst6|PC_STACK[6][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[6][9]~feeder_combout\ = \inst1|inst6|PC_STACK[7][9]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[7][9]~q\,
	combout => \inst1|inst6|PC_STACK[6][9]~feeder_combout\);

-- Location: FF_X40_Y18_N32
\inst1|inst6|PC_STACK[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[6][9]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[5][9]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[6][9]~q\);

-- Location: LABCELL_X40_Y18_N33
\inst1|inst6|PC_STACK[5][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[5][9]~feeder_combout\ = \inst1|inst6|PC_STACK[6][9]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[6][9]~q\,
	combout => \inst1|inst6|PC_STACK[5][9]~feeder_combout\);

-- Location: FF_X40_Y18_N35
\inst1|inst6|PC_STACK[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[5][9]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[4][9]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[5][9]~q\);

-- Location: LABCELL_X40_Y18_N42
\inst1|inst6|PC_STACK[4][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[4][9]~feeder_combout\ = \inst1|inst6|PC_STACK[5][9]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[5][9]~q\,
	combout => \inst1|inst6|PC_STACK[4][9]~feeder_combout\);

-- Location: FF_X40_Y18_N44
\inst1|inst6|PC_STACK[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[4][9]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[3][9]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[4][9]~q\);

-- Location: LABCELL_X40_Y18_N45
\inst1|inst6|PC_STACK[3][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[3][9]~feeder_combout\ = \inst1|inst6|PC_STACK[4][9]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[4][9]~q\,
	combout => \inst1|inst6|PC_STACK[3][9]~feeder_combout\);

-- Location: FF_X40_Y18_N47
\inst1|inst6|PC_STACK[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[3][9]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[2][9]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[3][9]~q\);

-- Location: LABCELL_X40_Y18_N54
\inst1|inst6|PC_STACK[2][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[2][9]~feeder_combout\ = \inst1|inst6|PC_STACK[3][9]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[3][9]~q\,
	combout => \inst1|inst6|PC_STACK[2][9]~feeder_combout\);

-- Location: FF_X40_Y18_N56
\inst1|inst6|PC_STACK[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[2][9]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[1][9]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[2][9]~q\);

-- Location: LABCELL_X40_Y18_N57
\inst1|inst6|PC_STACK[1][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[1][9]~feeder_combout\ = \inst1|inst6|PC_STACK[2][9]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[2][9]~q\,
	combout => \inst1|inst6|PC_STACK[1][9]~feeder_combout\);

-- Location: FF_X40_Y18_N59
\inst1|inst6|PC_STACK[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[1][9]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[0][9]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[1][9]~q\);

-- Location: LABCELL_X40_Y18_N12
\inst1|inst6|PC_STACK[0][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[0][9]~feeder_combout\ = \inst1|inst6|PC_STACK[1][9]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[1][9]~q\,
	combout => \inst1|inst6|PC_STACK[0][9]~feeder_combout\);

-- Location: FF_X39_Y20_N38
\inst1|inst6|PC[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC~27_combout\,
	clrn => \inst1|inst12~0_combout\,
	ena => \inst1|inst6|STATE.CU_INSTR~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC[8]~DUPLICATE_q\);

-- Location: FF_X40_Y20_N25
\inst1|inst6|PC_SAVED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC[8]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_SAVED\(8));

-- Location: FF_X46_Y20_N44
\inst1|inst6|PC_STACK[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC_STACK[14][8]~q\,
	sload => VCC,
	ena => \inst1|inst6|PC_STACK[15][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[15][8]~q\);

-- Location: LABCELL_X46_Y20_N36
\inst1|inst6|PC_STACK[14][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[14][8]~feeder_combout\ = \inst1|inst6|PC_STACK[15][8]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[15][8]~q\,
	combout => \inst1|inst6|PC_STACK[14][8]~feeder_combout\);

-- Location: FF_X46_Y20_N38
\inst1|inst6|PC_STACK[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[14][8]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[13][8]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[14][8]~q\);

-- Location: LABCELL_X46_Y20_N39
\inst1|inst6|PC_STACK[13][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[13][8]~feeder_combout\ = \inst1|inst6|PC_STACK[14][8]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[14][8]~q\,
	combout => \inst1|inst6|PC_STACK[13][8]~feeder_combout\);

-- Location: FF_X46_Y20_N41
\inst1|inst6|PC_STACK[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[13][8]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[12][8]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[13][8]~q\);

-- Location: LABCELL_X46_Y20_N54
\inst1|inst6|PC_STACK[12][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[12][8]~feeder_combout\ = \inst1|inst6|PC_STACK[13][8]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[13][8]~q\,
	combout => \inst1|inst6|PC_STACK[12][8]~feeder_combout\);

-- Location: FF_X46_Y20_N56
\inst1|inst6|PC_STACK[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[12][8]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[11][8]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[12][8]~q\);

-- Location: LABCELL_X46_Y20_N57
\inst1|inst6|PC_STACK[11][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[11][8]~feeder_combout\ = \inst1|inst6|PC_STACK[12][8]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[12][8]~q\,
	combout => \inst1|inst6|PC_STACK[11][8]~feeder_combout\);

-- Location: FF_X46_Y20_N59
\inst1|inst6|PC_STACK[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[11][8]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[10][8]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[11][8]~q\);

-- Location: LABCELL_X46_Y20_N0
\inst1|inst6|PC_STACK[10][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[10][8]~feeder_combout\ = \inst1|inst6|PC_STACK[11][8]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[11][8]~q\,
	combout => \inst1|inst6|PC_STACK[10][8]~feeder_combout\);

-- Location: FF_X46_Y20_N2
\inst1|inst6|PC_STACK[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[10][8]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[9][8]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[10][8]~q\);

-- Location: LABCELL_X46_Y20_N3
\inst1|inst6|PC_STACK[9][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[9][8]~feeder_combout\ = \inst1|inst6|PC_STACK[10][8]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[10][8]~q\,
	combout => \inst1|inst6|PC_STACK[9][8]~feeder_combout\);

-- Location: FF_X46_Y20_N5
\inst1|inst6|PC_STACK[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[9][8]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[8][8]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[9][8]~q\);

-- Location: LABCELL_X46_Y20_N6
\inst1|inst6|PC_STACK[8][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[8][8]~feeder_combout\ = \inst1|inst6|PC_STACK[9][8]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[9][8]~q\,
	combout => \inst1|inst6|PC_STACK[8][8]~feeder_combout\);

-- Location: FF_X46_Y20_N8
\inst1|inst6|PC_STACK[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[8][8]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[7][8]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[8][8]~q\);

-- Location: LABCELL_X46_Y20_N9
\inst1|inst6|PC_STACK[7][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[7][8]~feeder_combout\ = \inst1|inst6|PC_STACK[8][8]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[8][8]~q\,
	combout => \inst1|inst6|PC_STACK[7][8]~feeder_combout\);

-- Location: FF_X46_Y20_N11
\inst1|inst6|PC_STACK[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[7][8]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[6][8]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[7][8]~q\);

-- Location: LABCELL_X46_Y20_N48
\inst1|inst6|PC_STACK[6][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[6][8]~feeder_combout\ = \inst1|inst6|PC_STACK[7][8]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[7][8]~q\,
	combout => \inst1|inst6|PC_STACK[6][8]~feeder_combout\);

-- Location: FF_X46_Y20_N50
\inst1|inst6|PC_STACK[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[6][8]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[5][8]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[6][8]~q\);

-- Location: LABCELL_X46_Y20_N51
\inst1|inst6|PC_STACK[5][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[5][8]~feeder_combout\ = \inst1|inst6|PC_STACK[6][8]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[6][8]~q\,
	combout => \inst1|inst6|PC_STACK[5][8]~feeder_combout\);

-- Location: FF_X46_Y20_N53
\inst1|inst6|PC_STACK[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[5][8]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[4][8]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[5][8]~q\);

-- Location: LABCELL_X46_Y20_N18
\inst1|inst6|PC_STACK[4][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[4][8]~feeder_combout\ = \inst1|inst6|PC_STACK[5][8]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[5][8]~q\,
	combout => \inst1|inst6|PC_STACK[4][8]~feeder_combout\);

-- Location: FF_X46_Y20_N20
\inst1|inst6|PC_STACK[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[4][8]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[3][8]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[4][8]~q\);

-- Location: LABCELL_X46_Y20_N21
\inst1|inst6|PC_STACK[3][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[3][8]~feeder_combout\ = \inst1|inst6|PC_STACK[4][8]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[4][8]~q\,
	combout => \inst1|inst6|PC_STACK[3][8]~feeder_combout\);

-- Location: FF_X46_Y20_N23
\inst1|inst6|PC_STACK[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[3][8]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[2][8]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[3][8]~q\);

-- Location: LABCELL_X46_Y20_N12
\inst1|inst6|PC_STACK[2][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[2][8]~feeder_combout\ = \inst1|inst6|PC_STACK[3][8]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[3][8]~q\,
	combout => \inst1|inst6|PC_STACK[2][8]~feeder_combout\);

-- Location: FF_X46_Y20_N14
\inst1|inst6|PC_STACK[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[2][8]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[1][8]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[2][8]~q\);

-- Location: LABCELL_X46_Y20_N15
\inst1|inst6|PC_STACK[1][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[1][8]~feeder_combout\ = \inst1|inst6|PC_STACK[2][8]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[2][8]~q\,
	combout => \inst1|inst6|PC_STACK[1][8]~feeder_combout\);

-- Location: FF_X46_Y20_N17
\inst1|inst6|PC_STACK[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[1][8]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[0][8]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[1][8]~q\);

-- Location: MLABCELL_X39_Y18_N15
\inst1|inst6|PC_STACK[0][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[0][8]~feeder_combout\ = ( \inst1|inst6|PC_STACK[1][8]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|inst6|ALT_INV_PC_STACK[1][8]~q\,
	combout => \inst1|inst6|PC_STACK[0][8]~feeder_combout\);

-- Location: LABCELL_X43_Y19_N24
\inst1|inst6|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add1~33_sumout\ = SUM(( \inst1|inst6|PC\(8) ) + ( GND ) + ( \inst1|inst6|Add1~30\ ))
-- \inst1|inst6|Add1~34\ = CARRY(( \inst1|inst6|PC\(8) ) + ( GND ) + ( \inst1|inst6|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC\(8),
	cin => \inst1|inst6|Add1~30\,
	sumout => \inst1|inst6|Add1~33_sumout\,
	cout => \inst1|inst6|Add1~34\);

-- Location: FF_X39_Y18_N17
\inst1|inst6|PC_STACK[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[0][8]~feeder_combout\,
	asdata => \inst1|inst6|Add1~33_sumout\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[0][8]~q\);

-- Location: MLABCELL_X39_Y18_N48
\inst1|inst6|PC~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~26_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(8) & ( \inst1|inst6|Add1~33_sumout\ & ( ((!\inst1|inst6|PC[10]~0_combout\) # (\inst1|inst6|PC[10]~3_combout\)) # (\inst1|inst6|PC[10]~4_combout\) ) ) ) # ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(8) & ( \inst1|inst6|Add1~33_sumout\ & ( (!\inst1|inst6|PC[10]~0_combout\) # (((\inst1|inst6|PC[10]~4_combout\ & \inst1|inst6|Selector28~2_combout\)) # (\inst1|inst6|PC[10]~3_combout\)) ) ) ) # ( 
-- \inst1|inst6|MEMORY|auto_generated|q_a\(8) & ( !\inst1|inst6|Add1~33_sumout\ & ( (\inst1|inst6|PC[10]~4_combout\ & (!\inst1|inst6|Selector28~2_combout\ & (\inst1|inst6|PC[10]~0_combout\ & !\inst1|inst6|PC[10]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000011110001111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC[10]~4_combout\,
	datab => \inst1|inst6|ALT_INV_Selector28~2_combout\,
	datac => \inst1|inst6|ALT_INV_PC[10]~0_combout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~3_combout\,
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(8),
	dataf => \inst1|inst6|ALT_INV_Add1~33_sumout\,
	combout => \inst1|inst6|PC~26_combout\);

-- Location: MLABCELL_X39_Y20_N36
\inst1|inst6|PC~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~27_combout\ = ( \inst1|inst6|PC~13_combout\ & ( \inst1|inst6|PC~26_combout\ & ( !\inst1|inst6|process_0~0_combout\ ) ) ) # ( !\inst1|inst6|PC~13_combout\ & ( \inst1|inst6|PC~26_combout\ & ( !\inst1|inst6|process_0~0_combout\ ) ) ) # ( 
-- \inst1|inst6|PC~13_combout\ & ( !\inst1|inst6|PC~26_combout\ & ( (!\inst1|inst6|process_0~0_combout\ & (((\inst1|inst6|PC_STACK[0][8]~q\ & \inst1|inst6|PC[10]~12_combout\)) # (\inst1|inst6|PC_SAVED\(8)))) ) ) ) # ( !\inst1|inst6|PC~13_combout\ & ( 
-- !\inst1|inst6|PC~26_combout\ & ( (!\inst1|inst6|process_0~0_combout\ & (\inst1|inst6|PC_STACK[0][8]~q\ & \inst1|inst6|PC[10]~12_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010001000100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_process_0~0_combout\,
	datab => \inst1|inst6|ALT_INV_PC_SAVED\(8),
	datac => \inst1|inst6|ALT_INV_PC_STACK[0][8]~q\,
	datad => \inst1|inst6|ALT_INV_PC[10]~12_combout\,
	datae => \inst1|inst6|ALT_INV_PC~13_combout\,
	dataf => \inst1|inst6|ALT_INV_PC~26_combout\,
	combout => \inst1|inst6|PC~27_combout\);

-- Location: FF_X39_Y20_N37
\inst1|inst6|PC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC~27_combout\,
	clrn => \inst1|inst12~0_combout\,
	ena => \inst1|inst6|STATE.CU_INSTR~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC\(8));

-- Location: LABCELL_X43_Y19_N27
\inst1|inst6|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add1~37_sumout\ = SUM(( \inst1|inst6|PC\(9) ) + ( GND ) + ( \inst1|inst6|Add1~34\ ))
-- \inst1|inst6|Add1~38\ = CARRY(( \inst1|inst6|PC\(9) ) + ( GND ) + ( \inst1|inst6|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC\(9),
	cin => \inst1|inst6|Add1~34\,
	sumout => \inst1|inst6|Add1~37_sumout\,
	cout => \inst1|inst6|Add1~38\);

-- Location: FF_X40_Y18_N14
\inst1|inst6|PC_STACK[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[0][9]~feeder_combout\,
	asdata => \inst1|inst6|Add1~37_sumout\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[0][9]~q\);

-- Location: FF_X40_Y20_N17
\inst1|inst6|PC_SAVED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC\(9),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_SAVED\(9));

-- Location: MLABCELL_X39_Y18_N51
\inst1|inst6|PC~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~28_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(9) & ( \inst1|inst6|Add1~37_sumout\ & ( ((!\inst1|inst6|PC[10]~0_combout\) # (\inst1|inst6|PC[10]~3_combout\)) # (\inst1|inst6|PC[10]~4_combout\) ) ) ) # ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(9) & ( \inst1|inst6|Add1~37_sumout\ & ( ((!\inst1|inst6|PC[10]~0_combout\) # ((\inst1|inst6|PC[10]~4_combout\ & \inst1|inst6|Selector28~2_combout\))) # (\inst1|inst6|PC[10]~3_combout\) ) ) ) # ( 
-- \inst1|inst6|MEMORY|auto_generated|q_a\(9) & ( !\inst1|inst6|Add1~37_sumout\ & ( (\inst1|inst6|PC[10]~4_combout\ & (!\inst1|inst6|Selector28~2_combout\ & (!\inst1|inst6|PC[10]~3_combout\ & \inst1|inst6|PC[10]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000011111111000111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC[10]~4_combout\,
	datab => \inst1|inst6|ALT_INV_Selector28~2_combout\,
	datac => \inst1|inst6|ALT_INV_PC[10]~3_combout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~0_combout\,
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(9),
	dataf => \inst1|inst6|ALT_INV_Add1~37_sumout\,
	combout => \inst1|inst6|PC~28_combout\);

-- Location: MLABCELL_X39_Y20_N30
\inst1|inst6|PC~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~29_combout\ = ( \inst1|inst6|PC_SAVED\(9) & ( \inst1|inst6|PC~28_combout\ & ( !\inst1|inst6|process_0~0_combout\ ) ) ) # ( !\inst1|inst6|PC_SAVED\(9) & ( \inst1|inst6|PC~28_combout\ & ( !\inst1|inst6|process_0~0_combout\ ) ) ) # ( 
-- \inst1|inst6|PC_SAVED\(9) & ( !\inst1|inst6|PC~28_combout\ & ( (!\inst1|inst6|process_0~0_combout\ & (((\inst1|inst6|PC_STACK[0][9]~q\ & \inst1|inst6|PC[10]~12_combout\)) # (\inst1|inst6|PC~13_combout\))) ) ) ) # ( !\inst1|inst6|PC_SAVED\(9) & ( 
-- !\inst1|inst6|PC~28_combout\ & ( (\inst1|inst6|PC_STACK[0][9]~q\ & (!\inst1|inst6|process_0~0_combout\ & \inst1|inst6|PC[10]~12_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000010100000111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC~13_combout\,
	datab => \inst1|inst6|ALT_INV_PC_STACK[0][9]~q\,
	datac => \inst1|inst6|ALT_INV_process_0~0_combout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~12_combout\,
	datae => \inst1|inst6|ALT_INV_PC_SAVED\(9),
	dataf => \inst1|inst6|ALT_INV_PC~28_combout\,
	combout => \inst1|inst6|PC~29_combout\);

-- Location: FF_X39_Y20_N31
\inst1|inst6|PC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC~29_combout\,
	clrn => \inst1|inst12~0_combout\,
	ena => \inst1|inst6|STATE.CU_INSTR~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC\(9));

-- Location: LABCELL_X43_Y19_N30
\inst1|inst6|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add1~41_sumout\ = SUM(( \inst1|inst6|PC\(10) ) + ( GND ) + ( \inst1|inst6|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC\(10),
	cin => \inst1|inst6|Add1~38\,
	sumout => \inst1|inst6|Add1~41_sumout\);

-- Location: MLABCELL_X39_Y18_N18
\inst1|inst6|PC~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~30_combout\ = ( \inst1|inst6|PC[10]~3_combout\ & ( \inst1|inst6|Add1~41_sumout\ ) ) # ( !\inst1|inst6|PC[10]~3_combout\ & ( \inst1|inst6|Add1~41_sumout\ & ( (!\inst1|inst6|PC[10]~0_combout\) # ((\inst1|inst6|PC[10]~4_combout\ & 
-- ((\inst1|inst6|MEMORY|auto_generated|q_a\(10)) # (\inst1|inst6|Selector28~2_combout\)))) ) ) ) # ( !\inst1|inst6|PC[10]~3_combout\ & ( !\inst1|inst6|Add1~41_sumout\ & ( (\inst1|inst6|PC[10]~0_combout\ & (!\inst1|inst6|Selector28~2_combout\ & 
-- (\inst1|inst6|PC[10]~4_combout\ & \inst1|inst6|MEMORY|auto_generated|q_a\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000010101011101011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC[10]~0_combout\,
	datab => \inst1|inst6|ALT_INV_Selector28~2_combout\,
	datac => \inst1|inst6|ALT_INV_PC[10]~4_combout\,
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(10),
	datae => \inst1|inst6|ALT_INV_PC[10]~3_combout\,
	dataf => \inst1|inst6|ALT_INV_Add1~41_sumout\,
	combout => \inst1|inst6|PC~30_combout\);

-- Location: FF_X43_Y19_N59
\inst1|inst6|PC_SAVED[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC\(10),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_SAVED\(10));

-- Location: FF_X42_Y22_N8
\inst1|inst6|PC_STACK[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC_STACK[14][10]~q\,
	sload => VCC,
	ena => \inst1|inst6|PC_STACK[15][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[15][10]~q\);

-- Location: LABCELL_X42_Y22_N12
\inst1|inst6|PC_STACK[14][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[14][10]~feeder_combout\ = \inst1|inst6|PC_STACK[15][10]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[15][10]~q\,
	combout => \inst1|inst6|PC_STACK[14][10]~feeder_combout\);

-- Location: FF_X42_Y22_N14
\inst1|inst6|PC_STACK[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[14][10]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[13][10]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[14][10]~q\);

-- Location: LABCELL_X42_Y22_N15
\inst1|inst6|PC_STACK[13][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[13][10]~feeder_combout\ = \inst1|inst6|PC_STACK[14][10]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[14][10]~q\,
	combout => \inst1|inst6|PC_STACK[13][10]~feeder_combout\);

-- Location: FF_X42_Y22_N17
\inst1|inst6|PC_STACK[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[13][10]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[12][10]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[13][10]~q\);

-- Location: LABCELL_X42_Y22_N30
\inst1|inst6|PC_STACK[12][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[12][10]~feeder_combout\ = \inst1|inst6|PC_STACK[13][10]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[13][10]~q\,
	combout => \inst1|inst6|PC_STACK[12][10]~feeder_combout\);

-- Location: FF_X42_Y22_N32
\inst1|inst6|PC_STACK[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[12][10]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[11][10]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[12][10]~q\);

-- Location: LABCELL_X42_Y22_N33
\inst1|inst6|PC_STACK[11][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[11][10]~feeder_combout\ = \inst1|inst6|PC_STACK[12][10]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[12][10]~q\,
	combout => \inst1|inst6|PC_STACK[11][10]~feeder_combout\);

-- Location: FF_X42_Y22_N35
\inst1|inst6|PC_STACK[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[11][10]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[10][10]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[11][10]~q\);

-- Location: LABCELL_X42_Y22_N0
\inst1|inst6|PC_STACK[10][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[10][10]~feeder_combout\ = \inst1|inst6|PC_STACK[11][10]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[11][10]~q\,
	combout => \inst1|inst6|PC_STACK[10][10]~feeder_combout\);

-- Location: FF_X42_Y22_N2
\inst1|inst6|PC_STACK[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[10][10]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[9][10]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[10][10]~q\);

-- Location: LABCELL_X42_Y22_N3
\inst1|inst6|PC_STACK[9][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[9][10]~feeder_combout\ = \inst1|inst6|PC_STACK[10][10]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[10][10]~q\,
	combout => \inst1|inst6|PC_STACK[9][10]~feeder_combout\);

-- Location: FF_X42_Y22_N5
\inst1|inst6|PC_STACK[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[9][10]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[8][10]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[9][10]~q\);

-- Location: LABCELL_X42_Y22_N18
\inst1|inst6|PC_STACK[8][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[8][10]~feeder_combout\ = \inst1|inst6|PC_STACK[9][10]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[9][10]~q\,
	combout => \inst1|inst6|PC_STACK[8][10]~feeder_combout\);

-- Location: FF_X42_Y22_N20
\inst1|inst6|PC_STACK[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[8][10]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[7][10]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[8][10]~q\);

-- Location: LABCELL_X42_Y22_N21
\inst1|inst6|PC_STACK[7][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[7][10]~feeder_combout\ = \inst1|inst6|PC_STACK[8][10]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[8][10]~q\,
	combout => \inst1|inst6|PC_STACK[7][10]~feeder_combout\);

-- Location: FF_X42_Y22_N23
\inst1|inst6|PC_STACK[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[7][10]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[6][10]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[7][10]~q\);

-- Location: LABCELL_X42_Y22_N36
\inst1|inst6|PC_STACK[6][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[6][10]~feeder_combout\ = \inst1|inst6|PC_STACK[7][10]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[7][10]~q\,
	combout => \inst1|inst6|PC_STACK[6][10]~feeder_combout\);

-- Location: FF_X42_Y22_N38
\inst1|inst6|PC_STACK[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[6][10]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[5][10]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[6][10]~q\);

-- Location: LABCELL_X42_Y22_N39
\inst1|inst6|PC_STACK[5][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[5][10]~feeder_combout\ = \inst1|inst6|PC_STACK[6][10]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[6][10]~q\,
	combout => \inst1|inst6|PC_STACK[5][10]~feeder_combout\);

-- Location: FF_X42_Y22_N41
\inst1|inst6|PC_STACK[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[5][10]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[4][10]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[5][10]~q\);

-- Location: LABCELL_X42_Y22_N42
\inst1|inst6|PC_STACK[4][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[4][10]~feeder_combout\ = \inst1|inst6|PC_STACK[5][10]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[5][10]~q\,
	combout => \inst1|inst6|PC_STACK[4][10]~feeder_combout\);

-- Location: FF_X42_Y22_N44
\inst1|inst6|PC_STACK[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[4][10]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[3][10]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[4][10]~q\);

-- Location: LABCELL_X42_Y22_N45
\inst1|inst6|PC_STACK[3][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[3][10]~feeder_combout\ = \inst1|inst6|PC_STACK[4][10]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[4][10]~q\,
	combout => \inst1|inst6|PC_STACK[3][10]~feeder_combout\);

-- Location: FF_X42_Y22_N47
\inst1|inst6|PC_STACK[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[3][10]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[2][10]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[3][10]~q\);

-- Location: LABCELL_X42_Y22_N24
\inst1|inst6|PC_STACK[2][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[2][10]~feeder_combout\ = \inst1|inst6|PC_STACK[3][10]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[3][10]~q\,
	combout => \inst1|inst6|PC_STACK[2][10]~feeder_combout\);

-- Location: FF_X42_Y22_N26
\inst1|inst6|PC_STACK[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[2][10]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[1][10]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[2][10]~q\);

-- Location: LABCELL_X42_Y22_N27
\inst1|inst6|PC_STACK[1][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[1][10]~feeder_combout\ = \inst1|inst6|PC_STACK[2][10]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[2][10]~q\,
	combout => \inst1|inst6|PC_STACK[1][10]~feeder_combout\);

-- Location: FF_X42_Y22_N29
\inst1|inst6|PC_STACK[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[1][10]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[0][10]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[1][10]~q\);

-- Location: LABCELL_X42_Y22_N57
\inst1|inst6|PC_STACK[0][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[0][10]~feeder_combout\ = \inst1|inst6|PC_STACK[1][10]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[1][10]~q\,
	combout => \inst1|inst6|PC_STACK[0][10]~feeder_combout\);

-- Location: FF_X42_Y22_N59
\inst1|inst6|PC_STACK[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[0][10]~feeder_combout\,
	asdata => \inst1|inst6|Add1~41_sumout\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[0][10]~q\);

-- Location: MLABCELL_X39_Y20_N12
\inst1|inst6|PC~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~31_combout\ = ( !\inst1|inst6|process_0~0_combout\ & ( \inst1|inst6|PC_STACK[0][10]~q\ & ( (((\inst1|inst6|PC~13_combout\ & \inst1|inst6|PC_SAVED\(10))) # (\inst1|inst6|PC[10]~12_combout\)) # (\inst1|inst6|PC~30_combout\) ) ) ) # ( 
-- !\inst1|inst6|process_0~0_combout\ & ( !\inst1|inst6|PC_STACK[0][10]~q\ & ( ((\inst1|inst6|PC~13_combout\ & \inst1|inst6|PC_SAVED\(10))) # (\inst1|inst6|PC~30_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111000000000000000000110111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC~13_combout\,
	datab => \inst1|inst6|ALT_INV_PC~30_combout\,
	datac => \inst1|inst6|ALT_INV_PC_SAVED\(10),
	datad => \inst1|inst6|ALT_INV_PC[10]~12_combout\,
	datae => \inst1|inst6|ALT_INV_process_0~0_combout\,
	dataf => \inst1|inst6|ALT_INV_PC_STACK[0][10]~q\,
	combout => \inst1|inst6|PC~31_combout\);

-- Location: FF_X39_Y20_N13
\inst1|inst6|PC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC~31_combout\,
	clrn => \inst1|inst12~0_combout\,
	ena => \inst1|inst6|STATE.CU_INSTR~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC\(10));

-- Location: MLABCELL_X39_Y18_N39
\inst1|inst6|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector0~0_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(10) & ( \inst1|inst6|PC\(10) & ( (!\inst1|inst6|WideNor0~0_combout\) # ((!\inst1|inst6|STATE.CU_STORE~q\) # (\inst1|inst6|IR\(10))) ) ) ) # ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(10) & ( \inst1|inst6|PC\(10) & ( (!\inst1|inst6|WideNor0~0_combout\) # ((\inst1|inst6|IR\(10) & \inst1|inst6|STATE.CU_STORE~q\)) ) ) ) # ( \inst1|inst6|MEMORY|auto_generated|q_a\(10) & ( !\inst1|inst6|PC\(10) & ( 
-- (\inst1|inst6|WideNor0~0_combout\ & ((!\inst1|inst6|STATE.CU_STORE~q\) # (\inst1|inst6|IR\(10)))) ) ) ) # ( !\inst1|inst6|MEMORY|auto_generated|q_a\(10) & ( !\inst1|inst6|PC\(10) & ( (\inst1|inst6|WideNor0~0_combout\ & (\inst1|inst6|IR\(10) & 
-- \inst1|inst6|STATE.CU_STORE~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011001100110000001111001100110011111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_WideNor0~0_combout\,
	datac => \inst1|inst6|ALT_INV_IR\(10),
	datad => \inst1|inst6|ALT_INV_STATE.CU_STORE~q\,
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(10),
	dataf => \inst1|inst6|ALT_INV_PC\(10),
	combout => \inst1|inst6|Selector0~0_combout\);

-- Location: M10K_X41_Y21_N0
\inst1|inst6|MEMORY|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A518C631800000000",
	mem_init2 => "8400000000840000000084000000008412718C4084000000008400000000840000000084000000008400000000840000000084000000008400518C6384000000000400000000040000000004000000000400000000040A318C631C000000000000000000007C0007C0007C0007C0007C0007C0007C0007C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000281C02800E01400715DFA95F573FCF839FE7D4A0AAE0DEBFAD7F5A0680A0295AD7F4A5014AD294AD281A46BE80680000019D7F48D011AD615F56B585014A02B5AC2BEAD6B1A0",
	mem_init1 => "695AD034A06B4040348D000A56140563F8C294AC230A563005600A000005294A50018C5F18C631845F00C63F7C601852B1802B00502CAFA9405280A0A900002B6FDBBD00016056DFB741DB2A51EAA31EC7B65755D3F7B60580000295AD2810280AAAAB4A7E95056A0AD28A554150000AA4E9FA50149D294A2A940828A0281F003E08CE3350000FFC119464A003FF002328C94007C0004651928000280057C115294A882200000050140882208421F83C0F8C40A7BC0F53DE07A9EF3C00F444000000E87E0F03E318814F781F18BDEA7BC0FA3E317BC0F7A9F1003EF781EA7BC0F53DE7801E88800003A31EC7AE03A51EC7AE0001D07400028007463D8F5C074A",
	mem_init0 => "3D8F5C057631E83A0E814A5314AEF41D947B1EF651EC7BD8C7A05AFBD947BD947B1E815D575405F63D5F63D5AD6B5294A5294A5294A5294A52D4B5A96A5294A02549E826AEABAB4AFA0EFFBDEF41DEF7A0EF7BD077BD077FDEF7A0EF7BD077BDE83BDE9D40383EAF9FEA000EAFA8E039D4A01C1D57CFF500CAFABA0EA1893A80A0741DF955F5741D69D40EFC0557D5D0750C49D40503A0EF48AFABA0EB4EA077A022BEAE83AA02BAA5754000084F82E0002235011ACD4AA00D4A0288A00D4A028405280A1A94002802029405094A02807500065001072140B0000000215040052801577EA5054150000501410054A1F084EFC9DEA94000000000000000108420",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "TrainSim5Code.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY|altsyncram_k494:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 5,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|inst6|MW~q\,
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	portadatain => \inst1|inst6|MEMORY|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \inst1|inst6|MEMORY|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst6|MEMORY|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: FF_X43_Y21_N55
\inst1|inst6|IR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|MEMORY|auto_generated|q_a\(9),
	sload => VCC,
	ena => \inst1|inst6|IR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IR\(9));

-- Location: LABCELL_X43_Y21_N54
\inst1|inst6|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector1~0_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(9) & ( \inst1|inst6|PC\(9) & ( (!\inst1|inst6|STATE.CU_STORE~q\) # ((!\inst1|inst6|WideNor0~0_combout\) # (\inst1|inst6|IR\(9))) ) ) ) # ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(9) & ( \inst1|inst6|PC\(9) & ( (!\inst1|inst6|WideNor0~0_combout\) # ((\inst1|inst6|STATE.CU_STORE~q\ & \inst1|inst6|IR\(9))) ) ) ) # ( \inst1|inst6|MEMORY|auto_generated|q_a\(9) & ( !\inst1|inst6|PC\(9) & ( 
-- (\inst1|inst6|WideNor0~0_combout\ & ((!\inst1|inst6|STATE.CU_STORE~q\) # (\inst1|inst6|IR\(9)))) ) ) ) # ( !\inst1|inst6|MEMORY|auto_generated|q_a\(9) & ( !\inst1|inst6|PC\(9) & ( (\inst1|inst6|STATE.CU_STORE~q\ & (\inst1|inst6|IR\(9) & 
-- \inst1|inst6|WideNor0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000001011101111111111000100011111111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_STORE~q\,
	datab => \inst1|inst6|ALT_INV_IR\(9),
	datad => \inst1|inst6|ALT_INV_WideNor0~0_combout\,
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(9),
	dataf => \inst1|inst6|ALT_INV_PC\(9),
	combout => \inst1|inst6|Selector1~0_combout\);

-- Location: FF_X39_Y19_N41
\inst1|inst6|IR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|MEMORY|auto_generated|q_a\(8),
	sload => VCC,
	ena => \inst1|inst6|IR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IR\(8));

-- Location: MLABCELL_X39_Y19_N39
\inst1|inst6|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector2~0_combout\ = ( \inst1|inst6|STATE.CU_STORE~q\ & ( (!\inst1|inst6|WideNor0~0_combout\ & ((\inst1|inst6|PC\(8)))) # (\inst1|inst6|WideNor0~0_combout\ & (\inst1|inst6|IR\(8))) ) ) # ( !\inst1|inst6|STATE.CU_STORE~q\ & ( 
-- (!\inst1|inst6|WideNor0~0_combout\ & (\inst1|inst6|PC\(8))) # (\inst1|inst6|WideNor0~0_combout\ & ((\inst1|inst6|MEMORY|auto_generated|q_a\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_WideNor0~0_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(8),
	datac => \inst1|inst6|ALT_INV_PC\(8),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(8),
	dataf => \inst1|inst6|ALT_INV_STATE.CU_STORE~q\,
	combout => \inst1|inst6|Selector2~0_combout\);

-- Location: MLABCELL_X39_Y18_N45
\inst1|inst6|PC~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~24_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(7) & ( \inst1|inst6|Add1~29_sumout\ & ( ((!\inst1|inst6|PC[10]~0_combout\) # (\inst1|inst6|PC[10]~4_combout\)) # (\inst1|inst6|PC[10]~3_combout\) ) ) ) # ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(7) & ( \inst1|inst6|Add1~29_sumout\ & ( ((!\inst1|inst6|PC[10]~0_combout\) # ((\inst1|inst6|Selector28~2_combout\ & \inst1|inst6|PC[10]~4_combout\))) # (\inst1|inst6|PC[10]~3_combout\) ) ) ) # ( 
-- \inst1|inst6|MEMORY|auto_generated|q_a\(7) & ( !\inst1|inst6|Add1~29_sumout\ & ( (!\inst1|inst6|PC[10]~3_combout\ & (!\inst1|inst6|Selector28~2_combout\ & (\inst1|inst6|PC[10]~0_combout\ & \inst1|inst6|PC[10]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100011110101111101111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC[10]~3_combout\,
	datab => \inst1|inst6|ALT_INV_Selector28~2_combout\,
	datac => \inst1|inst6|ALT_INV_PC[10]~0_combout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~4_combout\,
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(7),
	dataf => \inst1|inst6|ALT_INV_Add1~29_sumout\,
	combout => \inst1|inst6|PC~24_combout\);

-- Location: MLABCELL_X39_Y20_N18
\inst1|inst6|PC~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~25_combout\ = ( \inst1|inst6|PC_SAVED\(7) & ( \inst1|inst6|PC~24_combout\ & ( !\inst1|inst6|process_0~0_combout\ ) ) ) # ( !\inst1|inst6|PC_SAVED\(7) & ( \inst1|inst6|PC~24_combout\ & ( !\inst1|inst6|process_0~0_combout\ ) ) ) # ( 
-- \inst1|inst6|PC_SAVED\(7) & ( !\inst1|inst6|PC~24_combout\ & ( (!\inst1|inst6|process_0~0_combout\ & (((\inst1|inst6|PC_STACK[0][7]~q\ & \inst1|inst6|PC[10]~12_combout\)) # (\inst1|inst6|PC~13_combout\))) ) ) ) # ( !\inst1|inst6|PC_SAVED\(7) & ( 
-- !\inst1|inst6|PC~24_combout\ & ( (\inst1|inst6|PC_STACK[0][7]~q\ & (!\inst1|inst6|process_0~0_combout\ & \inst1|inst6|PC[10]~12_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000011000100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[0][7]~q\,
	datab => \inst1|inst6|ALT_INV_process_0~0_combout\,
	datac => \inst1|inst6|ALT_INV_PC~13_combout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~12_combout\,
	datae => \inst1|inst6|ALT_INV_PC_SAVED\(7),
	dataf => \inst1|inst6|ALT_INV_PC~24_combout\,
	combout => \inst1|inst6|PC~25_combout\);

-- Location: FF_X39_Y20_N19
\inst1|inst6|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC~25_combout\,
	clrn => \inst1|inst12~0_combout\,
	ena => \inst1|inst6|STATE.CU_INSTR~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC\(7));

-- Location: FF_X42_Y19_N47
\inst1|inst6|IR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|MEMORY|auto_generated|q_a\(7),
	sload => VCC,
	ena => \inst1|inst6|IR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IR\(7));

-- Location: LABCELL_X42_Y19_N30
\inst1|inst6|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector3~0_combout\ = ( \inst1|inst6|STATE.CU_STORE~q\ & ( (!\inst1|inst6|WideNor0~0_combout\ & (\inst1|inst6|PC\(7))) # (\inst1|inst6|WideNor0~0_combout\ & ((\inst1|inst6|IR\(7)))) ) ) # ( !\inst1|inst6|STATE.CU_STORE~q\ & ( 
-- (!\inst1|inst6|WideNor0~0_combout\ & (\inst1|inst6|PC\(7))) # (\inst1|inst6|WideNor0~0_combout\ & ((\inst1|inst6|MEMORY|auto_generated|q_a\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001000100111011100100111001001110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_WideNor0~0_combout\,
	datab => \inst1|inst6|ALT_INV_PC\(7),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(7),
	datad => \inst1|inst6|ALT_INV_IR\(7),
	datae => \inst1|inst6|ALT_INV_STATE.CU_STORE~q\,
	combout => \inst1|inst6|Selector3~0_combout\);

-- Location: FF_X42_Y19_N41
\inst1|inst6|IR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|MEMORY|auto_generated|q_a\(2),
	sload => VCC,
	ena => \inst1|inst6|IR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IR\(2));

-- Location: LABCELL_X42_Y19_N18
\inst1|inst8|Equal6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst8|Equal6~combout\ = LCELL(( \inst1|IO_DATA[0]~8_combout\ & ( (!\inst1|inst6|IR\(0) & (\inst1|inst6|IR\(2) & (!\inst1|inst6|IR\(3) & \inst1|inst6|IR\(1)))) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(0),
	datab => \inst1|inst6|ALT_INV_IR\(2),
	datac => \inst1|inst6|ALT_INV_IR\(3),
	datad => \inst1|inst6|ALT_INV_IR\(1),
	dataf => \inst1|ALT_INV_IO_DATA[0]~8_combout\,
	combout => \inst1|inst8|Equal6~combout\);

-- Location: IOIBUF_X89_Y25_N21
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: FF_X42_Y19_N25
\inst1|inst9|B_DI[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal6~combout\,
	asdata => \SW[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst9|B_DI\(5));

-- Location: LABCELL_X42_Y19_N51
\inst1|IO_DATA[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[5]~4_combout\ = ( \inst1|inst9|B_DI\(5) & ( ((\inst1|inst6|AC\(5) & \inst1|inst6|IO_WRITE_INT~q\)) # (\inst1|inst8|Equal6~combout\) ) ) # ( !\inst1|inst9|B_DI\(5) & ( (\inst1|inst6|AC\(5) & \inst1|inst6|IO_WRITE_INT~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst8|ALT_INV_Equal6~combout\,
	datac => \inst1|inst6|ALT_INV_AC\(5),
	datad => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	dataf => \inst1|inst9|ALT_INV_B_DI\(5),
	combout => \inst1|IO_DATA[5]~4_combout\);

-- Location: FF_X40_Y21_N26
\inst1|inst6|AC_SAVED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|AC\(5),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC_SAVED\(5));

-- Location: LABCELL_X40_Y21_N24
\inst1|inst6|Selector21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector21~1_combout\ = ( \inst1|inst6|Add0~17_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(5))) # (\inst1|inst6|AC[9]~3_combout\))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(5))))) ) ) # ( !\inst1|inst6|Add0~17_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (!\inst1|inst6|AC[9]~3_combout\ & (\inst1|inst6|MEMORY|auto_generated|q_a\(5)))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~3_combout\,
	datab => \inst1|inst6|ALT_INV_AC[9]~1_combout\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(5),
	datad => \inst1|inst6|ALT_INV_AC_SAVED\(5),
	dataf => \inst1|inst6|ALT_INV_Add0~17_sumout\,
	combout => \inst1|inst6|Selector21~1_combout\);

-- Location: LABCELL_X45_Y18_N48
\inst1|inst6|SHIFTER|auto_generated|sbit_w[69]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[69]~53_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[53]~100_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[61]~52_combout\ & ( (!\inst1|inst6|IR\(3)) # (\inst1|inst6|IR\(4)) ) ) ) # ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[53]~100_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[61]~52_combout\ & ( (\inst1|inst6|IR\(4) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[41]~51_combout\ & \inst1|inst6|IR\(2))) # 
-- (\inst1|inst6|IR\(3)))) ) ) ) # ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[53]~100_combout\ & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[61]~52_combout\ & ( !\inst1|inst6|IR\(3) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[53]~100_combout\ & 
-- ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[61]~52_combout\ & ( (\inst1|inst6|SHIFTER|auto_generated|sbit_w[41]~51_combout\ & (!\inst1|inst6|IR\(3) & (\inst1|inst6|IR\(4) & \inst1|inst6|IR\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100110011001100110000000011000001111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[41]~51_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(3),
	datac => \inst1|inst6|ALT_INV_IR\(4),
	datad => \inst1|inst6|ALT_INV_IR\(2),
	datae => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[53]~100_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[61]~52_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[69]~53_combout\);

-- Location: LABCELL_X43_Y18_N24
\inst1|inst6|Selector21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector21~0_combout\ = ( \inst1|inst6|IR\(12) & ( \inst1|inst6|MEMORY|auto_generated|q_a\(5) & ( (!\inst1|inst6|IR\(13) & ((!\inst1|inst6|IR\(11)) # ((!\inst1|inst6|AC\(5))))) # (\inst1|inst6|IR\(13) & 
-- (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[69]~53_combout\)))) ) ) ) # ( !\inst1|inst6|IR\(12) & ( \inst1|inst6|MEMORY|auto_generated|q_a\(5) & ( (!\inst1|inst6|IR\(13) & (\inst1|inst6|AC\(5))) # (\inst1|inst6|IR\(13) & 
-- ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[69]~53_combout\))) ) ) ) # ( \inst1|inst6|IR\(12) & ( !\inst1|inst6|MEMORY|auto_generated|q_a\(5) & ( (!\inst1|inst6|IR\(13) & (\inst1|inst6|AC\(5))) # (\inst1|inst6|IR\(13) & 
-- ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[69]~53_combout\))) ) ) ) # ( !\inst1|inst6|IR\(12) & ( !\inst1|inst6|MEMORY|auto_generated|q_a\(5) & ( (\inst1|inst6|IR\(13) & \inst1|inst6|SHIFTER|auto_generated|sbit_w[69]~53_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000010100101111100001010010111111010100011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(13),
	datab => \inst1|inst6|ALT_INV_IR\(11),
	datac => \inst1|inst6|ALT_INV_AC\(5),
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[69]~53_combout\,
	datae => \inst1|inst6|ALT_INV_IR\(12),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(5),
	combout => \inst1|inst6|Selector21~0_combout\);

-- Location: LABCELL_X43_Y18_N36
\inst1|inst6|Selector21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector21~2_combout\ = ( \inst1|inst6|Selector21~0_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector21~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & ((!\inst1|inst6|IR\(15)) # ((\inst1|IO_DATA[5]~4_combout\)))) ) ) 
-- # ( !\inst1|inst6|Selector21~0_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector21~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & (\inst1|inst6|IR\(15) & (\inst1|IO_DATA[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(15),
	datab => \inst1|inst6|ALT_INV_AC[9]~0_combout\,
	datac => \inst1|ALT_INV_IO_DATA[5]~4_combout\,
	datad => \inst1|inst6|ALT_INV_Selector21~1_combout\,
	dataf => \inst1|inst6|ALT_INV_Selector21~0_combout\,
	combout => \inst1|inst6|Selector21~2_combout\);

-- Location: FF_X43_Y18_N38
\inst1|inst6|AC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector21~2_combout\,
	sclr => \inst1|inst6|ALT_INV_STATE.RESET_PC~q\,
	ena => \inst1|inst6|AC[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC\(5));

-- Location: FF_X42_Y19_N11
\inst1|inst6|IR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|MEMORY|auto_generated|q_a\(5),
	sload => VCC,
	ena => \inst1|inst6|IR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IR\(5));

-- Location: LABCELL_X43_Y19_N54
\inst1|inst6|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector5~0_combout\ = ( \inst1|inst6|PC\(5) & ( \inst1|inst6|IR\(5) & ( ((!\inst1|inst6|WideNor0~0_combout\) # (\inst1|inst6|STATE.CU_STORE~q\)) # (\inst1|inst6|MEMORY|auto_generated|q_a\(5)) ) ) ) # ( !\inst1|inst6|PC\(5) & ( 
-- \inst1|inst6|IR\(5) & ( (\inst1|inst6|WideNor0~0_combout\ & ((\inst1|inst6|STATE.CU_STORE~q\) # (\inst1|inst6|MEMORY|auto_generated|q_a\(5)))) ) ) ) # ( \inst1|inst6|PC\(5) & ( !\inst1|inst6|IR\(5) & ( (!\inst1|inst6|WideNor0~0_combout\) # 
-- ((\inst1|inst6|MEMORY|auto_generated|q_a\(5) & !\inst1|inst6|STATE.CU_STORE~q\)) ) ) ) # ( !\inst1|inst6|PC\(5) & ( !\inst1|inst6|IR\(5) & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(5) & (\inst1|inst6|WideNor0~0_combout\ & 
-- !\inst1|inst6|STATE.CU_STORE~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000110111001101110000010011000100111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(5),
	datab => \inst1|inst6|ALT_INV_WideNor0~0_combout\,
	datac => \inst1|inst6|ALT_INV_STATE.CU_STORE~q\,
	datae => \inst1|inst6|ALT_INV_PC\(5),
	dataf => \inst1|inst6|ALT_INV_IR\(5),
	combout => \inst1|inst6|Selector5~0_combout\);

-- Location: FF_X42_Y19_N2
\inst1|inst6|IR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|MEMORY|auto_generated|q_a\(4),
	sload => VCC,
	ena => \inst1|inst6|IR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IR\(4));

-- Location: LABCELL_X45_Y18_N9
\inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~36_combout\ = ( \inst1|inst6|AC\(13) & ( (\inst1|inst6|IR\(1) & (\inst1|inst6|IR\(4) & ((!\inst1|inst6|IR\(0)) # (\inst1|inst6|AC\(14))))) ) ) # ( !\inst1|inst6|AC\(13) & ( (\inst1|inst6|IR\(1) & 
-- (\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(14) & \inst1|inst6|IR\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100010001000000010001000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(1),
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_AC\(14),
	datad => \inst1|inst6|ALT_INV_IR\(0),
	dataf => \inst1|inst6|ALT_INV_AC\(13),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~36_combout\);

-- Location: LABCELL_X46_Y18_N48
\inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~38_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~35_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~34_combout\ ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~35_combout\ & 
-- ( (\inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~34_combout\ & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~37_combout\) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~36_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[43]~36_combout\,
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[43]~37_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[48]~34_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[43]~35_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~38_combout\);

-- Location: LABCELL_X46_Y18_N33
\inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~39_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[17]~12_combout\ & ( (!\inst1|inst6|IR\(4) & (\inst1|inst6|IR\(2) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[19]~11_combout\) # 
-- (\inst1|inst6|IR\(1))))) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[17]~12_combout\ & ( (!\inst1|inst6|IR\(4) & (!\inst1|inst6|IR\(1) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[19]~11_combout\ & \inst1|inst6|IR\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(4),
	datab => \inst1|inst6|ALT_INV_IR\(1),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[19]~11_combout\,
	datad => \inst1|inst6|ALT_INV_IR\(2),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[17]~12_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~39_combout\);

-- Location: LABCELL_X46_Y18_N36
\inst1|inst6|SHIFTER|auto_generated|sbit_w[71]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w\(71) = ( \inst1|inst6|IR\(4) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~33_combout\ & ( (!\inst1|inst6|AC\(15) & \inst1|inst6|IR\(3)) ) ) ) # ( !\inst1|inst6|IR\(4) & ( 
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~33_combout\ & ( \inst1|inst6|IR\(3) ) ) ) # ( \inst1|inst6|IR\(4) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~33_combout\ & ( (!\inst1|inst6|IR\(3) & 
-- (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~38_combout\ & ((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~39_combout\)))) # (\inst1|inst6|IR\(3) & (((!\inst1|inst6|AC\(15))))) ) ) ) # ( !\inst1|inst6|IR\(4) & ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~33_combout\ & ( ((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~38_combout\ & !\inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~39_combout\)) # (\inst1|inst6|IR\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011111111101000001100110000000000111111110000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[55]~38_combout\,
	datab => \inst1|inst6|ALT_INV_AC\(15),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[55]~39_combout\,
	datad => \inst1|inst6|ALT_INV_IR\(3),
	datae => \inst1|inst6|ALT_INV_IR\(4),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[55]~33_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w\(71));

-- Location: LABCELL_X46_Y21_N12
\inst1|inst6|Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector19~0_combout\ = ( \inst1|inst6|AC\(7) & ( \inst1|inst6|MEMORY|auto_generated|q_a\(7) & ( (!\inst1|inst6|IR\(13) & ((!\inst1|inst6|IR\(11)) # ((!\inst1|inst6|IR\(12))))) # (\inst1|inst6|IR\(13) & 
-- (((!\inst1|inst6|SHIFTER|auto_generated|sbit_w\(71))))) ) ) ) # ( !\inst1|inst6|AC\(7) & ( \inst1|inst6|MEMORY|auto_generated|q_a\(7) & ( (!\inst1|inst6|IR\(13) & (\inst1|inst6|IR\(12))) # (\inst1|inst6|IR\(13) & 
-- ((!\inst1|inst6|SHIFTER|auto_generated|sbit_w\(71)))) ) ) ) # ( \inst1|inst6|AC\(7) & ( !\inst1|inst6|MEMORY|auto_generated|q_a\(7) & ( (!\inst1|inst6|IR\(13) & (\inst1|inst6|IR\(12))) # (\inst1|inst6|IR\(13) & 
-- ((!\inst1|inst6|SHIFTER|auto_generated|sbit_w\(71)))) ) ) ) # ( !\inst1|inst6|AC\(7) & ( !\inst1|inst6|MEMORY|auto_generated|q_a\(7) & ( (\inst1|inst6|IR\(13) & !\inst1|inst6|SHIFTER|auto_generated|sbit_w\(71)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111110011000000111111001100001110111111100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(11),
	datab => \inst1|inst6|ALT_INV_IR\(12),
	datac => \inst1|inst6|ALT_INV_IR\(13),
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w\(71),
	datae => \inst1|inst6|ALT_INV_AC\(7),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(7),
	combout => \inst1|inst6|Selector19~0_combout\);

-- Location: FF_X40_Y21_N2
\inst1|inst6|AC_SAVED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|AC\(7),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC_SAVED\(7));

-- Location: LABCELL_X40_Y21_N0
\inst1|inst6|Selector19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector19~1_combout\ = ( \inst1|inst6|Add0~9_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(7))) # (\inst1|inst6|AC[9]~3_combout\))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(7))))) ) ) # ( !\inst1|inst6|Add0~9_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (!\inst1|inst6|AC[9]~3_combout\ & (\inst1|inst6|MEMORY|auto_generated|q_a\(7)))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~3_combout\,
	datab => \inst1|inst6|ALT_INV_AC[9]~1_combout\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(7),
	datad => \inst1|inst6|ALT_INV_AC_SAVED\(7),
	dataf => \inst1|inst6|ALT_INV_Add0~9_sumout\,
	combout => \inst1|inst6|Selector19~1_combout\);

-- Location: IOIBUF_X89_Y25_N55
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: FF_X43_Y18_N56
\inst1|inst9|B_DI[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal6~combout\,
	asdata => \SW[3]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst9|B_DI\(7));

-- Location: LABCELL_X42_Y18_N12
\inst1|IO_DATA[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[7]~2_combout\ = ( \inst1|inst8|Equal6~combout\ & ( \inst1|inst9|B_DI\(7) ) ) # ( !\inst1|inst8|Equal6~combout\ & ( \inst1|inst9|B_DI\(7) & ( (\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(7)) ) ) ) # ( \inst1|inst8|Equal6~combout\ & ( 
-- !\inst1|inst9|B_DI\(7) & ( (\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(7)) ) ) ) # ( !\inst1|inst8|Equal6~combout\ & ( !\inst1|inst9|B_DI\(7) & ( (\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	datac => \inst1|inst6|ALT_INV_AC\(7),
	datae => \inst1|inst8|ALT_INV_Equal6~combout\,
	dataf => \inst1|inst9|ALT_INV_B_DI\(7),
	combout => \inst1|IO_DATA[7]~2_combout\);

-- Location: LABCELL_X40_Y21_N6
\inst1|inst6|Selector19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector19~2_combout\ = ( \inst1|IO_DATA[7]~2_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector19~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector19~0_combout\)) # (\inst1|inst6|IR\(15)))) ) ) # 
-- ( !\inst1|IO_DATA[7]~2_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector19~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & (!\inst1|inst6|IR\(15) & (\inst1|inst6|Selector19~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~0_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(15),
	datac => \inst1|inst6|ALT_INV_Selector19~0_combout\,
	datad => \inst1|inst6|ALT_INV_Selector19~1_combout\,
	dataf => \inst1|ALT_INV_IO_DATA[7]~2_combout\,
	combout => \inst1|inst6|Selector19~2_combout\);

-- Location: FF_X40_Y21_N8
\inst1|inst6|AC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector19~2_combout\,
	sclr => \inst1|inst6|ALT_INV_STATE.RESET_PC~q\,
	ena => \inst1|inst6|AC[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC\(7));

-- Location: LABCELL_X46_Y19_N39
\inst1|inst6|SHIFTER|auto_generated|sbit_w[23]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[23]~2_combout\ = ( \inst1|inst6|AC\(6) & ( \inst1|inst6|IR\(4) & ( (!\inst1|inst6|IR\(0) & (\inst1|inst6|AC\(7))) # (\inst1|inst6|IR\(0) & ((\inst1|inst6|AC\(8)))) ) ) ) # ( !\inst1|inst6|AC\(6) & ( 
-- \inst1|inst6|IR\(4) & ( (!\inst1|inst6|IR\(0) & (\inst1|inst6|AC\(7))) # (\inst1|inst6|IR\(0) & ((\inst1|inst6|AC\(8)))) ) ) ) # ( \inst1|inst6|AC\(6) & ( !\inst1|inst6|IR\(4) & ( (\inst1|inst6|IR\(0)) # (\inst1|inst6|AC\(7)) ) ) ) # ( 
-- !\inst1|inst6|AC\(6) & ( !\inst1|inst6|IR\(4) & ( (\inst1|inst6|AC\(7) & !\inst1|inst6|IR\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(7),
	datab => \inst1|inst6|ALT_INV_AC\(8),
	datad => \inst1|inst6|ALT_INV_IR\(0),
	datae => \inst1|inst6|ALT_INV_AC\(6),
	dataf => \inst1|inst6|ALT_INV_IR\(4),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[23]~2_combout\);

-- Location: LABCELL_X46_Y18_N18
\inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~33_combout\ = ( !\inst1|inst6|IR\(2) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[25]~0_combout\ & ( (!\inst1|inst6|IR\(1) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[23]~2_combout\)) # 
-- (\inst1|inst6|IR\(1) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[21]~32_combout\) # (\inst1|inst6|IR\(4))))) ) ) ) # ( !\inst1|inst6|IR\(2) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[25]~0_combout\ & ( (!\inst1|inst6|IR\(1) & 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[23]~2_combout\)) # (\inst1|inst6|IR\(1) & (((!\inst1|inst6|IR\(4) & \inst1|inst6|SHIFTER|auto_generated|sbit_w[21]~32_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110100000000000000000001000111011101110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[23]~2_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(1),
	datac => \inst1|inst6|ALT_INV_IR\(4),
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[21]~32_combout\,
	datae => \inst1|inst6|ALT_INV_IR\(2),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[25]~0_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~33_combout\);

-- Location: LABCELL_X46_Y18_N51
\inst1|inst6|SHIFTER|auto_generated|sbit_w[72]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[72]~79_combout\ = (!\inst1|inst6|IR\(4) & \inst1|inst6|IR\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_IR\(3),
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[72]~79_combout\);

-- Location: LABCELL_X45_Y18_N0
\inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~81_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[29]~4_combout\ & ( ((!\inst1|inst6|IR\(0) & (\inst1|inst6|AC\(15))) # (\inst1|inst6|IR\(0) & ((\inst1|inst6|AC\(14))))) # (\inst1|inst6|IR\(1)) ) ) # 
-- ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[29]~4_combout\ & ( (!\inst1|inst6|IR\(1) & ((!\inst1|inst6|IR\(0) & (\inst1|inst6|AC\(15))) # (\inst1|inst6|IR\(0) & ((\inst1|inst6|AC\(14)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000000001010011111111110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(15),
	datab => \inst1|inst6|ALT_INV_AC\(14),
	datac => \inst1|inst6|ALT_INV_IR\(0),
	datad => \inst1|inst6|ALT_INV_IR\(1),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[29]~4_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~81_combout\);

-- Location: LABCELL_X46_Y18_N12
\inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~83_combout\ = ( !\inst1|inst6|IR\(2) & ( (!\inst1|inst6|IR\(4) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~81_combout\ & (!\inst1|inst6|IR\(3)))))) ) ) # ( \inst1|inst6|IR\(2) & ( 
-- (!\inst1|inst6|IR\(4) & (!\inst1|inst6|IR\(3) & (((\inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~37_combout\) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~35_combout\)) # (\inst1|inst6|SHIFTER|auto_generated|sbit_w[43]~36_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000000000001010100000000000001010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(4),
	datab => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[43]~36_combout\,
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[43]~35_combout\,
	datad => \inst1|inst6|ALT_INV_IR\(3),
	datae => \inst1|inst6|ALT_INV_IR\(2),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[43]~37_combout\,
	datag => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[79]~81_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~83_combout\);

-- Location: LABCELL_X46_Y18_N6
\inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~82_combout\ = ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~72_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~38_combout\ & ( (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[72]~79_combout\ & 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~83_combout\) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~72_combout\ & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~38_combout\ & ( 
-- (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~83_combout\ & ((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[72]~79_combout\) # ((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~33_combout\ & !\inst1|inst6|SHIFTER|auto_generated|sbit_w[55]~39_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110000000000000000000000000011001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[55]~33_combout\,
	datab => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[72]~79_combout\,
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[55]~39_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[79]~83_combout\,
	datae => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[30]~72_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[55]~38_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~82_combout\);

-- Location: LABCELL_X45_Y21_N48
\inst1|inst6|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add0~61_sumout\ = SUM(( (!\inst1|inst6|STATE.CU_INSTR~q\ & (!\inst1|inst6|MEMORY|auto_generated|q_a\(15) $ ((!\inst1|inst6|IR\(13))))) # (\inst1|inst6|STATE.CU_INSTR~q\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(10))))) ) + ( 
-- \inst1|inst6|AC\(15) ) + ( \inst1|inst6|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(10),
	dataf => \inst1|inst6|ALT_INV_AC\(15),
	cin => \inst1|inst6|Add0~58\,
	sumout => \inst1|inst6|Add0~61_sumout\);

-- Location: FF_X46_Y21_N8
\inst1|inst6|AC_SAVED[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|AC\(15),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC_SAVED\(15));

-- Location: LABCELL_X46_Y21_N6
\inst1|inst6|Selector11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector11~1_combout\ = ( \inst1|inst6|Selector15~1_combout\ & ( (!\inst1|inst6|Selector15~2_combout\ & (!\inst1|inst6|Add0~61_sumout\ & ((!\inst1|inst6|AC[9]~1_combout\) # (!\inst1|inst6|AC_SAVED\(15))))) ) ) # ( 
-- !\inst1|inst6|Selector15~1_combout\ & ( (!\inst1|inst6|Selector15~2_combout\ & ((!\inst1|inst6|AC[9]~1_combout\) # (!\inst1|inst6|AC_SAVED\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001000110011001000100011000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~1_combout\,
	datab => \inst1|inst6|ALT_INV_Selector15~2_combout\,
	datac => \inst1|inst6|ALT_INV_Add0~61_sumout\,
	datad => \inst1|inst6|ALT_INV_AC_SAVED\(15),
	dataf => \inst1|inst6|ALT_INV_Selector15~1_combout\,
	combout => \inst1|inst6|Selector11~1_combout\);

-- Location: LABCELL_X43_Y18_N21
\inst1|inst6|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector11~0_combout\ = ( \inst1|inst6|AC\(15) & ( (!\inst1|inst6|MEMORY|auto_generated|q_a\(15) & ((\inst1|inst6|IR\(12)))) # (\inst1|inst6|MEMORY|auto_generated|q_a\(15) & ((!\inst1|inst6|IR\(11)) # (!\inst1|inst6|IR\(12)))) ) ) # ( 
-- !\inst1|inst6|AC\(15) & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(15) & ((!\inst1|inst6|IR\(14)) # (\inst1|inst6|IR\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001111000010100000111100001111111111000000111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(14),
	datab => \inst1|inst6|ALT_INV_IR\(11),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	datad => \inst1|inst6|ALT_INV_IR\(12),
	dataf => \inst1|inst6|ALT_INV_AC\(15),
	combout => \inst1|inst6|Selector11~0_combout\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LABCELL_X42_Y19_N21
\inst1|inst9|B_DI[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst9|B_DI[15]~0_combout\ = !\KEY[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	combout => \inst1|inst9|B_DI[15]~0_combout\);

-- Location: FF_X42_Y19_N20
\inst1|inst9|B_DI[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal6~combout\,
	asdata => \inst1|inst9|B_DI[15]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst9|B_DI\(15));

-- Location: LABCELL_X42_Y18_N51
\inst1|IO_DATA[15]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[15]~17_combout\ = ( \inst1|inst9|B_DI\(15) & ( ((\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(15))) # (\inst1|inst8|Equal6~combout\) ) ) # ( !\inst1|inst9|B_DI\(15) & ( (\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110011111100000000000011110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst8|ALT_INV_Equal6~combout\,
	datac => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	datad => \inst1|inst6|ALT_INV_AC\(15),
	datae => \inst1|inst9|ALT_INV_B_DI\(15),
	combout => \inst1|IO_DATA[15]~17_combout\);

-- Location: LABCELL_X43_Y18_N48
\inst1|inst6|Selector11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector11~2_combout\ = ( \inst1|inst6|Selector11~0_combout\ & ( \inst1|IO_DATA[15]~17_combout\ & ( (!\inst1|inst6|AC[11]~10_combout\ & (((!\inst1|inst6|Selector11~1_combout\)) # (\inst1|inst6|AC[11]~9_combout\))) # 
-- (\inst1|inst6|AC[11]~10_combout\ & ((!\inst1|inst6|AC[11]~9_combout\) # ((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~82_combout\)))) ) ) ) # ( !\inst1|inst6|Selector11~0_combout\ & ( \inst1|IO_DATA[15]~17_combout\ & ( 
-- (!\inst1|inst6|AC[11]~10_combout\ & (((!\inst1|inst6|Selector11~1_combout\)) # (\inst1|inst6|AC[11]~9_combout\))) # (\inst1|inst6|AC[11]~10_combout\ & (\inst1|inst6|AC[11]~9_combout\ & (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~82_combout\))) ) ) ) 
-- # ( \inst1|inst6|Selector11~0_combout\ & ( !\inst1|IO_DATA[15]~17_combout\ & ( (!\inst1|inst6|AC[11]~10_combout\ & (!\inst1|inst6|AC[11]~9_combout\ & ((!\inst1|inst6|Selector11~1_combout\)))) # (\inst1|inst6|AC[11]~10_combout\ & 
-- ((!\inst1|inst6|AC[11]~9_combout\) # ((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~82_combout\)))) ) ) ) # ( !\inst1|inst6|Selector11~0_combout\ & ( !\inst1|IO_DATA[15]~17_combout\ & ( (!\inst1|inst6|AC[11]~10_combout\ & 
-- (!\inst1|inst6|AC[11]~9_combout\ & ((!\inst1|inst6|Selector11~1_combout\)))) # (\inst1|inst6|AC[11]~10_combout\ & (\inst1|inst6|AC[11]~9_combout\ & (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[79]~82_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100000010000110111000101010010111010001100101111111001110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[11]~10_combout\,
	datab => \inst1|inst6|ALT_INV_AC[11]~9_combout\,
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[79]~82_combout\,
	datad => \inst1|inst6|ALT_INV_Selector11~1_combout\,
	datae => \inst1|inst6|ALT_INV_Selector11~0_combout\,
	dataf => \inst1|ALT_INV_IO_DATA[15]~17_combout\,
	combout => \inst1|inst6|Selector11~2_combout\);

-- Location: FF_X43_Y18_N50
\inst1|inst6|AC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector11~2_combout\,
	ena => \inst1|inst6|AC[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC\(15));

-- Location: LABCELL_X45_Y18_N12
\inst1|inst6|SHIFTER|auto_generated|sbit_w[73]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[73]~13_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[17]~12_combout\ & ( (!\inst1|inst6|IR\(4) & (((!\inst1|inst6|IR\(2) & !\inst1|inst6|IR\(1))))) # (\inst1|inst6|IR\(4) & (\inst1|inst6|AC\(15))) ) ) # 
-- ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[17]~12_combout\ & ( (\inst1|inst6|AC\(15) & \inst1|inst6|IR\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111000101000001011100010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(15),
	datab => \inst1|inst6|ALT_INV_IR\(2),
	datac => \inst1|inst6|ALT_INV_IR\(4),
	datad => \inst1|inst6|ALT_INV_IR\(1),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[17]~12_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[73]~13_combout\);

-- Location: LABCELL_X45_Y18_N54
\inst1|inst6|SHIFTER|auto_generated|sbit_w[73]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[73]~14_combout\ = ( \inst1|inst6|IR\(3) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~3_combout\ & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[73]~13_combout\ ) ) ) # ( \inst1|inst6|IR\(3) & ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~3_combout\ & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[73]~13_combout\ ) ) ) # ( !\inst1|inst6|IR\(3) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~3_combout\ & ( 
-- (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~10_combout\ & !\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[73]~13_combout\,
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~10_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~5_combout\,
	datae => \inst1|inst6|ALT_INV_IR\(3),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~3_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[73]~14_combout\);

-- Location: LABCELL_X45_Y21_N54
\inst1|inst6|Selector17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector17~0_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(9) & ( \inst1|inst6|IR\(11) & ( (!\inst1|inst6|IR\(13) & (!\inst1|inst6|AC\(9) $ ((!\inst1|inst6|IR\(12))))) # (\inst1|inst6|IR\(13) & 
-- (((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[73]~14_combout\)))) ) ) ) # ( !\inst1|inst6|MEMORY|auto_generated|q_a\(9) & ( \inst1|inst6|IR\(11) & ( (!\inst1|inst6|IR\(13) & (\inst1|inst6|AC\(9) & (\inst1|inst6|IR\(12)))) # (\inst1|inst6|IR\(13) & 
-- (((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[73]~14_combout\)))) ) ) ) # ( \inst1|inst6|MEMORY|auto_generated|q_a\(9) & ( !\inst1|inst6|IR\(11) & ( (!\inst1|inst6|IR\(13) & (((\inst1|inst6|IR\(12))) # (\inst1|inst6|AC\(9)))) # (\inst1|inst6|IR\(13) & 
-- (((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[73]~14_combout\)))) ) ) ) # ( !\inst1|inst6|MEMORY|auto_generated|q_a\(9) & ( !\inst1|inst6|IR\(11) & ( (!\inst1|inst6|IR\(13) & (\inst1|inst6|AC\(9) & (\inst1|inst6|IR\(12)))) # (\inst1|inst6|IR\(13) & 
-- (((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[73]~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000100011111110100110000110111000001000111101101001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(9),
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|ALT_INV_IR\(12),
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[73]~14_combout\,
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(9),
	dataf => \inst1|inst6|ALT_INV_IR\(11),
	combout => \inst1|inst6|Selector17~0_combout\);

-- Location: FF_X40_Y21_N38
\inst1|inst6|AC_SAVED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|AC\(9),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC_SAVED\(9));

-- Location: LABCELL_X40_Y21_N36
\inst1|inst6|Selector17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector17~1_combout\ = ( \inst1|inst6|Add0~1_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(9))) # (\inst1|inst6|AC[9]~3_combout\))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(9))))) ) ) # ( !\inst1|inst6|Add0~1_sumout\ & ( (!\inst1|inst6|AC[9]~1_combout\ & (!\inst1|inst6|AC[9]~3_combout\ & (\inst1|inst6|MEMORY|auto_generated|q_a\(9)))) # (\inst1|inst6|AC[9]~1_combout\ & 
-- (((\inst1|inst6|AC_SAVED\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~3_combout\,
	datab => \inst1|inst6|ALT_INV_AC[9]~1_combout\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(9),
	datad => \inst1|inst6|ALT_INV_AC_SAVED\(9),
	dataf => \inst1|inst6|ALT_INV_Add0~1_sumout\,
	combout => \inst1|inst6|Selector17~1_combout\);

-- Location: LABCELL_X42_Y21_N21
\inst1|inst14|B_DI[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst14|B_DI[9]~0_combout\ = ( !\inst|WideOr13~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|ALT_INV_WideOr13~combout\,
	combout => \inst1|inst14|B_DI[9]~0_combout\);

-- Location: FF_X42_Y21_N22
\inst1|inst14|B_DI[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal2~combout\,
	d => \inst1|inst14|B_DI[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst14|B_DI\(9));

-- Location: LABCELL_X42_Y21_N3
\inst1|IO_DATA[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[9]~0_combout\ = ( \inst1|inst14|B_DI\(9) & ( ((\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(9))) # (\inst1|inst8|Equal2~combout\) ) ) # ( !\inst1|inst14|B_DI\(9) & ( (\inst1|inst6|IO_WRITE_INT~q\ & \inst1|inst6|AC\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst8|ALT_INV_Equal2~combout\,
	datac => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	datad => \inst1|inst6|ALT_INV_AC\(9),
	dataf => \inst1|inst14|ALT_INV_B_DI\(9),
	combout => \inst1|IO_DATA[9]~0_combout\);

-- Location: LABCELL_X40_Y21_N51
\inst1|inst6|Selector17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector17~2_combout\ = ( \inst1|IO_DATA[9]~0_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector17~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector17~0_combout\)) # (\inst1|inst6|IR\(15)))) ) ) # 
-- ( !\inst1|IO_DATA[9]~0_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector17~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & (!\inst1|inst6|IR\(15) & (\inst1|inst6|Selector17~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~0_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(15),
	datac => \inst1|inst6|ALT_INV_Selector17~0_combout\,
	datad => \inst1|inst6|ALT_INV_Selector17~1_combout\,
	dataf => \inst1|ALT_INV_IO_DATA[9]~0_combout\,
	combout => \inst1|inst6|Selector17~2_combout\);

-- Location: FF_X40_Y21_N53
\inst1|inst6|AC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector17~2_combout\,
	sclr => \inst1|inst6|ALT_INV_STATE.RESET_PC~q\,
	ena => \inst1|inst6|AC[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC\(9));

-- Location: LABCELL_X46_Y19_N6
\inst1|inst6|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Equal1~1_combout\ = ( !\inst1|inst6|AC\(13) & ( !\inst1|inst6|AC\(14) & ( (!\inst1|inst6|AC\(9) & (!\inst1|inst6|AC\(12) & (!\inst1|inst6|AC\(11) & !\inst1|inst6|AC\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(9),
	datab => \inst1|inst6|ALT_INV_AC\(12),
	datac => \inst1|inst6|ALT_INV_AC\(11),
	datad => \inst1|inst6|ALT_INV_AC\(15),
	datae => \inst1|inst6|ALT_INV_AC\(13),
	dataf => \inst1|inst6|ALT_INV_AC\(14),
	combout => \inst1|inst6|Equal1~1_combout\);

-- Location: LABCELL_X40_Y21_N42
\inst1|inst6|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Equal1~0_combout\ = ( !\inst1|inst6|AC\(5) & ( !\inst1|inst6|AC\(7) & ( (!\inst1|inst6|AC\(8) & !\inst1|inst6|AC\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_AC\(8),
	datad => \inst1|inst6|ALT_INV_AC\(6),
	datae => \inst1|inst6|ALT_INV_AC\(5),
	dataf => \inst1|inst6|ALT_INV_AC\(7),
	combout => \inst1|inst6|Equal1~0_combout\);

-- Location: MLABCELL_X39_Y19_N30
\inst1|inst6|PC[10]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC[10]~2_combout\ = ( !\inst1|inst6|MEMORY|auto_generated|q_a\(15) & ( \inst1|inst6|MEMORY|auto_generated|q_a\(13) & ( (!\inst1|inst6|MEMORY|auto_generated|q_a\(14) & ((!\inst1|inst6|MEMORY|auto_generated|q_a\(12) & 
-- (!\inst1|inst6|MEMORY|auto_generated|q_a\(11))) # (\inst1|inst6|MEMORY|auto_generated|q_a\(12) & ((!\inst1|inst6|AC\(15)) # (\inst1|inst6|MEMORY|auto_generated|q_a\(11)))))) ) ) ) # ( !\inst1|inst6|MEMORY|auto_generated|q_a\(15) & ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(13) & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(14) & (!\inst1|inst6|MEMORY|auto_generated|q_a\(12) & !\inst1|inst6|MEMORY|auto_generated|q_a\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000000000000000000010100010100000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(14),
	datab => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	datad => \inst1|inst6|ALT_INV_AC\(15),
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(13),
	combout => \inst1|inst6|PC[10]~2_combout\);

-- Location: LABCELL_X45_Y19_N48
\inst1|inst6|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Equal1~2_combout\ = ( !\inst1|inst6|AC\(0) & ( !\inst1|inst6|AC\(1) & ( (!\inst1|inst6|AC\(2) & (!\inst1|inst6|AC\(4) & (!\inst1|inst6|AC\(10) & !\inst1|inst6|AC\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(2),
	datab => \inst1|inst6|ALT_INV_AC\(4),
	datac => \inst1|inst6|ALT_INV_AC\(10),
	datad => \inst1|inst6|ALT_INV_AC\(3),
	datae => \inst1|inst6|ALT_INV_AC\(0),
	dataf => \inst1|inst6|ALT_INV_AC\(1),
	combout => \inst1|inst6|Equal1~2_combout\);

-- Location: MLABCELL_X39_Y19_N12
\inst1|inst6|PC[10]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC[10]~1_combout\ = ( !\inst1|inst6|AC\(15) & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(12) & (\inst1|inst6|MEMORY|auto_generated|q_a\(11) & \inst1|inst6|MEMORY|auto_generated|q_a\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(13),
	dataf => \inst1|inst6|ALT_INV_AC\(15),
	combout => \inst1|inst6|PC[10]~1_combout\);

-- Location: MLABCELL_X39_Y19_N0
\inst1|inst6|PC[10]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC[10]~3_combout\ = ( \inst1|inst6|Equal1~2_combout\ & ( \inst1|inst6|PC[10]~1_combout\ & ( (\inst1|inst6|Equal1~1_combout\ & (\inst1|inst6|MEMORY|auto_generated|q_a\(13) & (\inst1|inst6|Equal1~0_combout\ & \inst1|inst6|PC[10]~2_combout\))) ) 
-- ) ) # ( \inst1|inst6|Equal1~2_combout\ & ( !\inst1|inst6|PC[10]~1_combout\ & ( (\inst1|inst6|PC[10]~2_combout\ & ((!\inst1|inst6|Equal1~1_combout\) # ((!\inst1|inst6|Equal1~0_combout\) # (\inst1|inst6|MEMORY|auto_generated|q_a\(13))))) ) ) ) # ( 
-- !\inst1|inst6|Equal1~2_combout\ & ( !\inst1|inst6|PC[10]~1_combout\ & ( \inst1|inst6|PC[10]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111101100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_Equal1~1_combout\,
	datab => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(13),
	datac => \inst1|inst6|ALT_INV_Equal1~0_combout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~2_combout\,
	datae => \inst1|inst6|ALT_INV_Equal1~2_combout\,
	dataf => \inst1|inst6|ALT_INV_PC[10]~1_combout\,
	combout => \inst1|inst6|PC[10]~3_combout\);

-- Location: FF_X35_Y19_N49
\inst1|inst6|PC[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC~11_combout\,
	clrn => \inst1|inst12~0_combout\,
	ena => \inst1|inst6|STATE.CU_INSTR~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC[1]~DUPLICATE_q\);

-- Location: FF_X39_Y19_N59
\inst1|inst6|PC_SAVED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC[1]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_SAVED\(1));

-- Location: FF_X46_Y22_N5
\inst1|inst6|PC_STACK[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC_STACK[14][1]~q\,
	sload => VCC,
	ena => \inst1|inst6|PC_STACK[15][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[15][1]~q\);

-- Location: LABCELL_X46_Y22_N54
\inst1|inst6|PC_STACK[14][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[14][1]~feeder_combout\ = \inst1|inst6|PC_STACK[15][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[15][1]~q\,
	combout => \inst1|inst6|PC_STACK[14][1]~feeder_combout\);

-- Location: FF_X46_Y22_N56
\inst1|inst6|PC_STACK[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[14][1]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[13][1]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[14][1]~q\);

-- Location: LABCELL_X46_Y22_N57
\inst1|inst6|PC_STACK[13][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[13][1]~feeder_combout\ = \inst1|inst6|PC_STACK[14][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[14][1]~q\,
	combout => \inst1|inst6|PC_STACK[13][1]~feeder_combout\);

-- Location: FF_X46_Y22_N59
\inst1|inst6|PC_STACK[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[13][1]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[12][1]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[13][1]~q\);

-- Location: LABCELL_X46_Y22_N36
\inst1|inst6|PC_STACK[12][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[12][1]~feeder_combout\ = \inst1|inst6|PC_STACK[13][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[13][1]~q\,
	combout => \inst1|inst6|PC_STACK[12][1]~feeder_combout\);

-- Location: FF_X46_Y22_N38
\inst1|inst6|PC_STACK[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[12][1]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[11][1]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[12][1]~q\);

-- Location: LABCELL_X46_Y22_N39
\inst1|inst6|PC_STACK[11][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[11][1]~feeder_combout\ = \inst1|inst6|PC_STACK[12][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[12][1]~q\,
	combout => \inst1|inst6|PC_STACK[11][1]~feeder_combout\);

-- Location: FF_X46_Y22_N41
\inst1|inst6|PC_STACK[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[11][1]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[10][1]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[11][1]~q\);

-- Location: LABCELL_X46_Y22_N51
\inst1|inst6|PC_STACK[10][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[10][1]~feeder_combout\ = \inst1|inst6|PC_STACK[11][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[11][1]~q\,
	combout => \inst1|inst6|PC_STACK[10][1]~feeder_combout\);

-- Location: FF_X46_Y22_N53
\inst1|inst6|PC_STACK[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[10][1]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[9][1]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[10][1]~q\);

-- Location: LABCELL_X48_Y20_N3
\inst1|inst6|PC_STACK[9][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[9][1]~feeder_combout\ = \inst1|inst6|PC_STACK[10][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[10][1]~q\,
	combout => \inst1|inst6|PC_STACK[9][1]~feeder_combout\);

-- Location: FF_X48_Y20_N5
\inst1|inst6|PC_STACK[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[9][1]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[8][1]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[9][1]~q\);

-- Location: LABCELL_X48_Y20_N0
\inst1|inst6|PC_STACK[8][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[8][1]~feeder_combout\ = \inst1|inst6|PC_STACK[9][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[9][1]~q\,
	combout => \inst1|inst6|PC_STACK[8][1]~feeder_combout\);

-- Location: FF_X48_Y20_N2
\inst1|inst6|PC_STACK[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[8][1]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[7][1]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[8][1]~q\);

-- Location: LABCELL_X48_Y20_N15
\inst1|inst6|PC_STACK[7][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[7][1]~feeder_combout\ = \inst1|inst6|PC_STACK[8][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[8][1]~q\,
	combout => \inst1|inst6|PC_STACK[7][1]~feeder_combout\);

-- Location: FF_X48_Y20_N17
\inst1|inst6|PC_STACK[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[7][1]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[6][1]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[7][1]~q\);

-- Location: LABCELL_X48_Y20_N12
\inst1|inst6|PC_STACK[6][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[6][1]~feeder_combout\ = \inst1|inst6|PC_STACK[7][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[7][1]~q\,
	combout => \inst1|inst6|PC_STACK[6][1]~feeder_combout\);

-- Location: FF_X48_Y20_N14
\inst1|inst6|PC_STACK[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[6][1]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[5][1]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[6][1]~q\);

-- Location: LABCELL_X48_Y20_N51
\inst1|inst6|PC_STACK[5][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[5][1]~feeder_combout\ = \inst1|inst6|PC_STACK[6][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[6][1]~q\,
	combout => \inst1|inst6|PC_STACK[5][1]~feeder_combout\);

-- Location: FF_X48_Y20_N53
\inst1|inst6|PC_STACK[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[5][1]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[4][1]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[5][1]~q\);

-- Location: LABCELL_X48_Y20_N48
\inst1|inst6|PC_STACK[4][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[4][1]~feeder_combout\ = \inst1|inst6|PC_STACK[5][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[5][1]~q\,
	combout => \inst1|inst6|PC_STACK[4][1]~feeder_combout\);

-- Location: FF_X48_Y20_N50
\inst1|inst6|PC_STACK[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[4][1]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[3][1]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[4][1]~q\);

-- Location: LABCELL_X48_Y20_N57
\inst1|inst6|PC_STACK[3][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[3][1]~feeder_combout\ = \inst1|inst6|PC_STACK[4][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[4][1]~q\,
	combout => \inst1|inst6|PC_STACK[3][1]~feeder_combout\);

-- Location: FF_X48_Y20_N59
\inst1|inst6|PC_STACK[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[3][1]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[2][1]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[3][1]~q\);

-- Location: LABCELL_X48_Y20_N39
\inst1|inst6|PC_STACK[2][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[2][1]~feeder_combout\ = \inst1|inst6|PC_STACK[3][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[3][1]~q\,
	combout => \inst1|inst6|PC_STACK[2][1]~feeder_combout\);

-- Location: FF_X48_Y20_N41
\inst1|inst6|PC_STACK[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[2][1]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[1][1]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[2][1]~q\);

-- Location: LABCELL_X48_Y20_N54
\inst1|inst6|PC_STACK[1][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[1][1]~feeder_combout\ = \inst1|inst6|PC_STACK[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[2][1]~q\,
	combout => \inst1|inst6|PC_STACK[1][1]~feeder_combout\);

-- Location: FF_X48_Y20_N56
\inst1|inst6|PC_STACK[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[1][1]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[0][1]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[1][1]~q\);

-- Location: LABCELL_X48_Y20_N36
\inst1|inst6|PC_STACK[0][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[0][1]~feeder_combout\ = \inst1|inst6|PC_STACK[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[1][1]~q\,
	combout => \inst1|inst6|PC_STACK[0][1]~feeder_combout\);

-- Location: LABCELL_X43_Y19_N0
\inst1|inst6|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add1~1_sumout\ = SUM(( \inst1|inst6|PC\(0) ) + ( VCC ) + ( !VCC ))
-- \inst1|inst6|Add1~2\ = CARRY(( \inst1|inst6|PC\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC\(0),
	cin => GND,
	sumout => \inst1|inst6|Add1~1_sumout\,
	cout => \inst1|inst6|Add1~2\);

-- Location: LABCELL_X35_Y19_N0
\inst1|inst6|PC~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~6_combout\ = ( \inst1|inst6|Add1~1_sumout\ & ( ((!\inst1|inst6|PC[10]~0_combout\) # ((\inst1|inst6|MEMORY|auto_generated|q_a\(0)) # (\inst1|inst6|Selector28~2_combout\))) # (\inst1|inst6|PC[10]~3_combout\) ) ) # ( 
-- !\inst1|inst6|Add1~1_sumout\ & ( (!\inst1|inst6|PC[10]~3_combout\ & (\inst1|inst6|PC[10]~0_combout\ & (!\inst1|inst6|Selector28~2_combout\ & \inst1|inst6|MEMORY|auto_generated|q_a\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000011011111111111111101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC[10]~3_combout\,
	datab => \inst1|inst6|ALT_INV_PC[10]~0_combout\,
	datac => \inst1|inst6|ALT_INV_Selector28~2_combout\,
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(0),
	dataf => \inst1|inst6|ALT_INV_Add1~1_sumout\,
	combout => \inst1|inst6|PC~6_combout\);

-- Location: FF_X39_Y19_N56
\inst1|inst6|PC_SAVED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC\(0),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_SAVED\(0));

-- Location: FF_X46_Y20_N46
\inst1|inst6|PC_STACK[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC_STACK[14][0]~q\,
	sload => VCC,
	ena => \inst1|inst6|PC_STACK[15][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[15][0]~q\);

-- Location: LABCELL_X46_Y20_N30
\inst1|inst6|PC_STACK[14][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[14][0]~feeder_combout\ = \inst1|inst6|PC_STACK[15][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[15][0]~q\,
	combout => \inst1|inst6|PC_STACK[14][0]~feeder_combout\);

-- Location: FF_X46_Y20_N32
\inst1|inst6|PC_STACK[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[14][0]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[13][0]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[14][0]~q\);

-- Location: LABCELL_X46_Y20_N33
\inst1|inst6|PC_STACK[13][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[13][0]~feeder_combout\ = \inst1|inst6|PC_STACK[14][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[14][0]~q\,
	combout => \inst1|inst6|PC_STACK[13][0]~feeder_combout\);

-- Location: FF_X46_Y20_N35
\inst1|inst6|PC_STACK[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[13][0]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[12][0]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[13][0]~q\);

-- Location: LABCELL_X46_Y20_N24
\inst1|inst6|PC_STACK[12][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[12][0]~feeder_combout\ = \inst1|inst6|PC_STACK[13][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[13][0]~q\,
	combout => \inst1|inst6|PC_STACK[12][0]~feeder_combout\);

-- Location: FF_X46_Y20_N26
\inst1|inst6|PC_STACK[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[12][0]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[11][0]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[12][0]~q\);

-- Location: LABCELL_X46_Y22_N45
\inst1|inst6|PC_STACK[11][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[11][0]~feeder_combout\ = \inst1|inst6|PC_STACK[12][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[12][0]~q\,
	combout => \inst1|inst6|PC_STACK[11][0]~feeder_combout\);

-- Location: FF_X46_Y22_N47
\inst1|inst6|PC_STACK[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[11][0]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[10][0]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[11][0]~q\);

-- Location: LABCELL_X46_Y22_N27
\inst1|inst6|PC_STACK[10][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[10][0]~feeder_combout\ = \inst1|inst6|PC_STACK[11][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[11][0]~q\,
	combout => \inst1|inst6|PC_STACK[10][0]~feeder_combout\);

-- Location: FF_X46_Y22_N29
\inst1|inst6|PC_STACK[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[10][0]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[9][0]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[10][0]~q\);

-- Location: LABCELL_X46_Y22_N15
\inst1|inst6|PC_STACK[9][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[9][0]~feeder_combout\ = \inst1|inst6|PC_STACK[10][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[10][0]~q\,
	combout => \inst1|inst6|PC_STACK[9][0]~feeder_combout\);

-- Location: FF_X46_Y22_N17
\inst1|inst6|PC_STACK[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[9][0]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[8][0]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[9][0]~q\);

-- Location: LABCELL_X46_Y22_N18
\inst1|inst6|PC_STACK[8][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[8][0]~feeder_combout\ = \inst1|inst6|PC_STACK[9][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[9][0]~q\,
	combout => \inst1|inst6|PC_STACK[8][0]~feeder_combout\);

-- Location: FF_X46_Y22_N20
\inst1|inst6|PC_STACK[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[8][0]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[7][0]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[8][0]~q\);

-- Location: LABCELL_X46_Y22_N12
\inst1|inst6|PC_STACK[7][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[7][0]~feeder_combout\ = \inst1|inst6|PC_STACK[8][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[8][0]~q\,
	combout => \inst1|inst6|PC_STACK[7][0]~feeder_combout\);

-- Location: FF_X46_Y22_N14
\inst1|inst6|PC_STACK[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[7][0]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[6][0]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[7][0]~q\);

-- Location: LABCELL_X46_Y22_N21
\inst1|inst6|PC_STACK[6][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[6][0]~feeder_combout\ = \inst1|inst6|PC_STACK[7][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[7][0]~q\,
	combout => \inst1|inst6|PC_STACK[6][0]~feeder_combout\);

-- Location: FF_X46_Y22_N23
\inst1|inst6|PC_STACK[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[6][0]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[5][0]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[6][0]~q\);

-- Location: LABCELL_X46_Y22_N24
\inst1|inst6|PC_STACK[5][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[5][0]~feeder_combout\ = \inst1|inst6|PC_STACK[6][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[6][0]~q\,
	combout => \inst1|inst6|PC_STACK[5][0]~feeder_combout\);

-- Location: FF_X46_Y22_N26
\inst1|inst6|PC_STACK[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[5][0]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[4][0]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[5][0]~q\);

-- Location: LABCELL_X46_Y22_N6
\inst1|inst6|PC_STACK[4][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[4][0]~feeder_combout\ = \inst1|inst6|PC_STACK[5][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[5][0]~q\,
	combout => \inst1|inst6|PC_STACK[4][0]~feeder_combout\);

-- Location: FF_X46_Y22_N8
\inst1|inst6|PC_STACK[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[4][0]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[3][0]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[4][0]~q\);

-- Location: LABCELL_X46_Y22_N9
\inst1|inst6|PC_STACK[3][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[3][0]~feeder_combout\ = \inst1|inst6|PC_STACK[4][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[4][0]~q\,
	combout => \inst1|inst6|PC_STACK[3][0]~feeder_combout\);

-- Location: FF_X46_Y22_N11
\inst1|inst6|PC_STACK[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[3][0]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[2][0]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[3][0]~q\);

-- Location: LABCELL_X46_Y22_N48
\inst1|inst6|PC_STACK[2][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[2][0]~feeder_combout\ = \inst1|inst6|PC_STACK[3][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[3][0]~q\,
	combout => \inst1|inst6|PC_STACK[2][0]~feeder_combout\);

-- Location: FF_X46_Y22_N50
\inst1|inst6|PC_STACK[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[2][0]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[1][0]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[2][0]~q\);

-- Location: LABCELL_X42_Y22_N48
\inst1|inst6|PC_STACK[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[1][0]~feeder_combout\ = \inst1|inst6|PC_STACK[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[2][0]~q\,
	combout => \inst1|inst6|PC_STACK[1][0]~feeder_combout\);

-- Location: FF_X42_Y22_N50
\inst1|inst6|PC_STACK[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[1][0]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[0][0]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[1][0]~q\);

-- Location: LABCELL_X42_Y22_N51
\inst1|inst6|PC_STACK[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[0][0]~feeder_combout\ = \inst1|inst6|PC_STACK[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[1][0]~q\,
	combout => \inst1|inst6|PC_STACK[0][0]~feeder_combout\);

-- Location: FF_X42_Y22_N53
\inst1|inst6|PC_STACK[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[0][0]~feeder_combout\,
	asdata => \inst1|inst6|Add1~1_sumout\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[0][0]~q\);

-- Location: MLABCELL_X39_Y19_N54
\inst1|inst6|PC~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~5_combout\ = ( \inst1|inst6|PC_SAVED\(0) & ( \inst1|inst6|PC_STACK[0][0]~q\ & ( (\inst1|inst6|PC[10]~0_combout\ & (!\inst1|inst6|PC[10]~3_combout\ & !\inst1|inst6|PC[10]~4_combout\)) ) ) ) # ( !\inst1|inst6|PC_SAVED\(0) & ( 
-- \inst1|inst6|PC_STACK[0][0]~q\ & ( (\inst1|inst6|PC[10]~0_combout\ & (!\inst1|inst6|PC[10]~3_combout\ & (!\inst1|inst6|PC[10]~4_combout\ & \inst1|inst6|Selector28~2_combout\))) ) ) ) # ( \inst1|inst6|PC_SAVED\(0) & ( !\inst1|inst6|PC_STACK[0][0]~q\ & ( 
-- (\inst1|inst6|PC[10]~0_combout\ & (!\inst1|inst6|PC[10]~3_combout\ & (!\inst1|inst6|PC[10]~4_combout\ & !\inst1|inst6|Selector28~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC[10]~0_combout\,
	datab => \inst1|inst6|ALT_INV_PC[10]~3_combout\,
	datac => \inst1|inst6|ALT_INV_PC[10]~4_combout\,
	datad => \inst1|inst6|ALT_INV_Selector28~2_combout\,
	datae => \inst1|inst6|ALT_INV_PC_SAVED\(0),
	dataf => \inst1|inst6|ALT_INV_PC_STACK[0][0]~q\,
	combout => \inst1|inst6|PC~5_combout\);

-- Location: LABCELL_X35_Y19_N3
\inst1|inst6|PC~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~7_combout\ = ( !\inst1|inst6|PC[10]~4_combout\ & ( (!\inst1|inst6|PC[10]~3_combout\ & \inst1|inst6|PC[10]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC[10]~3_combout\,
	datac => \inst1|inst6|ALT_INV_PC[10]~0_combout\,
	dataf => \inst1|inst6|ALT_INV_PC[10]~4_combout\,
	combout => \inst1|inst6|PC~7_combout\);

-- Location: LABCELL_X35_Y19_N18
\inst1|inst6|PC~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~8_combout\ = ( \inst1|inst6|PC~7_combout\ & ( \inst1|inst6|GIE~q\ & ( \inst1|inst6|PC~5_combout\ ) ) ) # ( !\inst1|inst6|PC~7_combout\ & ( \inst1|inst6|GIE~q\ & ( (\inst1|inst6|PC~5_combout\) # (\inst1|inst6|PC~6_combout\) ) ) ) # ( 
-- \inst1|inst6|PC~7_combout\ & ( !\inst1|inst6|GIE~q\ & ( ((\inst1|inst6|PC~5_combout\ & !\inst1|inst6|INT_REQ_SYNC\(1))) # (\inst1|inst6|INT_REQ_SYNC\(0)) ) ) ) # ( !\inst1|inst6|PC~7_combout\ & ( !\inst1|inst6|GIE~q\ & ( ((!\inst1|inst6|INT_REQ_SYNC\(1) & 
-- ((\inst1|inst6|PC~5_combout\) # (\inst1|inst6|PC~6_combout\)))) # (\inst1|inst6|INT_REQ_SYNC\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100001111001111110000111101110111011101110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC~6_combout\,
	datab => \inst1|inst6|ALT_INV_PC~5_combout\,
	datac => \inst1|inst6|ALT_INV_INT_REQ_SYNC\(0),
	datad => \inst1|inst6|ALT_INV_INT_REQ_SYNC\(1),
	datae => \inst1|inst6|ALT_INV_PC~7_combout\,
	dataf => \inst1|inst6|ALT_INV_GIE~q\,
	combout => \inst1|inst6|PC~8_combout\);

-- Location: FF_X35_Y19_N19
\inst1|inst6|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC~8_combout\,
	clrn => \inst1|inst12~0_combout\,
	ena => \inst1|inst6|STATE.CU_INSTR~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC\(0));

-- Location: LABCELL_X43_Y19_N3
\inst1|inst6|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add1~5_sumout\ = SUM(( \inst1|inst6|PC\(1) ) + ( GND ) + ( \inst1|inst6|Add1~2\ ))
-- \inst1|inst6|Add1~6\ = CARRY(( \inst1|inst6|PC\(1) ) + ( GND ) + ( \inst1|inst6|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC\(1),
	cin => \inst1|inst6|Add1~2\,
	sumout => \inst1|inst6|Add1~5_sumout\,
	cout => \inst1|inst6|Add1~6\);

-- Location: FF_X48_Y20_N38
\inst1|inst6|PC_STACK[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[0][1]~feeder_combout\,
	asdata => \inst1|inst6|Add1~5_sumout\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[0][1]~q\);

-- Location: MLABCELL_X39_Y19_N57
\inst1|inst6|PC~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~9_combout\ = ( \inst1|inst6|PC_SAVED\(1) & ( \inst1|inst6|PC_STACK[0][1]~q\ & ( (\inst1|inst6|PC[10]~0_combout\ & (!\inst1|inst6|PC[10]~3_combout\ & !\inst1|inst6|PC[10]~4_combout\)) ) ) ) # ( !\inst1|inst6|PC_SAVED\(1) & ( 
-- \inst1|inst6|PC_STACK[0][1]~q\ & ( (\inst1|inst6|PC[10]~0_combout\ & (!\inst1|inst6|PC[10]~3_combout\ & (\inst1|inst6|Selector28~2_combout\ & !\inst1|inst6|PC[10]~4_combout\))) ) ) ) # ( \inst1|inst6|PC_SAVED\(1) & ( !\inst1|inst6|PC_STACK[0][1]~q\ & ( 
-- (\inst1|inst6|PC[10]~0_combout\ & (!\inst1|inst6|PC[10]~3_combout\ & (!\inst1|inst6|Selector28~2_combout\ & !\inst1|inst6|PC[10]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC[10]~0_combout\,
	datab => \inst1|inst6|ALT_INV_PC[10]~3_combout\,
	datac => \inst1|inst6|ALT_INV_Selector28~2_combout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~4_combout\,
	datae => \inst1|inst6|ALT_INV_PC_SAVED\(1),
	dataf => \inst1|inst6|ALT_INV_PC_STACK[0][1]~q\,
	combout => \inst1|inst6|PC~9_combout\);

-- Location: LABCELL_X35_Y19_N6
\inst1|inst6|PC~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~10_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(1) & ( ((!\inst1|inst6|Selector28~2_combout\ & (\inst1|inst6|PC[10]~0_combout\ & !\inst1|inst6|PC[10]~3_combout\))) # (\inst1|inst6|Add1~5_sumout\) ) ) # ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(1) & ( (\inst1|inst6|Add1~5_sumout\ & (((!\inst1|inst6|PC[10]~0_combout\) # (\inst1|inst6|PC[10]~3_combout\)) # (\inst1|inst6|Selector28~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001111000011010000111100101111000011110010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_Selector28~2_combout\,
	datab => \inst1|inst6|ALT_INV_PC[10]~0_combout\,
	datac => \inst1|inst6|ALT_INV_Add1~5_sumout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~3_combout\,
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(1),
	combout => \inst1|inst6|PC~10_combout\);

-- Location: LABCELL_X35_Y19_N48
\inst1|inst6|PC~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~11_combout\ = ( \inst1|inst6|process_0~0_combout\ & ( !\inst1|inst6|INT_REQ_SYNC\(0) ) ) # ( !\inst1|inst6|process_0~0_combout\ & ( ((\inst1|inst6|PC~10_combout\ & !\inst1|inst6|PC~7_combout\)) # (\inst1|inst6|PC~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101010101011101110101010111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC~9_combout\,
	datab => \inst1|inst6|ALT_INV_PC~10_combout\,
	datac => \inst1|inst6|ALT_INV_INT_REQ_SYNC\(0),
	datad => \inst1|inst6|ALT_INV_PC~7_combout\,
	dataf => \inst1|inst6|ALT_INV_process_0~0_combout\,
	combout => \inst1|inst6|PC~11_combout\);

-- Location: FF_X35_Y19_N50
\inst1|inst6|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC~11_combout\,
	clrn => \inst1|inst12~0_combout\,
	ena => \inst1|inst6|STATE.CU_INSTR~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC\(1));

-- Location: LABCELL_X43_Y19_N6
\inst1|inst6|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add1~9_sumout\ = SUM(( \inst1|inst6|PC\(2) ) + ( GND ) + ( \inst1|inst6|Add1~6\ ))
-- \inst1|inst6|Add1~10\ = CARRY(( \inst1|inst6|PC\(2) ) + ( GND ) + ( \inst1|inst6|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC\(2),
	cin => \inst1|inst6|Add1~6\,
	sumout => \inst1|inst6|Add1~9_sumout\,
	cout => \inst1|inst6|Add1~10\);

-- Location: LABCELL_X43_Y19_N9
\inst1|inst6|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Add1~13_sumout\ = SUM(( \inst1|inst6|PC\(3) ) + ( GND ) + ( \inst1|inst6|Add1~10\ ))
-- \inst1|inst6|Add1~14\ = CARRY(( \inst1|inst6|PC\(3) ) + ( GND ) + ( \inst1|inst6|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC\(3),
	cin => \inst1|inst6|Add1~10\,
	sumout => \inst1|inst6|Add1~13_sumout\,
	cout => \inst1|inst6|Add1~14\);

-- Location: FF_X47_Y20_N35
\inst1|inst6|PC_STACK[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[0][4]~feeder_combout\,
	asdata => \inst1|inst6|Add1~17_sumout\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[0][4]~q\);

-- Location: FF_X39_Y20_N50
\inst1|inst6|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC~19_combout\,
	clrn => \inst1|inst12~0_combout\,
	ena => \inst1|inst6|STATE.CU_INSTR~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC\(4));

-- Location: MLABCELL_X39_Y20_N54
\inst1|inst6|PC_SAVED[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_SAVED[4]~feeder_combout\ = \inst1|inst6|PC\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC\(4),
	combout => \inst1|inst6|PC_SAVED[4]~feeder_combout\);

-- Location: FF_X39_Y20_N56
\inst1|inst6|PC_SAVED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_SAVED[4]~feeder_combout\,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_SAVED\(4));

-- Location: MLABCELL_X39_Y18_N0
\inst1|inst6|PC~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~18_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(4) & ( \inst1|inst6|Add1~17_sumout\ & ( ((!\inst1|inst6|PC[10]~0_combout\) # (\inst1|inst6|PC[10]~3_combout\)) # (\inst1|inst6|PC[10]~4_combout\) ) ) ) # ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(4) & ( \inst1|inst6|Add1~17_sumout\ & ( (!\inst1|inst6|PC[10]~0_combout\) # (((\inst1|inst6|PC[10]~4_combout\ & \inst1|inst6|Selector28~2_combout\)) # (\inst1|inst6|PC[10]~3_combout\)) ) ) ) # ( 
-- \inst1|inst6|MEMORY|auto_generated|q_a\(4) & ( !\inst1|inst6|Add1~17_sumout\ & ( (\inst1|inst6|PC[10]~4_combout\ & (!\inst1|inst6|Selector28~2_combout\ & (\inst1|inst6|PC[10]~0_combout\ & !\inst1|inst6|PC[10]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000011110001111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC[10]~4_combout\,
	datab => \inst1|inst6|ALT_INV_Selector28~2_combout\,
	datac => \inst1|inst6|ALT_INV_PC[10]~0_combout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~3_combout\,
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(4),
	dataf => \inst1|inst6|ALT_INV_Add1~17_sumout\,
	combout => \inst1|inst6|PC~18_combout\);

-- Location: MLABCELL_X39_Y20_N48
\inst1|inst6|PC~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~19_combout\ = ( \inst1|inst6|PC_SAVED\(4) & ( \inst1|inst6|PC~18_combout\ & ( !\inst1|inst6|process_0~0_combout\ ) ) ) # ( !\inst1|inst6|PC_SAVED\(4) & ( \inst1|inst6|PC~18_combout\ & ( !\inst1|inst6|process_0~0_combout\ ) ) ) # ( 
-- \inst1|inst6|PC_SAVED\(4) & ( !\inst1|inst6|PC~18_combout\ & ( (!\inst1|inst6|process_0~0_combout\ & (((\inst1|inst6|PC_STACK[0][4]~q\ & \inst1|inst6|PC[10]~12_combout\)) # (\inst1|inst6|PC~13_combout\))) ) ) ) # ( !\inst1|inst6|PC_SAVED\(4) & ( 
-- !\inst1|inst6|PC~18_combout\ & ( (\inst1|inst6|PC_STACK[0][4]~q\ & (!\inst1|inst6|process_0~0_combout\ & \inst1|inst6|PC[10]~12_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000011000100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[0][4]~q\,
	datab => \inst1|inst6|ALT_INV_process_0~0_combout\,
	datac => \inst1|inst6|ALT_INV_PC~13_combout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~12_combout\,
	datae => \inst1|inst6|ALT_INV_PC_SAVED\(4),
	dataf => \inst1|inst6|ALT_INV_PC~18_combout\,
	combout => \inst1|inst6|PC~19_combout\);

-- Location: FF_X39_Y20_N49
\inst1|inst6|PC[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC~19_combout\,
	clrn => \inst1|inst12~0_combout\,
	ena => \inst1|inst6|STATE.CU_INSTR~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC[4]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y21_N51
\inst1|inst6|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector6~0_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(4) & ( \inst1|inst6|IR\(4) & ( (\inst1|inst6|PC[4]~DUPLICATE_q\) # (\inst1|inst6|WideNor0~0_combout\) ) ) ) # ( !\inst1|inst6|MEMORY|auto_generated|q_a\(4) & ( 
-- \inst1|inst6|IR\(4) & ( (!\inst1|inst6|WideNor0~0_combout\ & ((\inst1|inst6|PC[4]~DUPLICATE_q\))) # (\inst1|inst6|WideNor0~0_combout\ & (\inst1|inst6|STATE.CU_STORE~q\)) ) ) ) # ( \inst1|inst6|MEMORY|auto_generated|q_a\(4) & ( !\inst1|inst6|IR\(4) & ( 
-- (!\inst1|inst6|WideNor0~0_combout\ & ((\inst1|inst6|PC[4]~DUPLICATE_q\))) # (\inst1|inst6|WideNor0~0_combout\ & (!\inst1|inst6|STATE.CU_STORE~q\)) ) ) ) # ( !\inst1|inst6|MEMORY|auto_generated|q_a\(4) & ( !\inst1|inst6|IR\(4) & ( 
-- (!\inst1|inst6|WideNor0~0_combout\ & \inst1|inst6|PC[4]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001000101110111000010001110111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_STORE~q\,
	datab => \inst1|inst6|ALT_INV_WideNor0~0_combout\,
	datad => \inst1|inst6|ALT_INV_PC[4]~DUPLICATE_q\,
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(4),
	dataf => \inst1|inst6|ALT_INV_IR\(4),
	combout => \inst1|inst6|Selector6~0_combout\);

-- Location: M10K_X38_Y21_N0
\inst1|inst6|MEMORY|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008421084200000000",
	mem_init2 => "00000000000000000000000000000000008421000000000000000000000000000000000000000000000000000000000000000000000000000004210840000000000000000000000000000000000000000000000000000084210842000000000000000000007C0007C0007C0007C0007C0007C0007C0007C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000116AE259A9972CD4CB94466844D0A1A86B10D435C290AF1389A1134226066A6044E13422530227086908AE2089AD608200022713422530225404D08950134226844A809A112A026",
	mem_init1 => "844E134226B85715C57106290944C089A8089C21DC490894C08981000111044115E2F5A16A13843B944C089A808AE24844A6044C0C4E26844D0BEE2B8AE0044E26844D632E209C4D089A180A0208A02088301044180AE208820045EA4B84D6298112C25134226044C0A04908AE2002290944D089814044E124226B04A6062D6B5A50886D0C5AD6B4A110DA18B5AD694221B4316B5AD28443684008A5B14B6301044115C57002335314C530313884D08981809A9089A11384D089C2B882208AE00022713422606021B121134221B8E9089A183843709A1424226B1AE13422709A1138571044115C119AA020882262A020882265E6A6299788AF3540411044C540",
	mem_init0 => "411044C18E100CD4C530610A022186228082208A02088228403181C2280822808220C4411045728A0128A01294A5294A5294A5294A5294A5294A5294A5294A52894D53202088303A0311342F089A17844D0BC22685E1889A11384D089C26844E1342271441136E2B99A2044E26844D0BC22089B715CCD144E26844D0C21080AE208AE2B9C4D089A18404115E271342268610840571045715CE26844D0C20208AF1389A113422685EE10C4CBC5076CEF19DE080CC3084202B988268602B9882684AC089814092C90AE56044C0A04990AF04B2504B2508093284EF6B5A070A26C08AE5141A1121684B25613425AC042BC21015E02B88579DE771364000005294A5",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "TrainSim5Code.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|SCOMP:inst6|altsyncram:MEMORY|altsyncram_k494:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 5,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|inst6|MW~q\,
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	portadatain => \inst1|inst6|MEMORY|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \inst1|inst6|MEMORY|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst6|MEMORY|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y19_N30
\inst1|inst6|PC[10]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC[10]~0_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(12) & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(13) & (!\inst1|inst6|MEMORY|auto_generated|q_a\(14) & ((!\inst1|inst6|MEMORY|auto_generated|q_a\(15)) # 
-- (!\inst1|inst6|MEMORY|auto_generated|q_a\(11))))) ) ) # ( !\inst1|inst6|MEMORY|auto_generated|q_a\(12) & ( (!\inst1|inst6|MEMORY|auto_generated|q_a\(14) & (!\inst1|inst6|MEMORY|auto_generated|q_a\(15) $ ((!\inst1|inst6|MEMORY|auto_generated|q_a\(13))))) # 
-- (\inst1|inst6|MEMORY|auto_generated|q_a\(14) & (!\inst1|inst6|MEMORY|auto_generated|q_a\(15) & (!\inst1|inst6|MEMORY|auto_generated|q_a\(13) & !\inst1|inst6|MEMORY|auto_generated|q_a\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100001100000011010000110000000110000001000000011000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	datab => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(13),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(14),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	combout => \inst1|inst6|PC[10]~0_combout\);

-- Location: MLABCELL_X39_Y18_N24
\inst1|inst6|PC~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~13_combout\ = (\inst1|inst6|PC[10]~0_combout\ & (!\inst1|inst6|Selector28~2_combout\ & (!\inst1|inst6|PC[10]~4_combout\ & !\inst1|inst6|PC[10]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC[10]~0_combout\,
	datab => \inst1|inst6|ALT_INV_Selector28~2_combout\,
	datac => \inst1|inst6|ALT_INV_PC[10]~4_combout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~3_combout\,
	combout => \inst1|inst6|PC~13_combout\);

-- Location: FF_X40_Y20_N34
\inst1|inst6|PC_SAVED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC\(3),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_SAVED\(3));

-- Location: MLABCELL_X39_Y18_N9
\inst1|inst6|PC~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~16_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(3) & ( \inst1|inst6|Add1~13_sumout\ & ( ((!\inst1|inst6|PC[10]~0_combout\) # (\inst1|inst6|PC[10]~3_combout\)) # (\inst1|inst6|PC[10]~4_combout\) ) ) ) # ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(3) & ( \inst1|inst6|Add1~13_sumout\ & ( ((!\inst1|inst6|PC[10]~0_combout\) # ((\inst1|inst6|PC[10]~4_combout\ & \inst1|inst6|Selector28~2_combout\))) # (\inst1|inst6|PC[10]~3_combout\) ) ) ) # ( 
-- \inst1|inst6|MEMORY|auto_generated|q_a\(3) & ( !\inst1|inst6|Add1~13_sumout\ & ( (\inst1|inst6|PC[10]~4_combout\ & (!\inst1|inst6|Selector28~2_combout\ & (!\inst1|inst6|PC[10]~3_combout\ & \inst1|inst6|PC[10]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000011111111000111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC[10]~4_combout\,
	datab => \inst1|inst6|ALT_INV_Selector28~2_combout\,
	datac => \inst1|inst6|ALT_INV_PC[10]~3_combout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~0_combout\,
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(3),
	dataf => \inst1|inst6|ALT_INV_Add1~13_sumout\,
	combout => \inst1|inst6|PC~16_combout\);

-- Location: LABCELL_X37_Y22_N21
\inst1|inst6|PC_STACK[15][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[15][3]~feeder_combout\ = \inst1|inst6|PC_STACK[14][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[14][3]~q\,
	combout => \inst1|inst6|PC_STACK[15][3]~feeder_combout\);

-- Location: FF_X37_Y22_N23
\inst1|inst6|PC_STACK[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[15][3]~feeder_combout\,
	ena => \inst1|inst6|PC_STACK[15][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[15][3]~q\);

-- Location: LABCELL_X37_Y22_N12
\inst1|inst6|PC_STACK[14][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[14][3]~feeder_combout\ = \inst1|inst6|PC_STACK[15][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[15][3]~q\,
	combout => \inst1|inst6|PC_STACK[14][3]~feeder_combout\);

-- Location: FF_X37_Y22_N14
\inst1|inst6|PC_STACK[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[14][3]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[13][3]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[14][3]~q\);

-- Location: LABCELL_X37_Y22_N15
\inst1|inst6|PC_STACK[13][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[13][3]~feeder_combout\ = \inst1|inst6|PC_STACK[14][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[14][3]~q\,
	combout => \inst1|inst6|PC_STACK[13][3]~feeder_combout\);

-- Location: FF_X37_Y22_N17
\inst1|inst6|PC_STACK[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[13][3]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[12][3]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[13][3]~q\);

-- Location: LABCELL_X37_Y22_N0
\inst1|inst6|PC_STACK[12][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[12][3]~feeder_combout\ = \inst1|inst6|PC_STACK[13][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[13][3]~q\,
	combout => \inst1|inst6|PC_STACK[12][3]~feeder_combout\);

-- Location: FF_X37_Y22_N2
\inst1|inst6|PC_STACK[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[12][3]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[11][3]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[12][3]~q\);

-- Location: LABCELL_X37_Y22_N3
\inst1|inst6|PC_STACK[11][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[11][3]~feeder_combout\ = \inst1|inst6|PC_STACK[12][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[12][3]~q\,
	combout => \inst1|inst6|PC_STACK[11][3]~feeder_combout\);

-- Location: FF_X37_Y22_N5
\inst1|inst6|PC_STACK[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[11][3]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[10][3]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[11][3]~q\);

-- Location: LABCELL_X37_Y22_N24
\inst1|inst6|PC_STACK[10][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[10][3]~feeder_combout\ = \inst1|inst6|PC_STACK[11][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[11][3]~q\,
	combout => \inst1|inst6|PC_STACK[10][3]~feeder_combout\);

-- Location: FF_X37_Y22_N26
\inst1|inst6|PC_STACK[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[10][3]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[9][3]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[10][3]~q\);

-- Location: LABCELL_X40_Y18_N39
\inst1|inst6|PC_STACK[9][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[9][3]~feeder_combout\ = ( \inst1|inst6|PC_STACK[10][3]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|inst6|ALT_INV_PC_STACK[10][3]~q\,
	combout => \inst1|inst6|PC_STACK[9][3]~feeder_combout\);

-- Location: FF_X40_Y18_N41
\inst1|inst6|PC_STACK[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[9][3]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[8][3]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[9][3]~q\);

-- Location: LABCELL_X40_Y18_N36
\inst1|inst6|PC_STACK[8][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[8][3]~feeder_combout\ = \inst1|inst6|PC_STACK[9][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[9][3]~q\,
	combout => \inst1|inst6|PC_STACK[8][3]~feeder_combout\);

-- Location: FF_X40_Y18_N38
\inst1|inst6|PC_STACK[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[8][3]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[7][3]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[8][3]~q\);

-- Location: LABCELL_X40_Y18_N3
\inst1|inst6|PC_STACK[7][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[7][3]~feeder_combout\ = \inst1|inst6|PC_STACK[8][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[8][3]~q\,
	combout => \inst1|inst6|PC_STACK[7][3]~feeder_combout\);

-- Location: FF_X40_Y18_N5
\inst1|inst6|PC_STACK[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[7][3]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[6][3]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[7][3]~q\);

-- Location: LABCELL_X40_Y18_N0
\inst1|inst6|PC_STACK[6][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[6][3]~feeder_combout\ = \inst1|inst6|PC_STACK[7][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[7][3]~q\,
	combout => \inst1|inst6|PC_STACK[6][3]~feeder_combout\);

-- Location: FF_X40_Y18_N2
\inst1|inst6|PC_STACK[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[6][3]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[5][3]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[6][3]~q\);

-- Location: LABCELL_X40_Y18_N27
\inst1|inst6|PC_STACK[5][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[5][3]~feeder_combout\ = \inst1|inst6|PC_STACK[6][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[6][3]~q\,
	combout => \inst1|inst6|PC_STACK[5][3]~feeder_combout\);

-- Location: FF_X40_Y18_N29
\inst1|inst6|PC_STACK[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[5][3]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[4][3]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[5][3]~q\);

-- Location: LABCELL_X40_Y18_N24
\inst1|inst6|PC_STACK[4][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[4][3]~feeder_combout\ = \inst1|inst6|PC_STACK[5][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[5][3]~q\,
	combout => \inst1|inst6|PC_STACK[4][3]~feeder_combout\);

-- Location: FF_X40_Y18_N26
\inst1|inst6|PC_STACK[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[4][3]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[3][3]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[4][3]~q\);

-- Location: LABCELL_X40_Y18_N48
\inst1|inst6|PC_STACK[3][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[3][3]~feeder_combout\ = \inst1|inst6|PC_STACK[4][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[4][3]~q\,
	combout => \inst1|inst6|PC_STACK[3][3]~feeder_combout\);

-- Location: FF_X40_Y18_N50
\inst1|inst6|PC_STACK[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[3][3]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[2][3]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[3][3]~q\);

-- Location: LABCELL_X40_Y18_N51
\inst1|inst6|PC_STACK[2][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[2][3]~feeder_combout\ = \inst1|inst6|PC_STACK[3][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[3][3]~q\,
	combout => \inst1|inst6|PC_STACK[2][3]~feeder_combout\);

-- Location: FF_X40_Y18_N53
\inst1|inst6|PC_STACK[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[2][3]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[1][3]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[2][3]~q\);

-- Location: LABCELL_X40_Y18_N15
\inst1|inst6|PC_STACK[1][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[1][3]~feeder_combout\ = \inst1|inst6|PC_STACK[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[2][3]~q\,
	combout => \inst1|inst6|PC_STACK[1][3]~feeder_combout\);

-- Location: FF_X40_Y18_N17
\inst1|inst6|PC_STACK[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[1][3]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[0][3]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[1][3]~q\);

-- Location: MLABCELL_X47_Y20_N36
\inst1|inst6|PC_STACK[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[0][3]~feeder_combout\ = ( \inst1|inst6|PC_STACK[1][3]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|inst6|ALT_INV_PC_STACK[1][3]~q\,
	combout => \inst1|inst6|PC_STACK[0][3]~feeder_combout\);

-- Location: FF_X47_Y20_N38
\inst1|inst6|PC_STACK[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[0][3]~feeder_combout\,
	asdata => \inst1|inst6|Add1~13_sumout\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[0][3]~q\);

-- Location: MLABCELL_X39_Y20_N6
\inst1|inst6|PC~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~17_combout\ = ( \inst1|inst6|PC~16_combout\ & ( \inst1|inst6|PC_STACK[0][3]~q\ & ( !\inst1|inst6|process_0~0_combout\ ) ) ) # ( !\inst1|inst6|PC~16_combout\ & ( \inst1|inst6|PC_STACK[0][3]~q\ & ( (!\inst1|inst6|process_0~0_combout\ & 
-- (((\inst1|inst6|PC~13_combout\ & \inst1|inst6|PC_SAVED\(3))) # (\inst1|inst6|PC[10]~12_combout\))) ) ) ) # ( \inst1|inst6|PC~16_combout\ & ( !\inst1|inst6|PC_STACK[0][3]~q\ & ( !\inst1|inst6|process_0~0_combout\ ) ) ) # ( !\inst1|inst6|PC~16_combout\ & ( 
-- !\inst1|inst6|PC_STACK[0][3]~q\ & ( (\inst1|inst6|PC~13_combout\ & (!\inst1|inst6|process_0~0_combout\ & \inst1|inst6|PC_SAVED\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000111100001111000000110000011100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC~13_combout\,
	datab => \inst1|inst6|ALT_INV_PC[10]~12_combout\,
	datac => \inst1|inst6|ALT_INV_process_0~0_combout\,
	datad => \inst1|inst6|ALT_INV_PC_SAVED\(3),
	datae => \inst1|inst6|ALT_INV_PC~16_combout\,
	dataf => \inst1|inst6|ALT_INV_PC_STACK[0][3]~q\,
	combout => \inst1|inst6|PC~17_combout\);

-- Location: FF_X39_Y20_N7
\inst1|inst6|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC~17_combout\,
	clrn => \inst1|inst12~0_combout\,
	ena => \inst1|inst6|STATE.CU_INSTR~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC\(3));

-- Location: LABCELL_X42_Y20_N18
\inst1|inst6|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector7~0_combout\ = ( \inst1|inst6|WideNor0~0_combout\ & ( \inst1|inst6|IR\(3) & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(3)) # (\inst1|inst6|STATE.CU_STORE~q\) ) ) ) # ( !\inst1|inst6|WideNor0~0_combout\ & ( \inst1|inst6|IR\(3) & ( 
-- \inst1|inst6|PC\(3) ) ) ) # ( \inst1|inst6|WideNor0~0_combout\ & ( !\inst1|inst6|IR\(3) & ( (!\inst1|inst6|STATE.CU_STORE~q\ & \inst1|inst6|MEMORY|auto_generated|q_a\(3)) ) ) ) # ( !\inst1|inst6|WideNor0~0_combout\ & ( !\inst1|inst6|IR\(3) & ( 
-- \inst1|inst6|PC\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111000000110011001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC\(3),
	datac => \inst1|inst6|ALT_INV_STATE.CU_STORE~q\,
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(3),
	datae => \inst1|inst6|ALT_INV_WideNor0~0_combout\,
	dataf => \inst1|inst6|ALT_INV_IR\(3),
	combout => \inst1|inst6|Selector7~0_combout\);

-- Location: LABCELL_X35_Y19_N39
\inst1|inst6|STATE~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|STATE~12_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(14) & ( (!\inst1|inst6|MEMORY|auto_generated|q_a\(15) & (\inst1|inst6|MEMORY|auto_generated|q_a\(12) & (\inst1|inst6|AC[9]~4_combout\ & \inst1|inst6|STATE.CU_INSTR~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	datab => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	datac => \inst1|inst6|ALT_INV_AC[9]~4_combout\,
	datad => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(14),
	combout => \inst1|inst6|STATE~12_combout\);

-- Location: LABCELL_X37_Y19_N15
\inst1|inst6|STATE~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|STATE~13_combout\ = ( \inst1|inst6|STATE~12_combout\ & ( !\inst1|inst6|MEMORY|auto_generated|q_a\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	datae => \inst1|inst6|ALT_INV_STATE~12_combout\,
	combout => \inst1|inst6|STATE~13_combout\);

-- Location: FF_X37_Y19_N17
\inst1|inst6|STATE.CU_ILOAD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|STATE~13_combout\,
	clrn => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|STATE.CU_ILOAD~q\);

-- Location: LABCELL_X36_Y19_N6
\inst1|inst6|Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector30~0_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(15) & ( ((!\inst1|inst6|STATE.CU_ILOAD~q\ & (!\inst1|inst6|STATE.CU_ISTORE~q\ & \inst1|inst6|IR\(15)))) # (\inst1|inst6|STATE.CU_INSTR~q\) ) ) # ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(15) & ( (!\inst1|inst6|STATE.CU_ILOAD~q\ & (!\inst1|inst6|STATE.CU_INSTR~q\ & (!\inst1|inst6|STATE.CU_ISTORE~q\ & \inst1|inst6|IR\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000110011101100110011001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_ILOAD~q\,
	datab => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datac => \inst1|inst6|ALT_INV_STATE.CU_ISTORE~q\,
	datad => \inst1|inst6|ALT_INV_IR\(15),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	combout => \inst1|inst6|Selector30~0_combout\);

-- Location: FF_X36_Y19_N8
\inst1|inst6|IR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector30~0_combout\,
	ena => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IR\(15));

-- Location: LABCELL_X43_Y18_N42
\inst1|inst6|IIE[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|IIE[1]~0_combout\ = ( \inst1|inst6|IR\(13) & ( (!\inst1|inst6|IR\(14) & (\inst1|inst6|IR\(15) & (\inst1|inst6|STATE.CU_DATA~DUPLICATE_q\ & !\inst1|inst6|IR\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(14),
	datab => \inst1|inst6|ALT_INV_IR\(15),
	datac => \inst1|inst6|ALT_INV_STATE.CU_DATA~DUPLICATE_q\,
	datad => \inst1|inst6|ALT_INV_IR\(12),
	dataf => \inst1|inst6|ALT_INV_IR\(13),
	combout => \inst1|inst6|IIE[1]~0_combout\);

-- Location: LABCELL_X37_Y19_N30
\inst1|inst6|IIE[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|IIE[1]~1_combout\ = ( \inst1|inst6|IIE\(1) & ( \inst1|inst6|IR\(11) ) ) # ( !\inst1|inst6|IIE\(1) & ( \inst1|inst6|IR\(11) & ( (\inst1|inst6|IR\(1) & \inst1|inst6|IIE[1]~0_combout\) ) ) ) # ( \inst1|inst6|IIE\(1) & ( !\inst1|inst6|IR\(11) & ( 
-- (!\inst1|inst6|IR\(1)) # (!\inst1|inst6|IIE[1]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_IR\(1),
	datad => \inst1|inst6|ALT_INV_IIE[1]~0_combout\,
	datae => \inst1|inst6|ALT_INV_IIE\(1),
	dataf => \inst1|inst6|ALT_INV_IR\(11),
	combout => \inst1|inst6|IIE[1]~1_combout\);

-- Location: FF_X37_Y19_N32
\inst1|inst6|IIE[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|IIE[1]~1_combout\,
	clrn => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IIE\(1));

-- Location: LABCELL_X36_Y19_N30
\inst1|inst6|INT_REQ[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|INT_REQ[1]~0_combout\ = ( \inst1|inst6|IIE\(1) & ( (!\inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0)) # ((!\KEY[0]~input_o\) # (\inst1|inst6|INT_ACK\(1))) ) ) # ( !\inst1|inst6|IIE\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111101110111111111110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst1|trainpll_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	datab => \ALT_INV_KEY[0]~input_o\,
	datad => \inst1|inst6|ALT_INV_INT_ACK\(1),
	dataf => \inst1|inst6|ALT_INV_IIE\(1),
	combout => \inst1|inst6|INT_REQ[1]~0_combout\);

-- Location: FF_X35_Y19_N55
\inst1|inst6|INT_REQ[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst|ALT_INV_vert_sync_out~q\,
	d => \inst1|inst6|INT_REQ[1]~feeder_combout\,
	clrn => \inst1|inst6|ALT_INV_INT_REQ[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|INT_REQ\(1));

-- Location: FF_X35_Y19_N47
\inst1|inst6|INT_REQ_SYNC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|INT_REQ\(1),
	clrn => \inst1|inst12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|INT_REQ_SYNC\(1));

-- Location: LABCELL_X35_Y19_N42
\inst1|inst6|STATE~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|STATE~16_combout\ = ( \inst1|inst6|INT_REQ_SYNC\(0) & ( !\inst1|inst6|MEMORY|auto_generated|q_a\(13) & ( (\inst1|inst6|STATE.CU_INSTR~q\ & (!\inst1|inst6|MEMORY|auto_generated|q_a\(14) & \inst1|inst6|GIE~q\)) ) ) ) # ( 
-- !\inst1|inst6|INT_REQ_SYNC\(0) & ( !\inst1|inst6|MEMORY|auto_generated|q_a\(13) & ( (\inst1|inst6|STATE.CU_INSTR~q\ & (!\inst1|inst6|MEMORY|auto_generated|q_a\(14) & ((!\inst1|inst6|INT_REQ_SYNC\(1)) # (\inst1|inst6|GIE~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datab => \inst1|inst6|ALT_INV_INT_REQ_SYNC\(1),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(14),
	datad => \inst1|inst6|ALT_INV_GIE~q\,
	datae => \inst1|inst6|ALT_INV_INT_REQ_SYNC\(0),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(13),
	combout => \inst1|inst6|STATE~16_combout\);

-- Location: LABCELL_X36_Y19_N48
\inst1|inst6|PC_STACK[15][0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[15][0]~1_combout\ = ( !\inst1|inst6|MEMORY|auto_generated|q_a\(12) & ( \inst1|inst6|MEMORY|auto_generated|q_a\(15) & ( (\inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0) & (\inst1|inst6|STATE~16_combout\ & 
-- (!\inst1|inst6|MEMORY|auto_generated|q_a\(11) & \KEY[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst1|trainpll_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	datab => \inst1|inst6|ALT_INV_STATE~16_combout\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	combout => \inst1|inst6|PC_STACK[15][0]~1_combout\);

-- Location: FF_X37_Y22_N20
\inst1|inst6|PC_STACK[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC_STACK[14][2]~q\,
	sload => VCC,
	ena => \inst1|inst6|PC_STACK[15][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[15][2]~q\);

-- Location: LABCELL_X37_Y22_N6
\inst1|inst6|PC_STACK[14][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[14][2]~feeder_combout\ = \inst1|inst6|PC_STACK[15][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[15][2]~q\,
	combout => \inst1|inst6|PC_STACK[14][2]~feeder_combout\);

-- Location: FF_X37_Y22_N8
\inst1|inst6|PC_STACK[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[14][2]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[13][2]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[14][2]~q\);

-- Location: LABCELL_X37_Y22_N9
\inst1|inst6|PC_STACK[13][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[13][2]~feeder_combout\ = \inst1|inst6|PC_STACK[14][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[14][2]~q\,
	combout => \inst1|inst6|PC_STACK[13][2]~feeder_combout\);

-- Location: FF_X37_Y22_N11
\inst1|inst6|PC_STACK[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[13][2]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[12][2]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[13][2]~q\);

-- Location: LABCELL_X37_Y22_N42
\inst1|inst6|PC_STACK[12][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[12][2]~feeder_combout\ = \inst1|inst6|PC_STACK[13][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[13][2]~q\,
	combout => \inst1|inst6|PC_STACK[12][2]~feeder_combout\);

-- Location: FF_X37_Y22_N44
\inst1|inst6|PC_STACK[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[12][2]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[11][2]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[12][2]~q\);

-- Location: LABCELL_X37_Y22_N45
\inst1|inst6|PC_STACK[11][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[11][2]~feeder_combout\ = \inst1|inst6|PC_STACK[12][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[12][2]~q\,
	combout => \inst1|inst6|PC_STACK[11][2]~feeder_combout\);

-- Location: FF_X37_Y22_N47
\inst1|inst6|PC_STACK[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[11][2]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[10][2]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[11][2]~q\);

-- Location: LABCELL_X37_Y22_N30
\inst1|inst6|PC_STACK[10][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[10][2]~feeder_combout\ = \inst1|inst6|PC_STACK[11][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[11][2]~q\,
	combout => \inst1|inst6|PC_STACK[10][2]~feeder_combout\);

-- Location: FF_X37_Y22_N32
\inst1|inst6|PC_STACK[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[10][2]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[9][2]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[10][2]~q\);

-- Location: LABCELL_X37_Y22_N33
\inst1|inst6|PC_STACK[9][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[9][2]~feeder_combout\ = \inst1|inst6|PC_STACK[10][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[10][2]~q\,
	combout => \inst1|inst6|PC_STACK[9][2]~feeder_combout\);

-- Location: FF_X37_Y22_N35
\inst1|inst6|PC_STACK[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[9][2]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[8][2]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[9][2]~q\);

-- Location: LABCELL_X37_Y22_N36
\inst1|inst6|PC_STACK[8][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[8][2]~feeder_combout\ = \inst1|inst6|PC_STACK[9][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[9][2]~q\,
	combout => \inst1|inst6|PC_STACK[8][2]~feeder_combout\);

-- Location: FF_X37_Y22_N38
\inst1|inst6|PC_STACK[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[8][2]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[7][2]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[8][2]~q\);

-- Location: LABCELL_X37_Y22_N39
\inst1|inst6|PC_STACK[7][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[7][2]~feeder_combout\ = \inst1|inst6|PC_STACK[8][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[8][2]~q\,
	combout => \inst1|inst6|PC_STACK[7][2]~feeder_combout\);

-- Location: FF_X37_Y22_N41
\inst1|inst6|PC_STACK[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[7][2]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[6][2]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[7][2]~q\);

-- Location: LABCELL_X37_Y22_N54
\inst1|inst6|PC_STACK[6][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[6][2]~feeder_combout\ = \inst1|inst6|PC_STACK[7][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[7][2]~q\,
	combout => \inst1|inst6|PC_STACK[6][2]~feeder_combout\);

-- Location: FF_X37_Y22_N56
\inst1|inst6|PC_STACK[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[6][2]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[5][2]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[6][2]~q\);

-- Location: LABCELL_X37_Y22_N57
\inst1|inst6|PC_STACK[5][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[5][2]~feeder_combout\ = \inst1|inst6|PC_STACK[6][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC_STACK[6][2]~q\,
	combout => \inst1|inst6|PC_STACK[5][2]~feeder_combout\);

-- Location: FF_X37_Y22_N59
\inst1|inst6|PC_STACK[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[5][2]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[4][2]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[5][2]~q\);

-- Location: MLABCELL_X39_Y18_N30
\inst1|inst6|PC_STACK[4][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[4][2]~feeder_combout\ = \inst1|inst6|PC_STACK[5][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_PC_STACK[5][2]~q\,
	combout => \inst1|inst6|PC_STACK[4][2]~feeder_combout\);

-- Location: FF_X39_Y18_N32
\inst1|inst6|PC_STACK[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[4][2]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[3][2]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[4][2]~q\);

-- Location: MLABCELL_X39_Y18_N57
\inst1|inst6|PC_STACK[3][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[3][2]~feeder_combout\ = \inst1|inst6|PC_STACK[4][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[4][2]~q\,
	combout => \inst1|inst6|PC_STACK[3][2]~feeder_combout\);

-- Location: FF_X39_Y18_N59
\inst1|inst6|PC_STACK[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[3][2]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[2][2]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[3][2]~q\);

-- Location: MLABCELL_X39_Y18_N33
\inst1|inst6|PC_STACK[2][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[2][2]~feeder_combout\ = \inst1|inst6|PC_STACK[3][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[3][2]~q\,
	combout => \inst1|inst6|PC_STACK[2][2]~feeder_combout\);

-- Location: FF_X39_Y18_N35
\inst1|inst6|PC_STACK[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[2][2]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[1][2]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[2][2]~q\);

-- Location: MLABCELL_X39_Y18_N12
\inst1|inst6|PC_STACK[1][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[1][2]~feeder_combout\ = \inst1|inst6|PC_STACK[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[2][2]~q\,
	combout => \inst1|inst6|PC_STACK[1][2]~feeder_combout\);

-- Location: FF_X39_Y18_N14
\inst1|inst6|PC_STACK[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[1][2]~feeder_combout\,
	asdata => \inst1|inst6|PC_STACK[0][2]~q\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[1][2]~q\);

-- Location: MLABCELL_X39_Y18_N27
\inst1|inst6|PC_STACK[0][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC_STACK[0][2]~feeder_combout\ = \inst1|inst6|PC_STACK[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_PC_STACK[1][2]~q\,
	combout => \inst1|inst6|PC_STACK[0][2]~feeder_combout\);

-- Location: FF_X39_Y18_N29
\inst1|inst6|PC_STACK[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC_STACK[0][2]~feeder_combout\,
	asdata => \inst1|inst6|Add1~9_sumout\,
	sload => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	ena => \inst1|inst6|PC_STACK[15][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_STACK[0][2]~q\);

-- Location: MLABCELL_X39_Y18_N6
\inst1|inst6|PC~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~14_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(2) & ( \inst1|inst6|Add1~9_sumout\ & ( ((!\inst1|inst6|PC[10]~0_combout\) # (\inst1|inst6|PC[10]~3_combout\)) # (\inst1|inst6|PC[10]~4_combout\) ) ) ) # ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(2) & ( \inst1|inst6|Add1~9_sumout\ & ( (!\inst1|inst6|PC[10]~0_combout\) # (((\inst1|inst6|PC[10]~4_combout\ & \inst1|inst6|Selector28~2_combout\)) # (\inst1|inst6|PC[10]~3_combout\)) ) ) ) # ( 
-- \inst1|inst6|MEMORY|auto_generated|q_a\(2) & ( !\inst1|inst6|Add1~9_sumout\ & ( (\inst1|inst6|PC[10]~4_combout\ & (!\inst1|inst6|Selector28~2_combout\ & (\inst1|inst6|PC[10]~0_combout\ & !\inst1|inst6|PC[10]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000011110001111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC[10]~4_combout\,
	datab => \inst1|inst6|ALT_INV_Selector28~2_combout\,
	datac => \inst1|inst6|ALT_INV_PC[10]~0_combout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~3_combout\,
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(2),
	dataf => \inst1|inst6|ALT_INV_Add1~9_sumout\,
	combout => \inst1|inst6|PC~14_combout\);

-- Location: FF_X40_Y20_N40
\inst1|inst6|PC_SAVED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|PC\(2),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC_SAVED\(2));

-- Location: MLABCELL_X39_Y20_N0
\inst1|inst6|PC~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|PC~15_combout\ = ( \inst1|inst6|PC~13_combout\ & ( \inst1|inst6|PC_SAVED\(2) & ( !\inst1|inst6|process_0~0_combout\ ) ) ) # ( !\inst1|inst6|PC~13_combout\ & ( \inst1|inst6|PC_SAVED\(2) & ( (!\inst1|inst6|process_0~0_combout\ & 
-- (((\inst1|inst6|PC_STACK[0][2]~q\ & \inst1|inst6|PC[10]~12_combout\)) # (\inst1|inst6|PC~14_combout\))) ) ) ) # ( \inst1|inst6|PC~13_combout\ & ( !\inst1|inst6|PC_SAVED\(2) & ( (!\inst1|inst6|process_0~0_combout\ & (((\inst1|inst6|PC_STACK[0][2]~q\ & 
-- \inst1|inst6|PC[10]~12_combout\)) # (\inst1|inst6|PC~14_combout\))) ) ) ) # ( !\inst1|inst6|PC~13_combout\ & ( !\inst1|inst6|PC_SAVED\(2) & ( (!\inst1|inst6|process_0~0_combout\ & (((\inst1|inst6|PC_STACK[0][2]~q\ & \inst1|inst6|PC[10]~12_combout\)) # 
-- (\inst1|inst6|PC~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000101010000010100010101000001010001010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_process_0~0_combout\,
	datab => \inst1|inst6|ALT_INV_PC_STACK[0][2]~q\,
	datac => \inst1|inst6|ALT_INV_PC~14_combout\,
	datad => \inst1|inst6|ALT_INV_PC[10]~12_combout\,
	datae => \inst1|inst6|ALT_INV_PC~13_combout\,
	dataf => \inst1|inst6|ALT_INV_PC_SAVED\(2),
	combout => \inst1|inst6|PC~15_combout\);

-- Location: FF_X39_Y20_N1
\inst1|inst6|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|PC~15_combout\,
	clrn => \inst1|inst12~0_combout\,
	ena => \inst1|inst6|STATE.CU_INSTR~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|PC\(2));

-- Location: LABCELL_X43_Y21_N30
\inst1|inst6|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector8~0_combout\ = ( \inst1|inst6|STATE.CU_STORE~q\ & ( \inst1|inst6|MEMORY|auto_generated|q_a\(2) & ( (!\inst1|inst6|WideNor0~0_combout\ & (\inst1|inst6|PC\(2))) # (\inst1|inst6|WideNor0~0_combout\ & ((\inst1|inst6|IR\(2)))) ) ) ) # ( 
-- !\inst1|inst6|STATE.CU_STORE~q\ & ( \inst1|inst6|MEMORY|auto_generated|q_a\(2) & ( (\inst1|inst6|WideNor0~0_combout\) # (\inst1|inst6|PC\(2)) ) ) ) # ( \inst1|inst6|STATE.CU_STORE~q\ & ( !\inst1|inst6|MEMORY|auto_generated|q_a\(2) & ( 
-- (!\inst1|inst6|WideNor0~0_combout\ & (\inst1|inst6|PC\(2))) # (\inst1|inst6|WideNor0~0_combout\ & ((\inst1|inst6|IR\(2)))) ) ) ) # ( !\inst1|inst6|STATE.CU_STORE~q\ & ( !\inst1|inst6|MEMORY|auto_generated|q_a\(2) & ( (\inst1|inst6|PC\(2) & 
-- !\inst1|inst6|WideNor0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010011001101010101111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_PC\(2),
	datab => \inst1|inst6|ALT_INV_IR\(2),
	datad => \inst1|inst6|ALT_INV_WideNor0~0_combout\,
	datae => \inst1|inst6|ALT_INV_STATE.CU_STORE~q\,
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(2),
	combout => \inst1|inst6|Selector8~0_combout\);

-- Location: MLABCELL_X39_Y19_N15
\inst1|inst6|Selector27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector27~0_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(13) & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(11) & (!\inst1|inst6|MEMORY|auto_generated|q_a\(12) & !\inst1|inst6|MEMORY|auto_generated|q_a\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	datab => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(13),
	combout => \inst1|inst6|Selector27~0_combout\);

-- Location: MLABCELL_X39_Y19_N48
\inst1|inst6|Selector27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector27~1_combout\ = ( \inst1|inst6|STATE.CU_INSTR~q\ & ( \inst1|inst6|Selector27~0_combout\ & ( (!\inst1|inst6|STATE.RESET_PC~q\) # (((!\inst1|inst6|process_0~0_combout\ & !\inst1|inst6|MEMORY|auto_generated|q_a\(14))) # 
-- (\inst1|inst6|STATE.CU_DATA~q\)) ) ) ) # ( !\inst1|inst6|STATE.CU_INSTR~q\ & ( \inst1|inst6|Selector27~0_combout\ & ( (!\inst1|inst6|STATE.RESET_PC~q\) # (\inst1|inst6|STATE.CU_DATA~q\) ) ) ) # ( \inst1|inst6|STATE.CU_INSTR~q\ & ( 
-- !\inst1|inst6|Selector27~0_combout\ & ( (!\inst1|inst6|STATE.RESET_PC~q\) # (\inst1|inst6|STATE.CU_DATA~q\) ) ) ) # ( !\inst1|inst6|STATE.CU_INSTR~q\ & ( !\inst1|inst6|Selector27~0_combout\ & ( (!\inst1|inst6|STATE.RESET_PC~q\) # 
-- (\inst1|inst6|STATE.CU_DATA~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111110101010111111111110101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.RESET_PC~q\,
	datab => \inst1|inst6|ALT_INV_process_0~0_combout\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(14),
	datad => \inst1|inst6|ALT_INV_STATE.CU_DATA~q\,
	datae => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	dataf => \inst1|inst6|ALT_INV_Selector27~0_combout\,
	combout => \inst1|inst6|Selector27~1_combout\);

-- Location: FF_X39_Y19_N50
\inst1|inst6|STATE.CU_INSTR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector27~1_combout\,
	clrn => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|STATE.CU_INSTR~q\);

-- Location: LABCELL_X36_Y19_N36
\inst1|inst6|INT_ACK[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|INT_ACK[0]~1_combout\ = ( \inst1|inst6|INT_ACK\(0) & ( \inst1|inst6|GIE~q\ & ( (!\inst1|inst6|STATE.CU_INSTR~q\) # ((!\inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0)) # (!\KEY[0]~input_o\)) ) ) ) # ( \inst1|inst6|INT_ACK\(0) & ( 
-- !\inst1|inst6|GIE~q\ & ( ((!\inst1|inst6|STATE.CU_INSTR~q\) # ((!\inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0)) # (!\KEY[0]~input_o\))) # (\inst1|inst6|INT_REQ_SYNC\(0)) ) ) ) # ( !\inst1|inst6|INT_ACK\(0) & ( !\inst1|inst6|GIE~q\ & ( 
-- (\inst1|inst6|INT_REQ_SYNC\(0) & (\inst1|inst6|STATE.CU_INSTR~q\ & (\inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0) & \KEY[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111110100000000000000001111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_INT_REQ_SYNC\(0),
	datab => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datac => \inst1|inst1|trainpll_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \inst1|inst6|ALT_INV_INT_ACK\(0),
	dataf => \inst1|inst6|ALT_INV_GIE~q\,
	combout => \inst1|inst6|INT_ACK[0]~1_combout\);

-- Location: FF_X36_Y19_N38
\inst1|inst6|INT_ACK[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|INT_ACK[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|INT_ACK\(0));

-- Location: LABCELL_X37_Y19_N45
\inst1|inst6|IIE[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|IIE[0]~2_combout\ = ( \inst1|inst6|IIE\(0) & ( \inst1|inst6|IR\(11) ) ) # ( !\inst1|inst6|IIE\(0) & ( \inst1|inst6|IR\(11) & ( (\inst1|inst6|IR\(0) & \inst1|inst6|IIE[1]~0_combout\) ) ) ) # ( \inst1|inst6|IIE\(0) & ( !\inst1|inst6|IR\(11) & ( 
-- (!\inst1|inst6|IR\(0)) # (!\inst1|inst6|IIE[1]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(0),
	datac => \inst1|inst6|ALT_INV_IIE[1]~0_combout\,
	datae => \inst1|inst6|ALT_INV_IIE\(0),
	dataf => \inst1|inst6|ALT_INV_IR\(11),
	combout => \inst1|inst6|IIE[0]~2_combout\);

-- Location: FF_X37_Y19_N47
\inst1|inst6|IIE[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|IIE[0]~2_combout\,
	clrn => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IIE\(0));

-- Location: LABCELL_X36_Y19_N45
\inst1|inst6|INT_REQ[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|INT_REQ[0]~1_combout\ = ( \inst1|inst6|IIE\(0) & ( (!\inst1|inst1|trainpll_inst|altera_pll_i|locked_wire\(0)) # ((!\KEY[0]~input_o\) # (\inst1|inst6|INT_ACK\(0))) ) ) # ( !\inst1|inst6|IIE\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111101110111111111110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst1|trainpll_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	datab => \ALT_INV_KEY[0]~input_o\,
	datad => \inst1|inst6|ALT_INV_INT_ACK\(0),
	dataf => \inst1|inst6|ALT_INV_IIE\(0),
	combout => \inst1|inst6|INT_REQ[0]~1_combout\);

-- Location: FF_X36_Y19_N20
\inst1|inst6|INT_REQ[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst|row_end~q\,
	d => \inst1|inst6|INT_REQ[0]~feeder_combout\,
	clrn => \inst1|inst6|ALT_INV_INT_REQ[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|INT_REQ\(0));

-- Location: FF_X35_Y19_N29
\inst1|inst6|INT_REQ_SYNC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|INT_REQ\(0),
	clrn => \inst1|inst12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|INT_REQ_SYNC\(0));

-- Location: LABCELL_X35_Y19_N57
\inst1|inst6|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|process_0~0_combout\ = ( !\inst1|inst6|GIE~q\ & ( (\inst1|inst6|INT_REQ_SYNC\(1)) # (\inst1|inst6|INT_REQ_SYNC\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_INT_REQ_SYNC\(0),
	datad => \inst1|inst6|ALT_INV_INT_REQ_SYNC\(1),
	dataf => \inst1|inst6|ALT_INV_GIE~q\,
	combout => \inst1|inst6|process_0~0_combout\);

-- Location: LABCELL_X36_Y20_N48
\inst1|inst6|Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector28~0_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(12) & ( \inst1|inst6|MEMORY|auto_generated|q_a\(13) & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(14) & (!\inst1|inst6|process_0~0_combout\ & 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(15))) ) ) ) # ( !\inst1|inst6|MEMORY|auto_generated|q_a\(12) & ( \inst1|inst6|MEMORY|auto_generated|q_a\(13) & ( (!\inst1|inst6|MEMORY|auto_generated|q_a\(14) & (!\inst1|inst6|process_0~0_combout\ & 
-- (\inst1|inst6|MEMORY|auto_generated|q_a\(11) & !\inst1|inst6|MEMORY|auto_generated|q_a\(15)))) ) ) ) # ( \inst1|inst6|MEMORY|auto_generated|q_a\(12) & ( !\inst1|inst6|MEMORY|auto_generated|q_a\(13) & ( (!\inst1|inst6|MEMORY|auto_generated|q_a\(14) & 
-- (!\inst1|inst6|process_0~0_combout\ & (!\inst1|inst6|MEMORY|auto_generated|q_a\(11) $ (\inst1|inst6|MEMORY|auto_generated|q_a\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000100000001000000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(14),
	datab => \inst1|inst6|ALT_INV_process_0~0_combout\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	datad => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(13),
	combout => \inst1|inst6|Selector28~0_combout\);

-- Location: MLABCELL_X39_Y19_N9
\inst1|inst6|STATE~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|STATE~15_combout\ = ( \inst1|inst6|STATE~11_combout\ & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(11) & \inst1|inst6|MEMORY|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	dataf => \inst1|inst6|ALT_INV_STATE~11_combout\,
	combout => \inst1|inst6|STATE~15_combout\);

-- Location: FF_X39_Y19_N10
\inst1|inst6|STATE.CU_OUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|STATE~15_combout\,
	clrn => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|STATE.CU_OUT~q\);

-- Location: MLABCELL_X39_Y19_N42
\inst1|inst6|Selector28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector28~1_combout\ = ( \inst1|inst6|STATE.CU_OUT~q\ ) # ( !\inst1|inst6|STATE.CU_OUT~q\ & ( (((!\inst1|inst6|Selector28~0_combout\ & \inst1|inst6|STATE.CU_INSTR~q\)) # (\inst1|inst6|STATE.CU_ILOAD~q\)) # (\inst1|inst6|STATE.CU_STORE~q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110111111111010111011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_STORE~q\,
	datab => \inst1|inst6|ALT_INV_Selector28~0_combout\,
	datac => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datad => \inst1|inst6|ALT_INV_STATE.CU_ILOAD~q\,
	dataf => \inst1|inst6|ALT_INV_STATE.CU_OUT~q\,
	combout => \inst1|inst6|Selector28~1_combout\);

-- Location: FF_X39_Y19_N44
\inst1|inst6|STATE.CU_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector28~1_combout\,
	clrn => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|STATE.CU_DATA~q\);

-- Location: MLABCELL_X39_Y19_N21
\inst1|inst6|WideNor0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|WideNor0~0_combout\ = ( !\inst1|inst6|STATE.CU_OUT~q\ & ( (!\inst1|inst6|STATE.CU_DATA~q\ & \inst1|inst6|STATE.RESET_PC~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst6|ALT_INV_STATE.CU_DATA~q\,
	datad => \inst1|inst6|ALT_INV_STATE.RESET_PC~q\,
	dataf => \inst1|inst6|ALT_INV_STATE.CU_OUT~q\,
	combout => \inst1|inst6|WideNor0~0_combout\);

-- Location: LABCELL_X43_Y19_N36
\inst1|inst6|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector9~0_combout\ = ( \inst1|inst6|IR\(1) & ( (!\inst1|inst6|WideNor0~0_combout\ & (((\inst1|inst6|PC\(1))))) # (\inst1|inst6|WideNor0~0_combout\ & (((\inst1|inst6|MEMORY|auto_generated|q_a\(1))) # (\inst1|inst6|STATE.CU_STORE~q\))) ) ) # 
-- ( !\inst1|inst6|IR\(1) & ( (!\inst1|inst6|WideNor0~0_combout\ & (((\inst1|inst6|PC\(1))))) # (\inst1|inst6|WideNor0~0_combout\ & (!\inst1|inst6|STATE.CU_STORE~q\ & (\inst1|inst6|MEMORY|auto_generated|q_a\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_STORE~q\,
	datab => \inst1|inst6|ALT_INV_WideNor0~0_combout\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(1),
	datad => \inst1|inst6|ALT_INV_PC\(1),
	dataf => \inst1|inst6|ALT_INV_IR\(1),
	combout => \inst1|inst6|Selector9~0_combout\);

-- Location: LABCELL_X42_Y19_N9
\inst1|inst6|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector10~0_combout\ = ( \inst1|inst6|WideNor0~0_combout\ & ( (!\inst1|inst6|STATE.CU_STORE~q\ & (\inst1|inst6|MEMORY|auto_generated|q_a\(0))) # (\inst1|inst6|STATE.CU_STORE~q\ & ((\inst1|inst6|IR\(0)))) ) ) # ( 
-- !\inst1|inst6|WideNor0~0_combout\ & ( \inst1|inst6|PC\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001000100111011100001111000011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_STORE~q\,
	datab => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(0),
	datac => \inst1|inst6|ALT_INV_PC\(0),
	datad => \inst1|inst6|ALT_INV_IR\(0),
	datae => \inst1|inst6|ALT_INV_WideNor0~0_combout\,
	combout => \inst1|inst6|Selector10~0_combout\);

-- Location: LABCELL_X36_Y19_N12
\inst1|inst6|Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector31~0_combout\ = ( \inst1|inst6|STATE.CU_ISTORE~DUPLICATE_q\ & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(14) & \inst1|inst6|STATE.CU_INSTR~q\) ) ) # ( !\inst1|inst6|STATE.CU_ISTORE~DUPLICATE_q\ & ( (!\inst1|inst6|STATE.CU_INSTR~q\ & 
-- (((!\inst1|inst6|STATE.CU_ILOAD~q\ & \inst1|inst6|IR\(14))))) # (\inst1|inst6|STATE.CU_INSTR~q\ & (\inst1|inst6|MEMORY|auto_generated|q_a\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(14),
	datab => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datac => \inst1|inst6|ALT_INV_STATE.CU_ILOAD~q\,
	datad => \inst1|inst6|ALT_INV_IR\(14),
	dataf => \inst1|inst6|ALT_INV_STATE.CU_ISTORE~DUPLICATE_q\,
	combout => \inst1|inst6|Selector31~0_combout\);

-- Location: FF_X36_Y19_N14
\inst1|inst6|IR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector31~0_combout\,
	ena => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IR\(14));

-- Location: LABCELL_X43_Y18_N57
\inst1|inst6|AC[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|AC[9]~0_combout\ = ( \inst1|inst6|IR\(12) & ( \inst1|inst6|IR\(13) & ( (\inst1|inst6|STATE.CU_DATA~DUPLICATE_q\ & ((\inst1|inst6|IR\(15)) # (\inst1|inst6|IR\(14)))) ) ) ) # ( !\inst1|inst6|IR\(12) & ( \inst1|inst6|IR\(13) & ( 
-- (\inst1|inst6|STATE.CU_DATA~DUPLICATE_q\ & ((\inst1|inst6|IR\(15)) # (\inst1|inst6|IR\(14)))) ) ) ) # ( \inst1|inst6|IR\(12) & ( !\inst1|inst6|IR\(13) & ( (\inst1|inst6|STATE.CU_DATA~DUPLICATE_q\ & (((!\inst1|inst6|IR\(11)) # (\inst1|inst6|IR\(15))) # 
-- (\inst1|inst6|IR\(14)))) ) ) ) # ( !\inst1|inst6|IR\(12) & ( !\inst1|inst6|IR\(13) & ( (\inst1|inst6|STATE.CU_DATA~DUPLICATE_q\ & ((\inst1|inst6|IR\(15)) # (\inst1|inst6|IR\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000001101111100000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(14),
	datab => \inst1|inst6|ALT_INV_IR\(11),
	datac => \inst1|inst6|ALT_INV_IR\(15),
	datad => \inst1|inst6|ALT_INV_STATE.CU_DATA~DUPLICATE_q\,
	datae => \inst1|inst6|ALT_INV_IR\(12),
	dataf => \inst1|inst6|ALT_INV_IR\(13),
	combout => \inst1|inst6|AC[9]~0_combout\);

-- Location: FF_X40_Y20_N8
\inst1|inst6|AC_SAVED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|AC\(0),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC_SAVED\(0));

-- Location: LABCELL_X40_Y20_N6
\inst1|inst6|Selector26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector26~1_combout\ = ( \inst1|inst6|AC_SAVED\(0) & ( \inst1|inst6|AC[9]~1_combout\ ) ) # ( \inst1|inst6|AC_SAVED\(0) & ( !\inst1|inst6|AC[9]~1_combout\ & ( (!\inst1|inst6|AC[9]~3_combout\ & (\inst1|inst6|MEMORY|auto_generated|q_a\(0))) # 
-- (\inst1|inst6|AC[9]~3_combout\ & ((\inst1|inst6|Add0~37_sumout\))) ) ) ) # ( !\inst1|inst6|AC_SAVED\(0) & ( !\inst1|inst6|AC[9]~1_combout\ & ( (!\inst1|inst6|AC[9]~3_combout\ & (\inst1|inst6|MEMORY|auto_generated|q_a\(0))) # (\inst1|inst6|AC[9]~3_combout\ 
-- & ((\inst1|inst6|Add0~37_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_AC[9]~3_combout\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(0),
	datad => \inst1|inst6|ALT_INV_Add0~37_sumout\,
	datae => \inst1|inst6|ALT_INV_AC_SAVED\(0),
	dataf => \inst1|inst6|ALT_INV_AC[9]~1_combout\,
	combout => \inst1|inst6|Selector26~1_combout\);

-- Location: LABCELL_X45_Y20_N12
\inst1|inst6|SHIFTER|auto_generated|sbit_w[64]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[64]~71_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~30_combout\ & ( (!\inst1|inst6|IR\(3)) # ((\inst1|inst6|IR\(4) & \inst1|inst6|SHIFTER|auto_generated|sbit_w[56]~27_combout\)) ) ) # ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[48]~30_combout\ & ( (\inst1|inst6|IR\(4) & (\inst1|inst6|IR\(3) & \inst1|inst6|SHIFTER|auto_generated|sbit_w[56]~27_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111110000111100111111000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_IR\(4),
	datac => \inst1|inst6|ALT_INV_IR\(3),
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[56]~27_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[48]~30_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[64]~71_combout\);

-- Location: LABCELL_X40_Y20_N12
\inst1|inst6|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector26~0_combout\ = ( \inst1|inst6|IR\(12) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[64]~71_combout\ & ( ((!\inst1|inst6|MEMORY|auto_generated|q_a\(0) & (\inst1|inst6|AC\(0))) # (\inst1|inst6|MEMORY|auto_generated|q_a\(0) & 
-- ((!\inst1|inst6|AC\(0)) # (!\inst1|inst6|IR\(11))))) # (\inst1|inst6|IR\(13)) ) ) ) # ( !\inst1|inst6|IR\(12) & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[64]~71_combout\ & ( ((\inst1|inst6|MEMORY|auto_generated|q_a\(0) & \inst1|inst6|AC\(0))) # 
-- (\inst1|inst6|IR\(13)) ) ) ) # ( \inst1|inst6|IR\(12) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[64]~71_combout\ & ( (!\inst1|inst6|IR\(13) & ((!\inst1|inst6|MEMORY|auto_generated|q_a\(0) & (\inst1|inst6|AC\(0))) # 
-- (\inst1|inst6|MEMORY|auto_generated|q_a\(0) & ((!\inst1|inst6|AC\(0)) # (!\inst1|inst6|IR\(11)))))) ) ) ) # ( !\inst1|inst6|IR\(12) & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[64]~71_combout\ & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(0) & 
-- (!\inst1|inst6|IR\(13) & \inst1|inst6|AC\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100010011000100100000110111001101110111111101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(0),
	datab => \inst1|inst6|ALT_INV_IR\(13),
	datac => \inst1|inst6|ALT_INV_AC\(0),
	datad => \inst1|inst6|ALT_INV_IR\(11),
	datae => \inst1|inst6|ALT_INV_IR\(12),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[64]~71_combout\,
	combout => \inst1|inst6|Selector26~0_combout\);

-- Location: LABCELL_X40_Y20_N51
\inst1|inst6|Selector26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector26~2_combout\ = ( \inst1|inst6|Selector26~0_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector26~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & ((!\inst1|inst6|IR\(15)) # ((\inst1|IO_DATA[0]~11_combout\)))) ) ) 
-- # ( !\inst1|inst6|Selector26~0_combout\ & ( (!\inst1|inst6|AC[9]~0_combout\ & (((\inst1|inst6|Selector26~1_combout\)))) # (\inst1|inst6|AC[9]~0_combout\ & (\inst1|inst6|IR\(15) & ((\inst1|IO_DATA[0]~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~0_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(15),
	datac => \inst1|inst6|ALT_INV_Selector26~1_combout\,
	datad => \inst1|ALT_INV_IO_DATA[0]~11_combout\,
	dataf => \inst1|inst6|ALT_INV_Selector26~0_combout\,
	combout => \inst1|inst6|Selector26~2_combout\);

-- Location: FF_X40_Y20_N53
\inst1|inst6|AC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector26~2_combout\,
	sclr => \inst1|inst6|ALT_INV_STATE.RESET_PC~q\,
	ena => \inst1|inst6|AC[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC\(0));

-- Location: FF_X42_Y19_N17
\inst1|inst6|IR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|MEMORY|auto_generated|q_a\(1),
	sload => VCC,
	ena => \inst1|inst6|IR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IR\(1));

-- Location: LABCELL_X42_Y21_N57
\inst1|inst8|Equal2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst8|Equal2~combout\ = LCELL(( !\inst1|inst6|IR\(0) & ( (\inst1|IO_DATA[0]~8_combout\ & (\inst1|inst6|IR\(1) & (!\inst1|inst6|IR\(3) & !\inst1|inst6|IR\(2)))) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_IO_DATA[0]~8_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(1),
	datac => \inst1|inst6|ALT_INV_IR\(3),
	datad => \inst1|inst6|ALT_INV_IR\(2),
	dataf => \inst1|inst6|ALT_INV_IR\(0),
	combout => \inst1|inst8|Equal2~combout\);

-- Location: LABCELL_X42_Y21_N54
\inst1|inst14|B_DI[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst14|B_DI[11]~1_combout\ = ( !\inst|WideOr14~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|ALT_INV_WideOr14~combout\,
	combout => \inst1|inst14|B_DI[11]~1_combout\);

-- Location: FF_X42_Y21_N55
\inst1|inst14|B_DI[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal2~combout\,
	d => \inst1|inst14|B_DI[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst14|B_DI\(11));

-- Location: LABCELL_X42_Y21_N51
\inst1|IO_DATA[11]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[11]~15_combout\ = ( \inst1|inst14|B_DI\(11) & ( ((\inst1|inst6|AC\(11) & \inst1|inst6|IO_WRITE_INT~q\)) # (\inst1|inst8|Equal2~combout\) ) ) # ( !\inst1|inst14|B_DI\(11) & ( (\inst1|inst6|AC\(11) & \inst1|inst6|IO_WRITE_INT~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst8|ALT_INV_Equal2~combout\,
	datac => \inst1|inst6|ALT_INV_AC\(11),
	datad => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	dataf => \inst1|inst14|ALT_INV_B_DI\(11),
	combout => \inst1|IO_DATA[11]~15_combout\);

-- Location: FF_X46_Y21_N11
\inst1|inst6|AC_SAVED[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|AC\(11),
	sload => VCC,
	ena => \inst1|inst6|AC_SAVED[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC_SAVED\(11));

-- Location: LABCELL_X46_Y21_N9
\inst1|inst6|Selector15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector15~3_combout\ = ( \inst1|inst6|Add0~45_sumout\ & ( (!\inst1|inst6|Selector15~2_combout\ & (!\inst1|inst6|Selector15~1_combout\ & ((!\inst1|inst6|AC[9]~1_combout\) # (!\inst1|inst6|AC_SAVED\(11))))) ) ) # ( 
-- !\inst1|inst6|Add0~45_sumout\ & ( (!\inst1|inst6|Selector15~2_combout\ & ((!\inst1|inst6|AC[9]~1_combout\) # (!\inst1|inst6|AC_SAVED\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001000110011001000100011000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC[9]~1_combout\,
	datab => \inst1|inst6|ALT_INV_Selector15~2_combout\,
	datac => \inst1|inst6|ALT_INV_Selector15~1_combout\,
	datad => \inst1|inst6|ALT_INV_AC_SAVED\(11),
	dataf => \inst1|inst6|ALT_INV_Add0~45_sumout\,
	combout => \inst1|inst6|Selector15~3_combout\);

-- Location: LABCELL_X46_Y18_N54
\inst1|inst6|SHIFTER|auto_generated|sbit_w[75]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[75]~77_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[17]~12_combout\ & ( (!\inst1|inst6|IR\(4) & (!\inst1|inst6|IR\(2) & ((\inst1|inst6|SHIFTER|auto_generated|sbit_w[19]~11_combout\) # 
-- (\inst1|inst6|IR\(1))))) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[17]~12_combout\ & ( (!\inst1|inst6|IR\(4) & (!\inst1|inst6|IR\(1) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[19]~11_combout\ & !\inst1|inst6|IR\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000101010000000000010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(4),
	datab => \inst1|inst6|ALT_INV_IR\(1),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[19]~11_combout\,
	datad => \inst1|inst6|ALT_INV_IR\(2),
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[17]~12_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[75]~77_combout\);

-- Location: LABCELL_X46_Y18_N0
\inst1|inst6|SHIFTER|auto_generated|sbit_w[75]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[75]~78_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~72_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[39]~59_combout\ & ( (\inst1|inst6|SHIFTER|auto_generated|sbit_w[59]~61_combout\ & 
-- (!\inst1|inst6|IR\(3) & !\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~9_combout\)) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~72_combout\ & ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[39]~59_combout\ & ( (!\inst1|inst6|IR\(3) & 
-- (\inst1|inst6|SHIFTER|auto_generated|sbit_w[59]~61_combout\ & (!\inst1|inst6|SHIFTER|auto_generated|sbit_w[57]~9_combout\))) # (\inst1|inst6|IR\(3) & (((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[75]~77_combout\)))) ) ) ) # ( 
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~72_combout\ & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[39]~59_combout\ & ( (\inst1|inst6|SHIFTER|auto_generated|sbit_w[59]~61_combout\ & !\inst1|inst6|IR\(3)) ) ) ) # ( 
-- !\inst1|inst6|SHIFTER|auto_generated|sbit_w[30]~72_combout\ & ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[39]~59_combout\ & ( (!\inst1|inst6|IR\(3) & (\inst1|inst6|SHIFTER|auto_generated|sbit_w[59]~61_combout\)) # (\inst1|inst6|IR\(3) & 
-- ((!\inst1|inst6|SHIFTER|auto_generated|sbit_w[75]~77_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101000100010001000100010001110011010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[59]~61_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(3),
	datac => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[57]~9_combout\,
	datad => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[75]~77_combout\,
	datae => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[30]~72_combout\,
	dataf => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[39]~59_combout\,
	combout => \inst1|inst6|SHIFTER|auto_generated|sbit_w[75]~78_combout\);

-- Location: LABCELL_X43_Y18_N30
\inst1|inst6|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector15~0_combout\ = ( \inst1|inst6|AC\(11) & ( (!\inst1|inst6|MEMORY|auto_generated|q_a\(11) & (\inst1|inst6|IR\(12))) # (\inst1|inst6|MEMORY|auto_generated|q_a\(11) & ((!\inst1|inst6|IR\(12)) # (!\inst1|inst6|IR\(11)))) ) ) # ( 
-- !\inst1|inst6|AC\(11) & ( (\inst1|inst6|MEMORY|auto_generated|q_a\(11) & ((!\inst1|inst6|IR\(14)) # (\inst1|inst6|IR\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100100011001000110010001100111111001111000011111100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(14),
	datab => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	datac => \inst1|inst6|ALT_INV_IR\(12),
	datad => \inst1|inst6|ALT_INV_IR\(11),
	dataf => \inst1|inst6|ALT_INV_AC\(11),
	combout => \inst1|inst6|Selector15~0_combout\);

-- Location: LABCELL_X43_Y18_N6
\inst1|inst6|Selector15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector15~4_combout\ = ( \inst1|inst6|SHIFTER|auto_generated|sbit_w[75]~78_combout\ & ( \inst1|inst6|Selector15~0_combout\ & ( (!\inst1|inst6|AC[11]~10_combout\ & ((!\inst1|inst6|AC[11]~9_combout\ & ((!\inst1|inst6|Selector15~3_combout\))) # 
-- (\inst1|inst6|AC[11]~9_combout\ & (\inst1|IO_DATA[11]~15_combout\)))) # (\inst1|inst6|AC[11]~10_combout\ & (((!\inst1|inst6|AC[11]~9_combout\)))) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[75]~78_combout\ & ( \inst1|inst6|Selector15~0_combout\ 
-- & ( ((!\inst1|inst6|AC[11]~9_combout\ & ((!\inst1|inst6|Selector15~3_combout\))) # (\inst1|inst6|AC[11]~9_combout\ & (\inst1|IO_DATA[11]~15_combout\))) # (\inst1|inst6|AC[11]~10_combout\) ) ) ) # ( 
-- \inst1|inst6|SHIFTER|auto_generated|sbit_w[75]~78_combout\ & ( !\inst1|inst6|Selector15~0_combout\ & ( (!\inst1|inst6|AC[11]~10_combout\ & ((!\inst1|inst6|AC[11]~9_combout\ & ((!\inst1|inst6|Selector15~3_combout\))) # (\inst1|inst6|AC[11]~9_combout\ & 
-- (\inst1|IO_DATA[11]~15_combout\)))) ) ) ) # ( !\inst1|inst6|SHIFTER|auto_generated|sbit_w[75]~78_combout\ & ( !\inst1|inst6|Selector15~0_combout\ & ( (!\inst1|inst6|AC[11]~10_combout\ & ((!\inst1|inst6|AC[11]~9_combout\ & 
-- ((!\inst1|inst6|Selector15~3_combout\))) # (\inst1|inst6|AC[11]~9_combout\ & (\inst1|IO_DATA[11]~15_combout\)))) # (\inst1|inst6|AC[11]~10_combout\ & (((\inst1|inst6|AC[11]~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001110111110000000100010011110011011101111111001101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_IO_DATA[11]~15_combout\,
	datab => \inst1|inst6|ALT_INV_AC[11]~10_combout\,
	datac => \inst1|inst6|ALT_INV_Selector15~3_combout\,
	datad => \inst1|inst6|ALT_INV_AC[11]~9_combout\,
	datae => \inst1|inst6|SHIFTER|auto_generated|ALT_INV_sbit_w[75]~78_combout\,
	dataf => \inst1|inst6|ALT_INV_Selector15~0_combout\,
	combout => \inst1|inst6|Selector15~4_combout\);

-- Location: FF_X43_Y18_N8
\inst1|inst6|AC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector15~4_combout\,
	ena => \inst1|inst6|AC[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|AC\(11));

-- Location: MLABCELL_X39_Y19_N18
\inst1|inst6|Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector29~0_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(12) & ( ((!\inst1|inst6|MEMORY|auto_generated|q_a\(11) & (\inst1|inst6|STATE~16_combout\ & !\inst1|inst6|MEMORY|auto_generated|q_a\(15)))) # 
-- (\inst1|inst6|STATE.CU_ISTORE~DUPLICATE_q\) ) ) # ( !\inst1|inst6|MEMORY|auto_generated|q_a\(12) & ( \inst1|inst6|STATE.CU_ISTORE~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100100000111111110010000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	datab => \inst1|inst6|ALT_INV_STATE~16_combout\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(15),
	datad => \inst1|inst6|ALT_INV_STATE.CU_ISTORE~DUPLICATE_q\,
	dataf => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	combout => \inst1|inst6|Selector29~0_combout\);

-- Location: MLABCELL_X39_Y19_N6
\inst1|inst6|Selector35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector35~0_combout\ = ( \inst1|inst6|STATE.CU_STORE~q\ & ( ((\inst1|inst6|STATE.CU_INSTR~q\ & \inst1|inst6|MW~q\)) # (\inst1|inst6|Selector29~0_combout\) ) ) # ( !\inst1|inst6|STATE.CU_STORE~q\ & ( (\inst1|inst6|MW~q\) # 
-- (\inst1|inst6|Selector29~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_Selector29~0_combout\,
	datac => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datad => \inst1|inst6|ALT_INV_MW~q\,
	dataf => \inst1|inst6|ALT_INV_STATE.CU_STORE~q\,
	combout => \inst1|inst6|Selector35~0_combout\);

-- Location: FF_X39_Y19_N7
\inst1|inst6|MW\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst6|Selector35~0_combout\,
	clrn => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|MW~q\);

-- Location: FF_X42_Y19_N14
\inst1|inst6|IR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|MEMORY|auto_generated|q_a\(6),
	sload => VCC,
	ena => \inst1|inst6|IR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IR\(6));

-- Location: MLABCELL_X39_Y19_N27
\inst1|inst6|Selector36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector36~0_combout\ = ( \inst1|inst6|MEMORY|auto_generated|q_a\(11) & ( \inst1|inst6|STATE~11_combout\ & ( (\inst1|inst6|STATE.CU_OUT~q\ & (!\inst1|inst6|STATE.CU_DATA~q\ & !\inst1|inst6|STATE.CU_INSTR~q\)) ) ) ) # ( 
-- !\inst1|inst6|MEMORY|auto_generated|q_a\(11) & ( \inst1|inst6|STATE~11_combout\ & ( (!\inst1|inst6|STATE.CU_DATA~q\ & (((\inst1|inst6|STATE.CU_OUT~q\ & !\inst1|inst6|STATE.CU_INSTR~q\)) # (\inst1|inst6|MEMORY|auto_generated|q_a\(12)))) ) ) ) # ( 
-- \inst1|inst6|MEMORY|auto_generated|q_a\(11) & ( !\inst1|inst6|STATE~11_combout\ & ( (\inst1|inst6|STATE.CU_OUT~q\ & (!\inst1|inst6|STATE.CU_DATA~q\ & !\inst1|inst6|STATE.CU_INSTR~q\)) ) ) ) # ( !\inst1|inst6|MEMORY|auto_generated|q_a\(11) & ( 
-- !\inst1|inst6|STATE~11_combout\ & ( (\inst1|inst6|STATE.CU_OUT~q\ & (!\inst1|inst6|STATE.CU_DATA~q\ & !\inst1|inst6|STATE.CU_INSTR~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001001100000011000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_STATE.CU_OUT~q\,
	datab => \inst1|inst6|ALT_INV_STATE.CU_DATA~q\,
	datac => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(12),
	datad => \inst1|inst6|ALT_INV_STATE.CU_INSTR~q\,
	datae => \inst1|inst6|MEMORY|auto_generated|ALT_INV_q_a\(11),
	dataf => \inst1|inst6|ALT_INV_STATE~11_combout\,
	combout => \inst1|inst6|Selector36~0_combout\);

-- Location: LABCELL_X37_Y19_N51
\inst1|inst6|Selector36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst6|Selector36~1_combout\ = ( \inst1|inst6|IO_CYCLE~q\ & ( (!\inst1|inst6|IO_WRITE_INT~0_combout\) # (\inst1|inst6|Selector36~0_combout\) ) ) # ( !\inst1|inst6|IO_CYCLE~q\ & ( \inst1|inst6|Selector36~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IO_WRITE_INT~0_combout\,
	datac => \inst1|inst6|ALT_INV_Selector36~0_combout\,
	dataf => \inst1|inst6|ALT_INV_IO_CYCLE~q\,
	combout => \inst1|inst6|Selector36~1_combout\);

-- Location: FF_X42_Y19_N35
\inst1|inst6|IO_CYCLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst6|Selector36~1_combout\,
	sload => VCC,
	ena => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst6|IO_CYCLE~q\);

-- Location: LABCELL_X42_Y19_N24
\inst1|IO_DATA[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|IO_DATA[0]~8_combout\ = ( !\inst1|inst6|IR\(7) & ( \inst1|inst6|IO_CYCLE~q\ & ( (!\inst1|inst6|IR\(6) & (!\inst1|inst6|IR\(4) & !\inst1|inst6|IR\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst6|ALT_INV_IR\(6),
	datac => \inst1|inst6|ALT_INV_IR\(4),
	datad => \inst1|inst6|ALT_INV_IR\(5),
	datae => \inst1|inst6|ALT_INV_IR\(7),
	dataf => \inst1|inst6|ALT_INV_IO_CYCLE~q\,
	combout => \inst1|IO_DATA[0]~8_combout\);

-- Location: LABCELL_X42_Y19_N42
\inst1|inst8|Equal5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst8|Equal5~combout\ = LCELL(( \inst1|inst6|IR\(2) & ( (\inst1|IO_DATA[0]~8_combout\ & (!\inst1|inst6|IR\(3) & (\inst1|inst6|IR\(0) & !\inst1|inst6|IR\(1)))) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_IO_DATA[0]~8_combout\,
	datab => \inst1|inst6|ALT_INV_IR\(3),
	datac => \inst1|inst6|ALT_INV_IR\(0),
	datad => \inst1|inst6|ALT_INV_IR\(1),
	dataf => \inst1|inst6|ALT_INV_IR\(2),
	combout => \inst1|inst8|Equal5~combout\);

-- Location: LABCELL_X43_Y19_N51
\inst1|inst16|BLED[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst16|BLED[9]~feeder_combout\ = ( \inst1|IO_DATA[9]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_IO_DATA[9]~0_combout\,
	combout => \inst1|inst16|BLED[9]~feeder_combout\);

-- Location: FF_X43_Y19_N53
\inst1|inst16|BLED[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal5~combout\,
	d => \inst1|inst16|BLED[9]~feeder_combout\,
	clrn => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst16|BLED\(9));

-- Location: LABCELL_X43_Y21_N24
\inst1|inst16|BLED[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst16|BLED[8]~feeder_combout\ = ( \inst1|IO_DATA[8]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_IO_DATA[8]~1_combout\,
	combout => \inst1|inst16|BLED[8]~feeder_combout\);

-- Location: FF_X43_Y21_N25
\inst1|inst16|BLED[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal5~combout\,
	d => \inst1|inst16|BLED[8]~feeder_combout\,
	clrn => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst16|BLED\(8));

-- Location: FF_X42_Y18_N17
\inst1|inst16|BLED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal5~combout\,
	asdata => \inst1|IO_DATA[7]~2_combout\,
	clrn => \inst1|inst12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst16|BLED\(7));

-- Location: FF_X43_Y19_N10
\inst1|inst16|BLED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal5~combout\,
	asdata => \inst1|IO_DATA[6]~3_combout\,
	clrn => \inst1|inst12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst16|BLED\(6));

-- Location: FF_X43_Y19_N22
\inst1|inst16|BLED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal5~combout\,
	asdata => \inst1|IO_DATA[5]~4_combout\,
	clrn => \inst1|inst12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst16|BLED\(5));

-- Location: FF_X43_Y19_N17
\inst1|inst16|BLED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal5~combout\,
	asdata => \inst1|IO_DATA[4]~5_combout\,
	clrn => \inst1|inst12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst16|BLED\(4));

-- Location: FF_X42_Y18_N46
\inst1|inst16|BLED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal5~combout\,
	asdata => \inst1|IO_DATA[3]~6_combout\,
	clrn => \inst1|inst12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst16|BLED\(3));

-- Location: LABCELL_X43_Y19_N48
\inst1|inst16|BLED[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst16|BLED[2]~feeder_combout\ = ( \inst1|IO_DATA[2]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|ALT_INV_IO_DATA[2]~7_combout\,
	combout => \inst1|inst16|BLED[2]~feeder_combout\);

-- Location: FF_X43_Y19_N49
\inst1|inst16|BLED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal5~combout\,
	d => \inst1|inst16|BLED[2]~feeder_combout\,
	clrn => \inst1|inst12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst16|BLED\(2));

-- Location: FF_X43_Y19_N13
\inst1|inst16|BLED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal5~combout\,
	asdata => \inst1|IO_DATA[1]~10_combout\,
	clrn => \inst1|inst12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst16|BLED\(1));

-- Location: FF_X43_Y19_N34
\inst1|inst16|BLED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst8|Equal5~combout\,
	asdata => \inst1|IO_DATA[0]~11_combout\,
	clrn => \inst1|inst12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst16|BLED\(0));

-- Location: LABCELL_X37_Y17_N51
\inst1|inst|video_on_h~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|video_on_h~0_combout\ = ( !\inst1|inst|h_count\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|inst|ALT_INV_h_count\(10),
	combout => \inst1|inst|video_on_h~0_combout\);

-- Location: FF_X37_Y17_N53
\inst1|inst|video_on_h\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|video_on_h~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|video_on_h~q\);

-- Location: FF_X39_Y17_N8
\inst1|inst|v_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|Add3~37_sumout\,
	sclr => \inst1|inst|signalGeneration~4_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|v_count\(2));

-- Location: MLABCELL_X39_Y17_N57
\inst1|inst|LessThan8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|LessThan8~1_combout\ = ( !\inst1|inst|v_count\(2) & ( (!\inst1|inst|v_count\(1) & (!\inst1|inst|v_count\(3) & !\inst1|inst|v_count\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_v_count\(1),
	datab => \inst1|inst|ALT_INV_v_count\(3),
	datad => \inst1|inst|ALT_INV_v_count\(0),
	dataf => \inst1|inst|ALT_INV_v_count\(2),
	combout => \inst1|inst|LessThan8~1_combout\);

-- Location: MLABCELL_X39_Y17_N36
\inst1|inst|LessThan8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|LessThan8~2_combout\ = ( \inst1|inst|LessThan8~1_combout\ & ( (!\inst1|inst|v_count[10]~DUPLICATE_q\ & ((!\inst1|inst|v_count\(8)) # ((!\inst1|inst|v_count\(9)) # (\inst1|inst|LessThan8~0_combout\)))) ) ) # ( !\inst1|inst|LessThan8~1_combout\ 
-- & ( (!\inst1|inst|v_count[10]~DUPLICATE_q\ & ((!\inst1|inst|v_count\(8)) # (!\inst1|inst|v_count\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100011001000110011001100100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_v_count\(8),
	datab => \inst1|inst|ALT_INV_v_count[10]~DUPLICATE_q\,
	datac => \inst1|inst|ALT_INV_v_count\(9),
	datad => \inst1|inst|ALT_INV_LessThan8~0_combout\,
	dataf => \inst1|inst|ALT_INV_LessThan8~1_combout\,
	combout => \inst1|inst|LessThan8~2_combout\);

-- Location: FF_X39_Y17_N37
\inst1|inst|video_on_v\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|LessThan8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|video_on_v~q\);

-- Location: LABCELL_X37_Y17_N48
\inst1|inst|video_on_int\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|video_on_int~combout\ = ( \inst1|inst|video_on_v~q\ & ( \inst1|inst|video_on_h~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst|ALT_INV_video_on_h~q\,
	dataf => \inst1|inst|ALT_INV_video_on_v~q\,
	combout => \inst1|inst|video_on_int~combout\);

-- Location: FF_X37_Y17_N49
\inst1|inst|video_blank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|video_on_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|video_blank~q\);

-- Location: LABCELL_X37_Y16_N42
\inst1|inst|signalGeneration~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|signalGeneration~8_combout\ = ( !\inst1|inst|h_count\(8) & ( (!\inst1|inst|h_count\(9) & \inst1|inst|h_count\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_h_count\(9),
	datab => \inst1|inst|ALT_INV_h_count\(10),
	dataf => \inst1|inst|ALT_INV_h_count\(8),
	combout => \inst1|inst|signalGeneration~8_combout\);

-- Location: LABCELL_X37_Y16_N36
\inst1|inst|signalGeneration~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|signalGeneration~7_combout\ = ( !\inst1|inst|h_count\(2) & ( (!\inst1|inst|h_count\(3) & (!\inst1|inst|h_count\(4) & (!\inst1|inst|h_count\(1) & !\inst1|inst|h_count\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_h_count\(3),
	datab => \inst1|inst|ALT_INV_h_count\(4),
	datac => \inst1|inst|ALT_INV_h_count\(1),
	datad => \inst1|inst|ALT_INV_h_count\(0),
	dataf => \inst1|inst|ALT_INV_h_count\(2),
	combout => \inst1|inst|signalGeneration~7_combout\);

-- Location: LABCELL_X37_Y16_N54
\inst1|inst|signalGeneration~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|signalGeneration~9_combout\ = ( \inst1|inst|LessThan4~0_combout\ & ( \inst1|inst|h_count\(6) ) ) # ( !\inst1|inst|LessThan4~0_combout\ & ( \inst1|inst|h_count\(6) & ( (!\inst1|inst|signalGeneration~8_combout\) # (\inst1|inst|h_count\(7)) ) ) ) 
-- # ( \inst1|inst|LessThan4~0_combout\ & ( !\inst1|inst|h_count\(6) ) ) # ( !\inst1|inst|LessThan4~0_combout\ & ( !\inst1|inst|h_count\(6) & ( (!\inst1|inst|signalGeneration~8_combout\) # ((\inst1|inst|h_count\(7) & (!\inst1|inst|signalGeneration~7_combout\ 
-- & \inst1|inst|h_count\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011011100111111111111111111011101110111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_h_count\(7),
	datab => \inst1|inst|ALT_INV_signalGeneration~8_combout\,
	datac => \inst1|inst|ALT_INV_signalGeneration~7_combout\,
	datad => \inst1|inst|ALT_INV_h_count\(5),
	datae => \inst1|inst|ALT_INV_LessThan4~0_combout\,
	dataf => \inst1|inst|ALT_INV_h_count\(6),
	combout => \inst1|inst|signalGeneration~9_combout\);

-- Location: FF_X37_Y16_N55
\inst1|inst|horiz_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|signalGeneration~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|horiz_sync~q\);

-- Location: FF_X50_Y1_N13
\inst1|inst|horiz_sync_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst1|inst|horiz_sync~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|horiz_sync_d1~q\);

-- Location: LABCELL_X56_Y1_N6
\inst1|inst|horiz_sync_d2~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|horiz_sync_d2~feeder_combout\ = ( \inst1|inst|horiz_sync_d1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|inst|ALT_INV_horiz_sync_d1~q\,
	combout => \inst1|inst|horiz_sync_d2~feeder_combout\);

-- Location: FF_X56_Y1_N8
\inst1|inst|horiz_sync_d2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|horiz_sync_d2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|horiz_sync_d2~q\);

-- Location: LABCELL_X56_Y1_N27
\inst1|inst|horiz_sync_out~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|horiz_sync_out~feeder_combout\ = \inst1|inst|horiz_sync_d2~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst|ALT_INV_horiz_sync_d2~q\,
	combout => \inst1|inst|horiz_sync_out~feeder_combout\);

-- Location: FF_X56_Y1_N28
\inst1|inst|horiz_sync_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|horiz_sync_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|horiz_sync_out~q\);

-- Location: LABCELL_X42_Y19_N0
\inst1|inst8|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst8|Equal7~0_combout\ = ( \inst1|IO_DATA[0]~8_combout\ & ( (\inst1|inst6|IR\(0) & (!\inst1|inst6|IR\(3) & (\inst1|inst6|IR\(2) & \inst1|inst6|IR\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_IR\(0),
	datab => \inst1|inst6|ALT_INV_IR\(3),
	datac => \inst1|inst6|ALT_INV_IR\(2),
	datad => \inst1|inst6|ALT_INV_IR\(1),
	dataf => \inst1|ALT_INV_IO_DATA[0]~8_combout\,
	combout => \inst1|inst8|Equal7~0_combout\);

-- Location: LABCELL_X42_Y18_N6
\inst1|inst|comb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|comb~1_combout\ = ( \inst1|inst8|Equal6~combout\ & ( (!\inst1|inst9|B_DI\(15) & (\inst1|inst8|Equal7~0_combout\ & ((!\inst1|inst6|AC\(15)) # (!\inst1|inst6|IO_WRITE_INT~q\)))) ) ) # ( !\inst1|inst8|Equal6~combout\ & ( 
-- (\inst1|inst8|Equal7~0_combout\ & ((!\inst1|inst6|AC\(15)) # (!\inst1|inst6|IO_WRITE_INT~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100110011000000100010001000000010001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst9|ALT_INV_B_DI\(15),
	datab => \inst1|inst8|ALT_INV_Equal7~0_combout\,
	datac => \inst1|inst6|ALT_INV_AC\(15),
	datad => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	dataf => \inst1|inst8|ALT_INV_Equal6~combout\,
	combout => \inst1|inst|comb~1_combout\);

-- Location: LABCELL_X37_Y17_N24
\inst1|inst|hs_count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|hs_count~0_combout\ = ( !\inst1|inst|hs_count\(0) & ( \inst1|inst|Equal0~1_combout\ & ( (!\inst1|inst|signalGeneration~0_combout\) # (!\inst1|inst|Equal0~0_combout\) ) ) ) # ( !\inst1|inst|hs_count\(0) & ( !\inst1|inst|Equal0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111100111111000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|ALT_INV_signalGeneration~0_combout\,
	datac => \inst1|inst|ALT_INV_Equal0~0_combout\,
	datae => \inst1|inst|ALT_INV_hs_count\(0),
	dataf => \inst1|inst|ALT_INV_Equal0~1_combout\,
	combout => \inst1|inst|hs_count~0_combout\);

-- Location: FF_X43_Y17_N44
\inst1|inst|hp_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|hp_count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hp_count\(0));

-- Location: LABCELL_X43_Y17_N42
\inst1|inst|hp_count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|hp_count~0_combout\ = ( !\inst1|inst|hp_count\(0) & ( !\inst1|inst|Equal0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|inst|ALT_INV_hp_count\(0),
	dataf => \inst1|inst|ALT_INV_Equal0~2_combout\,
	combout => \inst1|inst|hp_count~0_combout\);

-- Location: FF_X43_Y17_N43
\inst1|inst|hp_count[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|hp_count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hp_count[0]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y17_N51
\inst1|inst|hp_count~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|hp_count~1_combout\ = ( \inst1|inst|hp_count[0]~DUPLICATE_q\ & ( (!\inst1|inst|Equal0~2_combout\ & !\inst1|inst|hp_count\(1)) ) ) # ( !\inst1|inst|hp_count[0]~DUPLICATE_q\ & ( (!\inst1|inst|Equal0~2_combout\ & \inst1|inst|hp_count\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|ALT_INV_Equal0~2_combout\,
	datad => \inst1|inst|ALT_INV_hp_count\(1),
	dataf => \inst1|inst|ALT_INV_hp_count[0]~DUPLICATE_q\,
	combout => \inst1|inst|hp_count~1_combout\);

-- Location: FF_X43_Y17_N53
\inst1|inst|hp_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|hp_count~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hp_count\(1));

-- Location: LABCELL_X43_Y17_N48
\inst1|inst|hp_count~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|hp_count~2_combout\ = ( \inst1|inst|hp_count[0]~DUPLICATE_q\ & ( (!\inst1|inst|Equal0~2_combout\ & (!\inst1|inst|hp_count\(1) $ (!\inst1|inst|hp_count\(2)))) ) ) # ( !\inst1|inst|hp_count[0]~DUPLICATE_q\ & ( (!\inst1|inst|Equal0~2_combout\ & 
-- \inst1|inst|hp_count\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000001100110000000000110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|ALT_INV_Equal0~2_combout\,
	datac => \inst1|inst|ALT_INV_hp_count\(1),
	datad => \inst1|inst|ALT_INV_hp_count\(2),
	dataf => \inst1|inst|ALT_INV_hp_count[0]~DUPLICATE_q\,
	combout => \inst1|inst|hp_count~2_combout\);

-- Location: FF_X43_Y17_N50
\inst1|inst|hp_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|hp_count~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hp_count\(2));

-- Location: LABCELL_X43_Y17_N21
\inst1|inst|hp_count~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|hp_count~3_combout\ = ( \inst1|inst|hp_count\(3) & ( \inst1|inst|hp_count\(2) & ( (!\inst1|inst|Equal0~2_combout\ & ((!\inst1|inst|hp_count\(1)) # (!\inst1|inst|hp_count\(0)))) ) ) ) # ( !\inst1|inst|hp_count\(3) & ( \inst1|inst|hp_count\(2) & 
-- ( (\inst1|inst|hp_count\(1) & (\inst1|inst|hp_count\(0) & !\inst1|inst|Equal0~2_combout\)) ) ) ) # ( \inst1|inst|hp_count\(3) & ( !\inst1|inst|hp_count\(2) & ( !\inst1|inst|Equal0~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000010000000100001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_hp_count\(1),
	datab => \inst1|inst|ALT_INV_hp_count\(0),
	datac => \inst1|inst|ALT_INV_Equal0~2_combout\,
	datae => \inst1|inst|ALT_INV_hp_count\(3),
	dataf => \inst1|inst|ALT_INV_hp_count\(2),
	combout => \inst1|inst|hp_count~3_combout\);

-- Location: FF_X43_Y17_N23
\inst1|inst|hp_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|hp_count~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hp_count\(3));

-- Location: LABCELL_X43_Y17_N24
\inst1|inst|hp_count~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|hp_count~4_combout\ = ( \inst1|inst|hp_count\(4) & ( \inst1|inst|hp_count\(2) & ( (!\inst1|inst|Equal0~2_combout\ & ((!\inst1|inst|hp_count\(1)) # ((!\inst1|inst|hp_count\(0)) # (!\inst1|inst|hp_count\(3))))) ) ) ) # ( 
-- !\inst1|inst|hp_count\(4) & ( \inst1|inst|hp_count\(2) & ( (\inst1|inst|hp_count\(1) & (\inst1|inst|hp_count\(0) & (\inst1|inst|hp_count\(3) & !\inst1|inst|Equal0~2_combout\))) ) ) ) # ( \inst1|inst|hp_count\(4) & ( !\inst1|inst|hp_count\(2) & ( 
-- !\inst1|inst|Equal0~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000001000000001111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_hp_count\(1),
	datab => \inst1|inst|ALT_INV_hp_count\(0),
	datac => \inst1|inst|ALT_INV_hp_count\(3),
	datad => \inst1|inst|ALT_INV_Equal0~2_combout\,
	datae => \inst1|inst|ALT_INV_hp_count\(4),
	dataf => \inst1|inst|ALT_INV_hp_count\(2),
	combout => \inst1|inst|hp_count~4_combout\);

-- Location: FF_X43_Y17_N26
\inst1|inst|hp_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|hp_count~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hp_count\(4));

-- Location: LABCELL_X43_Y17_N6
\inst1|inst|hs_count[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|hs_count[4]~1_combout\ = ( \inst1|inst|hp_count\(3) & ( \inst1|inst|hp_count\(2) & ( ((\inst1|inst|hp_count\(4) & (\inst1|inst|hp_count\(1) & \inst1|inst|hp_count[0]~DUPLICATE_q\))) # (\inst1|inst|Equal0~2_combout\) ) ) ) # ( 
-- !\inst1|inst|hp_count\(3) & ( \inst1|inst|hp_count\(2) & ( \inst1|inst|Equal0~2_combout\ ) ) ) # ( \inst1|inst|hp_count\(3) & ( !\inst1|inst|hp_count\(2) & ( \inst1|inst|Equal0~2_combout\ ) ) ) # ( !\inst1|inst|hp_count\(3) & ( !\inst1|inst|hp_count\(2) & 
-- ( \inst1|inst|Equal0~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_hp_count\(4),
	datab => \inst1|inst|ALT_INV_Equal0~2_combout\,
	datac => \inst1|inst|ALT_INV_hp_count\(1),
	datad => \inst1|inst|ALT_INV_hp_count[0]~DUPLICATE_q\,
	datae => \inst1|inst|ALT_INV_hp_count\(3),
	dataf => \inst1|inst|ALT_INV_hp_count\(2),
	combout => \inst1|inst|hs_count[4]~1_combout\);

-- Location: FF_X37_Y17_N25
\inst1|inst|hs_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|hs_count~0_combout\,
	ena => \inst1|inst|hs_count[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hs_count\(0));

-- Location: FF_X37_Y17_N59
\inst1|inst|hs_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|hs_count~2_combout\,
	ena => \inst1|inst|hs_count[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hs_count\(1));

-- Location: LABCELL_X37_Y17_N57
\inst1|inst|hs_count~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|hs_count~2_combout\ = ( !\inst1|inst|hs_count\(1) & ( \inst1|inst|hs_count\(0) & ( (!\inst1|inst|Equal0~0_combout\) # ((!\inst1|inst|signalGeneration~0_combout\) # (!\inst1|inst|Equal0~1_combout\)) ) ) ) # ( \inst1|inst|hs_count\(1) & ( 
-- !\inst1|inst|hs_count\(0) & ( (!\inst1|inst|Equal0~0_combout\) # ((!\inst1|inst|signalGeneration~0_combout\) # (!\inst1|inst|Equal0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101111111011111110111111100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_Equal0~0_combout\,
	datab => \inst1|inst|ALT_INV_signalGeneration~0_combout\,
	datac => \inst1|inst|ALT_INV_Equal0~1_combout\,
	datae => \inst1|inst|ALT_INV_hs_count\(1),
	dataf => \inst1|inst|ALT_INV_hs_count\(0),
	combout => \inst1|inst|hs_count~2_combout\);

-- Location: FF_X37_Y17_N58
\inst1|inst|hs_count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|hs_count~2_combout\,
	ena => \inst1|inst|hs_count[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hs_count[1]~DUPLICATE_q\);

-- Location: FF_X37_Y17_N38
\inst1|inst|hs_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|hs_count~3_combout\,
	ena => \inst1|inst|hs_count[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hs_count\(2));

-- Location: LABCELL_X37_Y17_N36
\inst1|inst|hs_count~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|hs_count~3_combout\ = ( \inst1|inst|hs_count\(2) & ( \inst1|inst|hs_count\(0) & ( (!\inst1|inst|hs_count\(1) & ((!\inst1|inst|signalGeneration~0_combout\) # ((!\inst1|inst|Equal0~0_combout\) # (!\inst1|inst|Equal0~1_combout\)))) ) ) ) # ( 
-- !\inst1|inst|hs_count\(2) & ( \inst1|inst|hs_count\(0) & ( (\inst1|inst|hs_count\(1) & ((!\inst1|inst|signalGeneration~0_combout\) # ((!\inst1|inst|Equal0~0_combout\) # (!\inst1|inst|Equal0~1_combout\)))) ) ) ) # ( \inst1|inst|hs_count\(2) & ( 
-- !\inst1|inst|hs_count\(0) & ( (!\inst1|inst|signalGeneration~0_combout\) # ((!\inst1|inst|Equal0~0_combout\) # (!\inst1|inst|Equal0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111101000110011001100101100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_signalGeneration~0_combout\,
	datab => \inst1|inst|ALT_INV_hs_count\(1),
	datac => \inst1|inst|ALT_INV_Equal0~0_combout\,
	datad => \inst1|inst|ALT_INV_Equal0~1_combout\,
	datae => \inst1|inst|ALT_INV_hs_count\(2),
	dataf => \inst1|inst|ALT_INV_hs_count\(0),
	combout => \inst1|inst|hs_count~3_combout\);

-- Location: FF_X37_Y17_N37
\inst1|inst|hs_count[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|hs_count~3_combout\,
	ena => \inst1|inst|hs_count[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hs_count[2]~DUPLICATE_q\);

-- Location: FF_X37_Y17_N20
\inst1|inst|hs_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|hs_count~4_combout\,
	ena => \inst1|inst|hs_count[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hs_count\(3));

-- Location: LABCELL_X37_Y17_N18
\inst1|inst|hs_count~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|hs_count~4_combout\ = ( \inst1|inst|hs_count\(3) & ( \inst1|inst|hs_count\(0) & ( (!\inst1|inst|Equal0~2_combout\ & ((!\inst1|inst|hs_count\(1)) # (!\inst1|inst|hs_count\(2)))) ) ) ) # ( !\inst1|inst|hs_count\(3) & ( \inst1|inst|hs_count\(0) & 
-- ( (\inst1|inst|hs_count\(1) & (\inst1|inst|hs_count\(2) & !\inst1|inst|Equal0~2_combout\)) ) ) ) # ( \inst1|inst|hs_count\(3) & ( !\inst1|inst|hs_count\(0) & ( !\inst1|inst|Equal0~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000011000000001111110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|ALT_INV_hs_count\(1),
	datac => \inst1|inst|ALT_INV_hs_count\(2),
	datad => \inst1|inst|ALT_INV_Equal0~2_combout\,
	datae => \inst1|inst|ALT_INV_hs_count\(3),
	dataf => \inst1|inst|ALT_INV_hs_count\(0),
	combout => \inst1|inst|hs_count~4_combout\);

-- Location: FF_X37_Y17_N19
\inst1|inst|hs_count[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|hs_count~4_combout\,
	ena => \inst1|inst|hs_count[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hs_count[3]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y17_N0
\inst1|inst|hs_count~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|hs_count~5_combout\ = ( \inst1|inst|hs_count\(4) & ( \inst1|inst|hs_count\(0) & ( (!\inst1|inst|Equal0~2_combout\ & ((!\inst1|inst|hs_count\(2)) # ((!\inst1|inst|hs_count\(1)) # (!\inst1|inst|hs_count\(3))))) ) ) ) # ( 
-- !\inst1|inst|hs_count\(4) & ( \inst1|inst|hs_count\(0) & ( (\inst1|inst|hs_count\(2) & (\inst1|inst|hs_count\(1) & (\inst1|inst|hs_count\(3) & !\inst1|inst|Equal0~2_combout\))) ) ) ) # ( \inst1|inst|hs_count\(4) & ( !\inst1|inst|hs_count\(0) & ( 
-- !\inst1|inst|Equal0~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000001000000001111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_hs_count\(2),
	datab => \inst1|inst|ALT_INV_hs_count\(1),
	datac => \inst1|inst|ALT_INV_hs_count\(3),
	datad => \inst1|inst|ALT_INV_Equal0~2_combout\,
	datae => \inst1|inst|ALT_INV_hs_count\(4),
	dataf => \inst1|inst|ALT_INV_hs_count\(0),
	combout => \inst1|inst|hs_count~5_combout\);

-- Location: FF_X37_Y17_N1
\inst1|inst|hs_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|hs_count~5_combout\,
	ena => \inst1|inst|hs_count[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hs_count\(4));

-- Location: LABCELL_X40_Y19_N36
\inst1|inst|vs_count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|vs_count~0_combout\ = (!\inst1|inst|vs_count\(0) & ((!\inst1|inst|signalGeneration~3_combout\) # (\inst1|inst|signalGeneration~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100000000110111010000000011011101000000001101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_signalGeneration~2_combout\,
	datab => \inst1|inst|ALT_INV_signalGeneration~3_combout\,
	datad => \inst1|inst|ALT_INV_vs_count\(0),
	combout => \inst1|inst|vs_count~0_combout\);

-- Location: LABCELL_X40_Y19_N51
\inst1|inst|vp_count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|vp_count~0_combout\ = (!\inst1|inst|vp_count\(0) & ((!\inst1|inst|signalGeneration~3_combout\) # (\inst1|inst|signalGeneration~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100000000101110110000000010111011000000001011101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_signalGeneration~3_combout\,
	datab => \inst1|inst|ALT_INV_signalGeneration~2_combout\,
	datad => \inst1|inst|ALT_INV_vp_count\(0),
	combout => \inst1|inst|vp_count~0_combout\);

-- Location: FF_X40_Y19_N53
\inst1|inst|vp_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|vp_count~0_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vp_count\(0));

-- Location: LABCELL_X40_Y19_N57
\inst1|inst|vp_count~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|vp_count~4_combout\ = ( \inst1|inst|signalGeneration~3_combout\ & ( (\inst1|inst|signalGeneration~2_combout\ & (!\inst1|inst|vp_count\(0) $ (!\inst1|inst|vp_count\(1)))) ) ) # ( !\inst1|inst|signalGeneration~3_combout\ & ( 
-- !\inst1|inst|vp_count\(0) $ (!\inst1|inst|vp_count\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101000010001001000100001000100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_vp_count\(0),
	datab => \inst1|inst|ALT_INV_signalGeneration~2_combout\,
	datad => \inst1|inst|ALT_INV_vp_count\(1),
	dataf => \inst1|inst|ALT_INV_signalGeneration~3_combout\,
	combout => \inst1|inst|vp_count~4_combout\);

-- Location: FF_X40_Y19_N59
\inst1|inst|vp_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|vp_count~4_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vp_count\(1));

-- Location: FF_X40_Y19_N58
\inst1|inst|vp_count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|vp_count~4_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vp_count[1]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y19_N54
\inst1|inst|vp_count~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|vp_count~3_combout\ = ( \inst1|inst|vp_count[1]~DUPLICATE_q\ & ( (!\inst1|inst|signalGeneration~2_combout\ & (!\inst1|inst|signalGeneration~3_combout\ & (!\inst1|inst|vp_count\(0) $ (!\inst1|inst|vp_count\(2))))) # 
-- (\inst1|inst|signalGeneration~2_combout\ & (!\inst1|inst|vp_count\(0) $ (((!\inst1|inst|vp_count\(2)))))) ) ) # ( !\inst1|inst|vp_count[1]~DUPLICATE_q\ & ( (\inst1|inst|vp_count\(2) & ((!\inst1|inst|signalGeneration~3_combout\) # 
-- (\inst1|inst|signalGeneration~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000000001111001101010001101000100101000110100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_vp_count\(0),
	datab => \inst1|inst|ALT_INV_signalGeneration~2_combout\,
	datac => \inst1|inst|ALT_INV_signalGeneration~3_combout\,
	datad => \inst1|inst|ALT_INV_vp_count\(2),
	dataf => \inst1|inst|ALT_INV_vp_count[1]~DUPLICATE_q\,
	combout => \inst1|inst|vp_count~3_combout\);

-- Location: FF_X40_Y19_N56
\inst1|inst|vp_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|vp_count~3_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vp_count\(2));

-- Location: LABCELL_X40_Y19_N24
\inst1|inst|vp_count~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|vp_count~2_combout\ = ( \inst1|inst|vp_count\(3) & ( \inst1|inst|vp_count\(2) & ( (!\inst1|inst|vp_count\(0) & (((!\inst1|inst|signalGeneration~3_combout\)) # (\inst1|inst|signalGeneration~2_combout\))) # (\inst1|inst|vp_count\(0) & 
-- (!\inst1|inst|vp_count\(1) & ((!\inst1|inst|signalGeneration~3_combout\) # (\inst1|inst|signalGeneration~2_combout\)))) ) ) ) # ( !\inst1|inst|vp_count\(3) & ( \inst1|inst|vp_count\(2) & ( (\inst1|inst|vp_count\(0) & (\inst1|inst|vp_count\(1) & 
-- ((!\inst1|inst|signalGeneration~3_combout\) # (\inst1|inst|signalGeneration~2_combout\)))) ) ) ) # ( \inst1|inst|vp_count\(3) & ( !\inst1|inst|vp_count\(2) & ( (!\inst1|inst|signalGeneration~3_combout\) # (\inst1|inst|signalGeneration~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111111001100000000010100011111001110100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_vp_count\(0),
	datab => \inst1|inst|ALT_INV_signalGeneration~2_combout\,
	datac => \inst1|inst|ALT_INV_signalGeneration~3_combout\,
	datad => \inst1|inst|ALT_INV_vp_count\(1),
	datae => \inst1|inst|ALT_INV_vp_count\(3),
	dataf => \inst1|inst|ALT_INV_vp_count\(2),
	combout => \inst1|inst|vp_count~2_combout\);

-- Location: FF_X40_Y19_N26
\inst1|inst|vp_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|vp_count~2_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vp_count\(3));

-- Location: LABCELL_X40_Y19_N15
\inst1|inst|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Equal3~1_combout\ = ( \inst1|inst|vp_count\(1) & ( \inst1|inst|vp_count\(0) & ( (\inst1|inst|vp_count\(3) & \inst1|inst|vp_count\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_vp_count\(3),
	datac => \inst1|inst|ALT_INV_vp_count\(2),
	datae => \inst1|inst|ALT_INV_vp_count\(1),
	dataf => \inst1|inst|ALT_INV_vp_count\(0),
	combout => \inst1|inst|Equal3~1_combout\);

-- Location: LABCELL_X40_Y19_N6
\inst1|inst|vp_count~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|vp_count~1_combout\ = ( \inst1|inst|Equal3~1_combout\ & ( (!\inst1|inst|vp_count\(4) & ((!\inst1|inst|signalGeneration~3_combout\) # (\inst1|inst|signalGeneration~2_combout\))) ) ) # ( !\inst1|inst|Equal3~1_combout\ & ( 
-- (\inst1|inst|vp_count\(4) & ((!\inst1|inst|signalGeneration~3_combout\) # (\inst1|inst|signalGeneration~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000001011101110111011000000001011101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_signalGeneration~3_combout\,
	datab => \inst1|inst|ALT_INV_signalGeneration~2_combout\,
	datad => \inst1|inst|ALT_INV_vp_count\(4),
	dataf => \inst1|inst|ALT_INV_Equal3~1_combout\,
	combout => \inst1|inst|vp_count~1_combout\);

-- Location: FF_X40_Y19_N7
\inst1|inst|vp_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|vp_count~1_combout\,
	ena => \inst1|inst|v_count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vp_count\(4));

-- Location: LABCELL_X40_Y19_N45
\inst1|inst|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Equal3~0_combout\ = ( \inst1|inst|vp_count\(4) & ( \inst1|inst|vp_count\(3) & ( (\inst1|inst|vp_count\(0) & (\inst1|inst|vp_count\(1) & \inst1|inst|vp_count\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_vp_count\(0),
	datab => \inst1|inst|ALT_INV_vp_count\(1),
	datac => \inst1|inst|ALT_INV_vp_count\(2),
	datae => \inst1|inst|ALT_INV_vp_count\(4),
	dataf => \inst1|inst|ALT_INV_vp_count\(3),
	combout => \inst1|inst|Equal3~0_combout\);

-- Location: LABCELL_X40_Y19_N9
\inst1|inst|vs_count[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|vs_count[0]~1_combout\ = (!\inst1|inst|signalGeneration~3_combout\ & (((\inst1|inst|Equal2~0_combout\ & \inst1|inst|Equal3~0_combout\)))) # (\inst1|inst|signalGeneration~3_combout\ & ((!\inst1|inst|signalGeneration~2_combout\) # 
-- ((\inst1|inst|Equal2~0_combout\ & \inst1|inst|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001001111010001000100111101000100010011110100010001001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_signalGeneration~3_combout\,
	datab => \inst1|inst|ALT_INV_signalGeneration~2_combout\,
	datac => \inst1|inst|ALT_INV_Equal2~0_combout\,
	datad => \inst1|inst|ALT_INV_Equal3~0_combout\,
	combout => \inst1|inst|vs_count[0]~1_combout\);

-- Location: FF_X40_Y19_N37
\inst1|inst|vs_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|vs_count~0_combout\,
	ena => \inst1|inst|vs_count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vs_count\(0));

-- Location: FF_X40_Y19_N38
\inst1|inst|vs_count[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|vs_count~0_combout\,
	ena => \inst1|inst|vs_count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vs_count[0]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y19_N33
\inst1|inst|vs_count~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|vs_count~2_combout\ = ( \inst1|inst|signalGeneration~3_combout\ & ( (\inst1|inst|signalGeneration~2_combout\ & (!\inst1|inst|vs_count[0]~DUPLICATE_q\ $ (!\inst1|inst|vs_count\(1)))) ) ) # ( !\inst1|inst|signalGeneration~3_combout\ & ( 
-- !\inst1|inst|vs_count[0]~DUPLICATE_q\ $ (!\inst1|inst|vs_count\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101000000101000010100000010100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_vs_count[0]~DUPLICATE_q\,
	datac => \inst1|inst|ALT_INV_signalGeneration~2_combout\,
	datad => \inst1|inst|ALT_INV_vs_count\(1),
	dataf => \inst1|inst|ALT_INV_signalGeneration~3_combout\,
	combout => \inst1|inst|vs_count~2_combout\);

-- Location: FF_X40_Y19_N34
\inst1|inst|vs_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|vs_count~2_combout\,
	ena => \inst1|inst|vs_count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vs_count\(1));

-- Location: FF_X40_Y19_N32
\inst1|inst|vs_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|vs_count~3_combout\,
	ena => \inst1|inst|vs_count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vs_count\(2));

-- Location: LABCELL_X40_Y19_N30
\inst1|inst|vs_count~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|vs_count~3_combout\ = ( \inst1|inst|vs_count\(1) & ( (!\inst1|inst|signalGeneration~3_combout\ & (!\inst1|inst|vs_count[0]~DUPLICATE_q\ $ (((!\inst1|inst|vs_count\(2)))))) # (\inst1|inst|signalGeneration~3_combout\ & 
-- (\inst1|inst|signalGeneration~2_combout\ & (!\inst1|inst|vs_count[0]~DUPLICATE_q\ $ (!\inst1|inst|vs_count\(2))))) ) ) # ( !\inst1|inst|vs_count\(1) & ( (\inst1|inst|vs_count\(2) & ((!\inst1|inst|signalGeneration~3_combout\) # 
-- (\inst1|inst|signalGeneration~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001111000000001100111101000101100010100100010110001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_vs_count[0]~DUPLICATE_q\,
	datab => \inst1|inst|ALT_INV_signalGeneration~3_combout\,
	datac => \inst1|inst|ALT_INV_signalGeneration~2_combout\,
	datad => \inst1|inst|ALT_INV_vs_count\(2),
	dataf => \inst1|inst|ALT_INV_vs_count\(1),
	combout => \inst1|inst|vs_count~3_combout\);

-- Location: FF_X40_Y19_N31
\inst1|inst|vs_count[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|vs_count~3_combout\,
	ena => \inst1|inst|vs_count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vs_count[2]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y19_N0
\inst1|inst|vs_count~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|vs_count~4_combout\ = ( \inst1|inst|vs_count\(3) & ( \inst1|inst|vs_count\(1) & ( (!\inst1|inst|vs_count[0]~DUPLICATE_q\ & ((!\inst1|inst|signalGeneration~3_combout\) # ((\inst1|inst|signalGeneration~2_combout\)))) # 
-- (\inst1|inst|vs_count[0]~DUPLICATE_q\ & (!\inst1|inst|vs_count\(2) & ((!\inst1|inst|signalGeneration~3_combout\) # (\inst1|inst|signalGeneration~2_combout\)))) ) ) ) # ( !\inst1|inst|vs_count\(3) & ( \inst1|inst|vs_count\(1) & ( 
-- (\inst1|inst|vs_count[0]~DUPLICATE_q\ & (\inst1|inst|vs_count\(2) & ((!\inst1|inst|signalGeneration~3_combout\) # (\inst1|inst|signalGeneration~2_combout\)))) ) ) ) # ( \inst1|inst|vs_count\(3) & ( !\inst1|inst|vs_count\(1) & ( 
-- (!\inst1|inst|signalGeneration~3_combout\) # (\inst1|inst|signalGeneration~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000010001011100111110001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_vs_count[0]~DUPLICATE_q\,
	datab => \inst1|inst|ALT_INV_signalGeneration~3_combout\,
	datac => \inst1|inst|ALT_INV_signalGeneration~2_combout\,
	datad => \inst1|inst|ALT_INV_vs_count\(2),
	datae => \inst1|inst|ALT_INV_vs_count\(3),
	dataf => \inst1|inst|ALT_INV_vs_count\(1),
	combout => \inst1|inst|vs_count~4_combout\);

-- Location: FF_X40_Y19_N1
\inst1|inst|vs_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|vs_count~4_combout\,
	ena => \inst1|inst|vs_count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vs_count\(3));

-- Location: LABCELL_X40_Y19_N21
\inst1|inst|Add4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Add4~0_combout\ = ( \inst1|inst|vs_count\(3) & ( (\inst1|inst|vs_count[2]~DUPLICATE_q\ & (\inst1|inst|vs_count\(1) & \inst1|inst|vs_count[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_vs_count[2]~DUPLICATE_q\,
	datac => \inst1|inst|ALT_INV_vs_count\(1),
	datad => \inst1|inst|ALT_INV_vs_count[0]~DUPLICATE_q\,
	dataf => \inst1|inst|ALT_INV_vs_count\(3),
	combout => \inst1|inst|Add4~0_combout\);

-- Location: LABCELL_X40_Y19_N18
\inst1|inst|vs_count~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|vs_count~5_combout\ = ( \inst1|inst|Add4~0_combout\ & ( (!\inst1|inst|vs_count\(4) & ((!\inst1|inst|signalGeneration~3_combout\) # (\inst1|inst|signalGeneration~2_combout\))) ) ) # ( !\inst1|inst|Add4~0_combout\ & ( (\inst1|inst|vs_count\(4) & 
-- ((!\inst1|inst|signalGeneration~3_combout\) # (\inst1|inst|signalGeneration~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001111000000001100111111001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|ALT_INV_signalGeneration~3_combout\,
	datac => \inst1|inst|ALT_INV_signalGeneration~2_combout\,
	datad => \inst1|inst|ALT_INV_vs_count\(4),
	dataf => \inst1|inst|ALT_INV_Add4~0_combout\,
	combout => \inst1|inst|vs_count~5_combout\);

-- Location: FF_X40_Y19_N19
\inst1|inst|vs_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|vs_count~5_combout\,
	ena => \inst1|inst|vs_count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vs_count\(4));

-- Location: M10K_X41_Y18_N0
\inst1|inst|FGLayout|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ForegroundLayout.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGLayout|altsyncram_ik24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 768,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 10,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 768,
	port_b_logical_ram_width => 5,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|inst|comb~1_combout\,
	portbre => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	clk1 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|comb~1_combout\,
	portadatain => \inst1|inst|FGLayout|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst1|inst|FGLayout|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst1|inst|FGLayout|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst1|inst|FGLayout|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X47_Y21_N33
\inst1|inst|FGPixels|auto_generated|rden_decode|w_anode95w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode95w\(2) = ( \inst1|inst|FGLayout|auto_generated|q_b\(4) & ( !\inst1|inst|FGLayout|auto_generated|q_b\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|inst|FGLayout|auto_generated|ALT_INV_q_b\(4),
	dataf => \inst1|inst|FGLayout|auto_generated|ALT_INV_q_b\(3),
	combout => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode95w\(2));

-- Location: LABCELL_X43_Y17_N15
\inst1|inst|hp_count_d1[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|hp_count_d1[0]~feeder_combout\ = ( \inst1|inst|hp_count[0]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|inst|ALT_INV_hp_count[0]~DUPLICATE_q\,
	combout => \inst1|inst|hp_count_d1[0]~feeder_combout\);

-- Location: FF_X43_Y17_N16
\inst1|inst|hp_count_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|hp_count_d1[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hp_count_d1\(0));

-- Location: FF_X43_Y17_N55
\inst1|inst|hp_count_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst1|inst|hp_count\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hp_count_d1\(1));

-- Location: FF_X43_Y17_N41
\inst1|inst|hp_count_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst1|inst|hp_count\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hp_count_d1\(2));

-- Location: FF_X43_Y17_N31
\inst1|inst|hp_count_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst1|inst|hp_count\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hp_count_d1\(3));

-- Location: FF_X43_Y17_N4
\inst1|inst|hp_count_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst1|inst|hp_count\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|hp_count_d1\(4));

-- Location: FF_X40_Y19_N14
\inst1|inst|vp_count_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst1|inst|vp_count\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vp_count_d1\(0));

-- Location: FF_X40_Y21_N34
\inst1|inst|vp_count_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst1|inst|vp_count[1]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vp_count_d1\(1));

-- Location: FF_X46_Y19_N37
\inst1|inst|vp_count_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst1|inst|vp_count\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vp_count_d1\(2));

-- Location: FF_X40_Y19_N43
\inst1|inst|vp_count_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst1|inst|vp_count\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vp_count_d1\(3));

-- Location: FF_X46_Y19_N32
\inst1|inst|vp_count_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst1|inst|vp_count\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|vp_count_d1\(4));

-- Location: M10K_X58_Y23_N0
\inst1|inst|FGPixels|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000000800000000000000000000000400080000000000000000000000000000000000100000000000000000000000E0000120080005F000000B7400001FBE20003FFC000039CC000038C410023DEE000C1FFC00381FF800F00FF85FE003F05FC000005F00000000000000000000000000008241000082410000A2450000A2450000A3C50000A3C50000A3C5000083C10000A3C50000A3C5000083C10000A3C50000A3C5000083C10000A3C50000A3C5000083C10000A3C50000A3C5000083C10000A3C50000A3C5000083C10000A3C50000A3C5000083C10000A3C50000A3C5000003C000001008000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000FFFFFFF000000000DB6DB7C2000000000000000000000001FFFFFFF1FFFFFF01FFFFFF01FFFFFFF0000000000000000200000000DB6DB7C000000000FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000001008000003C00000A3C50000A3C5000083C10000A3C50000A3C5000083C10000A3C50000A3C5000083C10000A3C50000A3C5000083C10000A3C50000A3C5000083C10000A3C50000A3C5000083C10000A3C50000A3C5000083C10000A3C50000A3C50000A3C50000A2450000A245000082410000824100",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000FFFFFFF0000000003EDB6DB0000000040000000000000000FFFFFFF80FFFFFF80FFFFFF8FFFFFFF80000000000000000000000043EDB6DB000000000FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000C0030000C0030000E0070000E0070000E0070000E0070000E0070000C0030000E0070000E0070000C0030000E0070000E0070000C0030000E0070000E0070000C0030000E0070000E0070000C0030000E0070000E0070000C0030000E0070000E0070000C0030000E0070000E0070000400200001248000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000FFFFFFF1FFFFFFF0DB6DB7C200000000000000000000000200000000000000000000000200000000000000000000000200000000DB6DB7C1FFFFFFF0FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000001248000040020000E0070000E0070000C0030000E0070000E0070000C0030000E0070000E0070000C0030000E0070000E0070000C0030000E0070000E0070000C0030000E0070000E0070000C0030000E0070000E0070000C0030000E0070000E0070000E0070000E0070000E0070000C0030000C00300",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ForegroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode95w\(2),
	portaaddr => \inst1|inst|FGPixels|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|FGPixels|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y21_N9
\inst1|inst|FGPixels|auto_generated|address_reg_a[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|FGPixels|auto_generated|address_reg_a[0]~feeder_combout\ = ( \inst1|inst|FGLayout|auto_generated|q_b\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|inst|FGLayout|auto_generated|ALT_INV_q_b\(3),
	combout => \inst1|inst|FGPixels|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X47_Y21_N10
\inst1|inst|FGPixels|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst1|inst|FGPixels|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|FGPixels|auto_generated|address_reg_a\(0));

-- Location: MLABCELL_X47_Y21_N27
\inst1|inst|FGPixels|auto_generated|rden_decode|w_anode86w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode86w\(2) = ( !\inst1|inst|FGLayout|auto_generated|q_b\(4) & ( \inst1|inst|FGLayout|auto_generated|q_b\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|inst|FGLayout|auto_generated|ALT_INV_q_b\(4),
	dataf => \inst1|inst|FGLayout|auto_generated|ALT_INV_q_b\(3),
	combout => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode86w\(2));

-- Location: M10K_X49_Y20_N0
\inst1|inst|FGPixels|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000000000000000000000000000000000FFFFFFF0FFFFFFF83EDB6DB0000000040000000000000000000000040000000000000000000000040000000000000000000000043EDB6DB0FFFFFFF8FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000002000000020000000200000002000000020000000200000003C0000000000000C00000010040000200E00000024000000200000002000000020000000200000002000000120000003A00000012000000020000000000000000000000000000",
	mem_init2 => "00000000000002000000020000000200000002000000020000000200000002000001C20000000000000001800000004000000020000000100000020000000200000002000000020000000200000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000045138400451444006494440054F44400551444004D1444004514440044F45F000000000000000000000000000000100000001800001FFC000010180000101000001000000010000000100000001000000010000000100000007C00000038000000100000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000045138400451444006494440054F44400551444004D1444004514440044F45F0000000000000000000000000008001000180018003FFFFC0018001800080010000000000000000000000000000382200004422000044320000442A0000442A00004426000044220000382200000000000000000000000000000000000000000000018000000180000001800000018000000180000007E000001FF800003FFC00007FFE0000FC7F0000FEFF0001FEFF8001FEFF8001FEFF8001FEFF8001FEFF8001FEFF8000FE7F0000FEFF00007FFE00003FFC00001FF8000007E00000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000001800000018000000180000001800000018000000420000003C000000FF000001FF800003E7C00007DBE00017BDE8000FB9F0000FB5F0000FADF0000F9DF00017BDE80007DBE00003E7C00001FF800000FF0000003C0000004200000000000000000000000000000000000000000000000000000000000008241000082410000A2450000A2450000A3C50000A3C50000A3C5000083C10000A3C50000A3C5000083C10000A3C5000083C10000A3C5000083C10000A0050000A1850000A0050000A0050000A1850000A0050000BC3D0000BFFD0000BFFD00001FF8000003C200000000000020040000000000001008000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ForegroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode86w\(2),
	portaaddr => \inst1|inst|FGPixels|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|FGPixels|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y21_N42
\inst1|inst|FGPixels|auto_generated|rden_decode|w_anode72w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode72w\(2) = ( !\inst1|inst|FGLayout|auto_generated|q_b\(4) & ( !\inst1|inst|FGLayout|auto_generated|q_b\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|inst|FGLayout|auto_generated|ALT_INV_q_b\(4),
	dataf => \inst1|inst|FGLayout|auto_generated|ALT_INV_q_b\(3),
	combout => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode72w\(2));

-- Location: M10K_X38_Y24_N0
\inst1|inst|FGPixels|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000000000000000000000000000000000000000000000000000000FFFFFF0000000008FFAB7C21E0000001E0000001E0000003C07FFF03C97FF003C97FF003C07FFF01E0000001E0000021E0000008FFAB7C0200000000FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000001008000000000000200400000000000003C200001FF80000BFFD0000BFFD0000BC3D0000A0050000A1850000A0050000A0050000A1850000A005000083C10000A3C5000083C10000A3C5000083C10000A3C50000A3C5000083C10000A3C50000A3C50000A3C50000A2450000A245000082410000824100",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000FFFFFF00000000403ED5FF10000007840000078000000780FFFE03C00FFE93C00FFE93C0FFFE03C00000078000000780000007843ED5FF1000000000FFFFFF00000000000000000000000000000000000000000000000000000000000000000000C0030000C0030000E0070000E0070000E0070000E0070000E0070000C0030000E0070000E0070000C0030000E0070000C0030000E0070000C0030000E0070000E1870000E0070000E0070000E1870000E0070000FC3F0000FFFF0000FFFF00005FFA000043C200000000000022440000000000001248000002400000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000FFFFFF03FFFFFF08FFAB7C21E0000001E0000001E000006BC0000003C9000003C900006BC0000001E0000001E0000021E0000008FFAB7C03FFFFFF00FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000024000001248000000000000224400000000000043C200005FFA0000FFFF0000FFFF0000FC3F0000E0070000E1870000E0070000E0070000E1870000E0070000C0030000E0070000C0030000E0070000C0030000E0070000E0070000C0030000E0070000E0070000E0070000E0070000E0070000C0030000C00300",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000FFFFFF00FFFFFFC03ED5FF10000007840000078000000780000003D6000093C0000093C0000003D60000078000000780000007843ED5FF10FFFFFFC0FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ForegroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode72w\(2),
	portaaddr => \inst1|inst|FGPixels|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|FGPixels|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: FF_X47_Y21_N49
\inst1|inst|FGPixels|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst1|inst|FGLayout|auto_generated|q_b\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|FGPixels|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X48_Y21_N21
\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ = ( \inst1|inst|FGPixels|auto_generated|address_reg_a\(1) & ( \inst1|inst|FGPixels|auto_generated|ram_block1a11~portadataout\ ) ) # ( !\inst1|inst|FGPixels|auto_generated|address_reg_a\(1) 
-- & ( (!\inst1|inst|FGPixels|auto_generated|address_reg_a\(0) & ((\inst1|inst|FGPixels|auto_generated|ram_block1a1~portadataout\))) # (\inst1|inst|FGPixels|auto_generated|address_reg_a\(0) & (\inst1|inst|FGPixels|auto_generated|ram_block1a6~portadataout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010101010101010100000011110011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	datab => \inst1|inst|FGPixels|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datad => \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datae => \inst1|inst|FGPixels|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\);

-- Location: M10K_X41_Y25_N0
\inst1|inst|FGPixels|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000003E0000007F800000F7C00001FFE000018C6000018C6000218C4000C1FFC00300FF800C007F01F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF80017FFE80017FFE80017FFE80017FFE8001FFFF8001FFFF80017FFE80017FFE80017FFE80017FFE8001FFFF8001FFFF80017FFE80017FFE80017FFE80017FFE8001FFFF8001FFFF80017FFE80017FFE80017FFE80017FFE8001FFFF8001FFFF8001FFFF8001FFFF8000FFFF00007FFE00001FF8000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000007FFFFFF0F8618611FFFFFFF1FFFFFFF3FFFFFFF3FFFFFFF3FFFFFFF3FFFFFFF3FFFFFFF3FFFFFFF3FFFFFFF3FFFFFFF3FFFFFFF3FFFFFFF1FFFFFFF1FFFFFFF0F86186107FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000001FF800007FFE0000FFFF0001FFFF8001FFFF8001FFFF8001FFFF80017FFE80017FFE80017FFE80017FFE8001FFFF8001FFFF80017FFE80017FFE80017FFE80017FFE8001FFFF8001FFFF80017FFE80017FFE80017FFE80017FFE8001FFFF8001FFFF80017FFE80017FFE80017FFE80017FFE8001FFFF80",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ForegroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode95w\(2),
	portaaddr => \inst1|inst|FGPixels|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|FGPixels|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y23_N0
\inst1|inst|FGPixels|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF80017FFE80017FFE80017FFE80017FFE8001FFFF8001FFFF80017FFE80017FFE80017FFE80017FFE8001FFFF8001FFFF80017FFE80017FFE80017FFE80017FFE8001FFFF8001FFFF8001FFFF8001FFFF8000C3C30000C0030000C0030000600600007C3E00003FFC00003FFC00001FF800001FF8000007E00000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000001FFFFF00FE186103FFFFFF0F1FFFFF3E1FFFFF3E1FFFFF7E1FFFFF7C3FFFFF7C3FFFFF7C3FFFFF7C3FFFFF7E1FFFFF3E1FFFFF3E1FFFFF0F1FFFFF03FFFFFF00FE1861001FFFFF00000000000000000000000000000000000000000000000000000000000000000007E000001FF800001FF800003FFC00003FFC00007C3E000060060000C0030000C0030000C3C30001FFFF8001FFFF8001FFFF8001FFFF80017FFE80017FFE80017FFE80017FFE8001FFFF8001FFFF80017FFE80017FFE80017FFE80017FFE8001FFFF8001FFFF80017FFE80017FFE80017FFE80017FFE8001FFFF80",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000FFFFF80086187F00FFFFFFC0FFFFF8F0FFFFF87CFFFFF87CFFFFF87EFFFFFC3EFFFFFC3EFFFFFC3EFFFFFC3EFFFFF87EFFFFF87CFFFFF87CFFFFF8F0FFFFFFC086187F00FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ForegroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode72w\(2),
	portaaddr => \inst1|inst|FGPixels|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|FGPixels|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y23_N0
\inst1|inst|FGPixels|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000FFFFFFE0861861F0FFFFFFF8FFFFFFF8FFFFFFFCFFFFFFFCFFFFFFFCFFFFFFFCFFFFFFFCFFFFFFFCFFFFFFFCFFFFFFFCFFFFFFFCFFFFFFFCFFFFFFF8FFFFFFF8861861F0FFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000002000000020000000200000002400000020000000200000002000000020000000000000000040000008E0000500C000042480000420800004206000042000000420000002380000003800000030000000200000001C00000000000000000000",
	mem_init2 => "000000000000200000002000000020000000200000003000000020000000200000000000000002000006000000040000000508000004204000043000000620C00003204000002040000020400000282000002000000020000000300000001C0000000000000000000000000000000000000000000000000000000000000000000000000000000000045138400451444006494440054F44400551444004D1444004514440044F45F000000000000000000000000000000100000001800001FFC000010180000101000001000000010000000100000001000000010000000100000007C00000038000000100000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000045138400451444006494440054F44400551444004D1444004514440044F45F0000000000000000000000000008001000180018003FFFFC0018001800080010000000000000000000000000000382200004422000044320000442A0000442A0000442600004422000038220000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C000000FF000001FF800003C7C00007EFE00007EFE0000FEFF0000FEFF0000FEFF0000FEFF00007EFE00007E7E00003EFC00001FF800000FF0000003C0000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ForegroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode86w\(2),
	portaaddr => \inst1|inst|FGPixels|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|FGPixels|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y21_N0
\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ = ( \inst1|inst|FGPixels|auto_generated|address_reg_a\(1) & ( \inst1|inst|FGPixels|auto_generated|ram_block1a9~portadataout\ & ( 
-- \inst1|inst|FGPixels|auto_generated|ram_block1a14~portadataout\ ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|address_reg_a\(1) & ( \inst1|inst|FGPixels|auto_generated|ram_block1a9~portadataout\ & ( (\inst1|inst|FGPixels|auto_generated|address_reg_a\(0)) 
-- # (\inst1|inst|FGPixels|auto_generated|ram_block1a4~portadataout\) ) ) ) # ( \inst1|inst|FGPixels|auto_generated|address_reg_a\(1) & ( !\inst1|inst|FGPixels|auto_generated|ram_block1a9~portadataout\ & ( 
-- \inst1|inst|FGPixels|auto_generated|ram_block1a14~portadataout\ ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|address_reg_a\(1) & ( !\inst1|inst|FGPixels|auto_generated|ram_block1a9~portadataout\ & ( 
-- (\inst1|inst|FGPixels|auto_generated|ram_block1a4~portadataout\ & !\inst1|inst|FGPixels|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010101010101010100111111001111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	datab => \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datac => \inst1|inst|FGPixels|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst1|inst|FGPixels|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	combout => \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\);

-- Location: M10K_X38_Y23_N0
\inst1|inst|FGPixels|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000000000000000000000000000000000000000000000000000079E79E0000000000FFFFFFF8FFFFFFF8FFFFFFFC0000000C000000040000000400000004000000040000000CFFFFFFFCFFFFFFF8FFFFFFF80000000079E79E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0000001E0000001E0000001E0000001E0000001A0000001E0000001E0000001FC000001FE00000FFF00001FFF00003F7F00002FE7000039A7000039E7000031E0000031E0000031E000000160000003E0000001E0000001E0000000000000000000000000000",
	mem_init2 => "00001C0000001E0000001E0000001E0000001E0000000E0000001E0000001E000001FE000003FC000001FF800003FFC00002F7E000039FB000038EF000019E3000001E3000001E3000001E300000160000001E0000001E0000000E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000045138400451444006494440054F44400551444004D1444004514440044F45F000000000000000000000000000000100000001800001FFC000010180000101000001000000010000000100000001000000010000000100000007C00000038000000100000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000045138400451444006494440054F44400551444004D1444004514440044F45F0000000000000000000000000008001000180018003FFFFC0018001800080010000000000000000000000000000382200004422000044320000442A0000442A00004426000044220000382200000000000000000000000000000000000000000000018000000180000001800000018000000180000007E000001FF800003FFC00007FFE0000FC7F0000FEFF0001FEFF8001FEFF8001FEFF8001FEFF8001FEFF8001FEFF8000FE7F0000FEFF00007FFE00003FFC00001FF8000007E00000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000001800000018000000180000001800000018000000000000003C000000FF000001FF800003E7C00007DBE00007BDE0000FB9F0000FB5F0000FADF0000F9DF00007BDE00007DBE00003E7C00001FF800000FF0000003C000000000000000000000000000000000000000000000000000000000000000000000781E0000F81F0000F81F0000F81F0000F81F0000781E0000781E0000F81F0000F81F0000F81F0000F81F0000781E0000781E0000F81F0000FC3F0000FFFF0000FFFF00007FFE00007FFE00007FFE00007FFE00007FFE00007FFE00007FFE00007FFE00007FFC00003FFC00001FF800001FF800000FF0000007E00000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ForegroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode86w\(2),
	portaaddr => \inst1|inst|FGPixels|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|FGPixels|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y21_N0
\inst1|inst|FGPixels|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000000800000000000000000000000400080000000000000000000000000000000000100000000000000000000000E00001E0080007F000000FFC00001FFE20003FFE000039CE000038C610023DEE000C1FFC00381FF800F00FF85FE003F05FC000005F0000000000000000000000000000781E0000F81F0000F81F0000F81F0000F81F0000781E0000781E0000F81F0000F81F0000F81F0000F81F0000781E0000781E0000F81F0000F81F0000F81F0000F81F0000781E0000781E0000F81F0000F81F0000F81F0000F81F0000781E0000781E0000781E0000781E0000781E00007C3E00000FF0000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000079E79E1FFFFFFF1FFFFFFF1FFFFFFF3FFFFFFF3000000020000000200000002000000020000000300000003FFFFFFF1FFFFFFF1FFFFFFF1FFFFFFF0079E79E00000000000000000000000000000000000000000000000000000000000000000000000000000000000FF000007C3E0000781E0000781E0000781E0000781E0000781E0000F81F0000F81F0000F81F0000F81F0000781E0000781E0000F81F0000F81F0000F81F0000F81F0000781E0000781E0000F81F0000F81F0000F81F0000F81F0000781E0000781E0000F81F0000F81F0000F81F0000F81F0000781E00",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000079E79E00FFFFFFF8FFFFFFF8FFFFFFF8FFFFFFFC0000000C000000040000000400000004000000040000000CFFFFFFFCFFFFFFF8FFFFFFF8FFFFFFF879E79E00000000000000000000000000000000000000000000000000000000000000000000381C0000B81D0000B81D0000B81D0000B81D0000381C0000381C0000B81D0000B81D0000B81D0000B81D0000381C0000381C0000B81D0000B81D0000B81D0000B81D0000381C0000381C0000B81D0000B81D0000B81D0000B81D0000381C0000381C0000381C0000381C0000381C00003C3C00000FF0000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000079E79E000000001FFFFFFF1FFFFFFF3FFFFFFF3000000020000000200000002000000020000000300000003FFFFFFF1FFFFFFF1FFFFFFF000000000079E79E00000000000000000000000000000000000000000000000000000000000000000000000000000000000FF000003C3C0000381C0000381C0000381C0000381C0000381C0000B81D0000B81D0000B81D0000B81D0000381C0000381C0000B81D0000B81D0000B81D0000B81D0000381C0000381C0000B81D0000B81D0000B81D0000B81D0000381C0000381C0000B81D0000B81D0000B81D0000B81D0000381C00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ForegroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode95w\(2),
	portaaddr => \inst1|inst|FGPixels|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|FGPixels|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y19_N0
\inst1|inst|FGPixels|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000001E79E03FFFFFF07FFFFFF1FFFFFFF3FFFFFFF7FFFC0007FFF80007FFF80007FFF80007FFF80007FFFC0003FFFFFFF1FFFFFFF07FFFFFF01FFFFFF0001E79E0000000000000000000000000000000000000000000000000000000000000000000000000007E000000FF000001FF800001FF800003FFC00007FFC00007FFE00007FFE00007FFE00007FFE00007FFE00007FFE00007FFE00007FFE0000FFFF0000FFFF0000FC3F0000F81F0000781E0000781E0000F81F0000F81F0000F81F0000F81F0000781E0000781E0000F81F0000F81F0000F81F0000F81F0000781E00",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000079E78000FFFFFF80FFFFFFE0FFFFFFF8FFFFFFFC0003FFFE0001FFFE0001FFFE0001FFFE0001FFFE0003FFFEFFFFFFFCFFFFFFF8FFFFFFE0FFFFFFC079E78000000000000000000000000000000000000000000000000000000000000000000000381C0000B81D0000B81D0000B81D0000B81D0000381C0000381C0000B81D0000B81D0000B81D0000B81D0000381C0000381C0000B81D0000BC3D0000BFFD0000BFFD00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00001FF800001FF800000FF0000007E00000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000001E79E0000000007FFFFFF1FFFFFFF3FFFFFFF7FFFC0007FFF80007FFF80007FFF80007FFF80007FFFC0003FFFFFFF1FFFFFFF07FFFFFF000000000001E79E0000000000000000000000000000000000000000000000000000000000000000000000000007E000000FF000001FF800001FF800003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC00003FFC0000BFFD0000BFFD0000BC3D0000B81D0000381C0000381C0000B81D0000B81D0000B81D0000B81D0000381C0000381C0000B81D0000B81D0000B81D0000B81D0000381C00",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000079E7800000000000FFFFFFE0FFFFFFF8FFFFFFFC0003FFFE0001FFFE0001FFFE0001FFFE0001FFFE0003FFFEFFFFFFFCFFFFFFF8FFFFFFE00000000079E7800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ForegroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode72w\(2),
	portaaddr => \inst1|inst|FGPixels|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|FGPixels|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y21_N48
\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ = ( \inst1|inst|FGPixels|auto_generated|address_reg_a\(1) & ( \inst1|inst|FGPixels|auto_generated|ram_block1a3~portadataout\ & ( 
-- \inst1|inst|FGPixels|auto_generated|ram_block1a13~portadataout\ ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|address_reg_a\(1) & ( \inst1|inst|FGPixels|auto_generated|ram_block1a3~portadataout\ & ( 
-- (!\inst1|inst|FGPixels|auto_generated|address_reg_a\(0)) # (\inst1|inst|FGPixels|auto_generated|ram_block1a8~portadataout\) ) ) ) # ( \inst1|inst|FGPixels|auto_generated|address_reg_a\(1) & ( !\inst1|inst|FGPixels|auto_generated|ram_block1a3~portadataout\ 
-- & ( \inst1|inst|FGPixels|auto_generated|ram_block1a13~portadataout\ ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|address_reg_a\(1) & ( !\inst1|inst|FGPixels|auto_generated|ram_block1a3~portadataout\ & ( 
-- (\inst1|inst|FGPixels|auto_generated|ram_block1a8~portadataout\ & \inst1|inst|FGPixels|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011110000111111011101110111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datab => \inst1|inst|FGPixels|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datae => \inst1|inst|FGPixels|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	combout => \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\);

-- Location: M10K_X49_Y21_N0
\inst1|inst|FGPixels|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000001FFFFF00FFFFFF0000000009E0548321E0000001E000001FFFFFFF03C000007FF6FFFF7FF6FFFF03C000001FFFFFFF01E0000021E0000009E054830200000000FFFFFF001FFFFF000000000000000000000000000000000000000000000000000000000000000000018000001188000005A0000025A4000005A0000007E200003FFC0000BFFD0000BFFD0000BDBD000185A180018421800185A1800185A180018421800185A18001A5A5800185A18001A5A5800185A18001A5A5800185A1800185A18001A5A5800185A1800185A1800185A1800185A1800185A18001A5A58001A5A580",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000FFFFF800FFFFFF0000000040C12A07900000078400000780FFFFFFF8000003C0FFFF6FFEFFFF6FFE000003C0FFFFFFF80000078000000784C12A079000000000FFFFFF00FFFFF8000000000000000000000000000000000000000000000000000000000001E5A78001E5A78001C5A38001C5A38001C4238001C4238001C4238001E4278001C4238001C4238001E4278001C4238001E4278001C4238001E4278001C5A38001C4238001C5A38001C5A38001C4238001C5A38000FDBF0000FFFF0000FFFF00007FFE000047E2000005A0000025A4000005A000001188000001800000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000001FFFFF00FFFFFF03FFFFFF09E0548321E0000001E000001FFFFFFF03C000007FF6800F7FF6800F03C000001FFFFFFF01E0000021E0000009E0548303FFFFFF00FFFFFF001FFFFF000000000000000000000000000000000000000000000000000000000000000000018000001188000005A0000025A4000005A0000047E200007FFE0000FFFF0000FFFF0000FDBF0001C5A38001C4238001C5A38001C5A38001C4238001C5A38001E4278001C4238001E4278001C4238001E4278001C4238001C4238001E4278001C4238001C4238001C4238001C5A38001C5A38001E5A78001E5A780",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000FFFFF800FFFFFF00FFFFFFC0C12A07900000078400000780FFFFFFF8000003C0F0016FFEF0016FFE000003C0FFFFFFF80000078000000784C12A0790FFFFFFC0FFFFFF00FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ForegroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode72w\(2),
	portaaddr => \inst1|inst|FGPixels|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|FGPixels|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y22_N0
\inst1|inst|FGPixels|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000FFFFFFE0FFFFFFF0FFFFFFF8C12492480000000400000000FFFFFFF000000000F0000004F000000400000000FFFFFFF00000000000000004C1249248FFFFFFF8FFFFFFF0FFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0000001C0000001C0000001C0000001C000000180000001C0000001C0000001C0000001FE000003FF00000FFF00001F7F00002FC700003987000039C7000031C0000031C0000031C000000140000003C0000001C0000001C0000000000000000000000000000",
	mem_init2 => "00001C0000001C0000001C0000001C0000001C0000000C0000001C0000001C0000003C000003FC000001FE000003FF800002F7C000039FA000038CF000019C3000001C3000001C3000001C300000140000001E0000001E0000000E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000045138400451444006494440054F44400551444004D1444004514440044F45F000000000000000000000000000000100000001800001FFC000010180000101000001000000010000000100000001000000010000000100000007C00000038000000100000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000045138400451444006494440054F44400551444004D1444004514440044F45F0000000000000000000000000008001000180018003FFFFC0018001800080010000000000000000000000000000382200004422000044320000442A0000442A00004426000044220000382200000000000000000000000000000000000000000000018000000180000001800000018000000180000007E000001FF800003FFC00007FFE0000FC7F0000FEFF0001FEFF8001FEFF8001FEFF8001FEFF8001FEFF8001FEFF8000FE7F0000FEFF00007FFE00003FFC00001FF8000007E00000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000001800000018000000180000001800000018000000000000003C000000FF000001FF800003E7C00007DBE00007BDE0000FB9F0000FB5F0000FADF0000F9DF00007BDE00007DBE00003E7C00001FF800000FF0000003C000000000000000000000000000000000000000000000000000000000000000000001A5A58001A5A5800185A1800185A1800185A1800185A1800185A18001A5A5800185A1800185A18001A5A5800185A18001A5A5800185A18001A5A5800185A180018421800185A1800185A180018421800185A18000BDBD0000BFFD0000BFFD00003FFC000007E2000005A0000025A4000005A000001188000001800000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ForegroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode86w\(2),
	portaaddr => \inst1|inst|FGPixels|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|FGPixels|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y25_N0
\inst1|inst|FGPixels|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000000800000000000000000000000400080000000000000000000000000000000000100000000000000000000000E00001E0080007F000000FFC00001FFE20003FFE000039CE000038C610023DEE000C1FFC00381FF800F00FF85FE003F05FC000005F0000000000000000000000000001A5A58001A5A5800185A1800185A1800185A1800185A1800185A18001A5A5800185A1800185A18001A5A5800185A1800185A18001A5A5800185A1800185A18001A5A5800185A1800185A18001A5A5800185A1800185A18001A5A5800185A1800185A18001A5A5800185A1800085A10000218400001188000000000000000000",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000007FFFFFF0FFFFFFF000000001249248320000000000000000FFFFFFF000000003FFFFFFF3FFFFFFF000000000FFFFFFF000000002000000012492483000000000FFFFFFF07FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000118800002184000085A1000185A18001A5A5800185A1800185A18001A5A5800185A1800185A18001A5A5800185A1800185A18001A5A5800185A1800185A18001A5A5800185A1800185A18001A5A5800185A1800185A18001A5A5800185A1800185A1800185A1800185A1800185A18001A5A58001A5A580",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000FFFFFFE0FFFFFFF000000000C12492480000000400000000FFFFFFF000000000FFFFFFFCFFFFFFFC00000000FFFFFFF00000000000000004C124924800000000FFFFFFF0FFFFFFE00000000000000000000000000000000000000000000000000000000001E5A78001E5A78001C5A38001C5A38001C4238001C4238001C4238001E4278001C4238001C4238001E4278001C4238001C4238001E4278001C4238001C4238001E4278001C4238001C4238001E4278001C4238001C4238001E4278001C4238001C4238001E4278001C4238000C4230000600600001188000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000007FFFFFF0FFFFFFF1FFFFFFF1249248320000000000000000FFFFFFF000000002000000F2000000F000000000FFFFFFF0000000020000000124924831FFFFFFF0FFFFFFF07FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000001188000060060000C4230001C4238001E4278001C4238001C4238001E4278001C4238001C4238001E4278001C4238001C4238001E4278001C4238001C4238001E4278001C4238001C4238001E4278001C4238001C4238001E4278001C4238001C4238001C4238001C5A38001C5A38001E5A78001E5A780",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ForegroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode95w\(2),
	portaaddr => \inst1|inst|FGPixels|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|FGPixels|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y21_N0
\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ = ( \inst1|inst|FGPixels|auto_generated|ram_block1a12~portadataout\ & ( \inst1|inst|FGPixels|auto_generated|address_reg_a\(0) & ( 
-- (\inst1|inst|FGPixels|auto_generated|ram_block1a7~portadataout\) # (\inst1|inst|FGPixels|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|ram_block1a12~portadataout\ & ( \inst1|inst|FGPixels|auto_generated|address_reg_a\(0) 
-- & ( (!\inst1|inst|FGPixels|auto_generated|address_reg_a\(1) & \inst1|inst|FGPixels|auto_generated|ram_block1a7~portadataout\) ) ) ) # ( \inst1|inst|FGPixels|auto_generated|ram_block1a12~portadataout\ & ( 
-- !\inst1|inst|FGPixels|auto_generated|address_reg_a\(0) & ( (\inst1|inst|FGPixels|auto_generated|address_reg_a\(1)) # (\inst1|inst|FGPixels|auto_generated|ram_block1a2~portadataout\) ) ) ) # ( 
-- !\inst1|inst|FGPixels|auto_generated|ram_block1a12~portadataout\ & ( !\inst1|inst|FGPixels|auto_generated|address_reg_a\(0) & ( (\inst1|inst|FGPixels|auto_generated|ram_block1a2~portadataout\ & !\inst1|inst|FGPixels|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datab => \inst1|inst|FGPixels|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datae => \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	dataf => \inst1|inst|FGPixels|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\);

-- Location: M10K_X41_Y24_N0
\inst1|inst|FGPixels|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000001FFFFF00FFFFFF000000000EFFAB7C3FFFFFFF3FFFFFFF61E000007FFFFFFF03C9000003C900007FFFFFFF61E000003FFFFFFF3FFFFFFF0EFFAB7C0200000000FFFFFF001FFFFF000000000000000000000000000000000000000000000000000000000000000000066000001E7800001A5800003A5C00003A5C00003BDE00001FF80000BFFD0000BFFD0000BE7D0001BA5D8001BBDD8001BA5D8001BA5D8001BBDD8001BA5D80019A598001BA5D80019A598001BA5D80019A598001BA5D8001BA5D80019A598001BA5D8001BA5D8001BA5D8001BA5D8001BA5D80019A5980019A5980",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000FFFFF800FFFFFF00000000403ED5FF70FFFFFFFCFFFFFFFC00000786FFFFFFFE000093C0000093C0FFFFFFFE00000786FFFFFFFCFFFFFFFC3ED5FF7000000000FFFFFF00FFFFF80000000000000000000000000000000000000000000000000000000000005A5A0000DA5B0000FA5F0000FA5F0000FBDF00007BDE00007BDE0000DBDB0000FBDF0000FBDF0000DBDB00007BDE00005BDA0000FBDF0000DBDB0000FA5F0000FBDF00007A5E00007A5E00007BDE00007A5E00007E7E00007FFE00007FFE00005FFA00007BDC00003A5C00001A5800001A5800000E70000006600000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000001E79E03FFFFFF06FFAB7C1FFFFFFF3FFFFFFF61E000007FFFFFFF03C97FF003C97FF07FFFFFFF61E000003FFFFFFF1FFFFFFF06FFAB7C01FFFFFF0001E79E00000000000000000000000000000000000000000000000000000000000000000000000000066000000E7000001A5800001A5800003A5C00007BDC00005FFA00007FFE00007FFE00007E7E00007A5E00007BDE00007A5E00007A5E0000FBDF0000FA5F0000DBDB0000FBDF00005BDA00007BDE0000DBDB0000FBDF0000FBDF0000DBDB00007BDE00007BDE0000FBDF0000FA5F0000FA5F0000DA5B00005A5A00",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000079E78000FFFFFF803ED5FF60FFFFFFF8FFFFFFFC00000786FFFFFFFE0FFE93C00FFE93C0FFFFFFFE00000786FFFFFFFCFFFFFFF83ED5FF60FFFFFFC079E7800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ForegroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode72w\(2),
	portaaddr => \inst1|inst|FGPixels|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|FGPixels|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y18_N0
\inst1|inst|FGPixels|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000000000000000000000000000000000000000000000000000079E79E00FFFFFFF83EDB6DB0FFFFFFF8FFFFFFFC0000000CFFFFFFFC0FFFFFF80FFFFFF8FFFFFFFC0000000CFFFFFFFCFFFFFFF83EDB6DB0FFFFFFF879E79E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0000001C0000001C0000001C0000001C000000180000001C0000001C0000001C0000001FE000003FF00000FFF00001F7B00002FC700003987000039C7000031C0000031C0000031C000000140000002C0000001C0000001C0000000000000000000000000000",
	mem_init2 => "00001C0000001C0000001C0000001C0000001C0000000C0000001C0000001C0000003C000003FC000001FE000003FF800002F7C000039FA000038CF000019C3000001C3000001C3000001C300000140000001E0000001E0000000E00000000000000000000000000000000000000000000000000000000000000000000000000000000000EFBFCE00AAAC6A00BAEBAA009B6AAA00AB0AAA00AAEAAA00B2AAAA00BAEABB80AB0AA080EFFEFF80000000000000100000002800003FE40000200200002FE400002828000028100000280000002800000028000000280000006C0000008200000044000000280000001000000000000000000000000000000000000",
	mem_init1 => "000000000EFBFCE00AAAC6A00BAEBAA009B6AAA00AB0AAA00AAEAAA00B2AAAA00BAEABB80AB0AA080EFFEFF8000000000080010001400280027FFE4004000020027FFE40014002800080010000000000007C770000C6550000BA5D0000AA4D0000AA550000AA550000AA590000BA5D0000C65500007C7700000000000000000000000000000000000001800000018000000180000001800000018000000000000000000000000000000000000003800000010000000100000001000000010000000D0000000F00000007000000038000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000018000000180000001800000018000000180000003C000001C380000300C000060060000C183000082410000842100010460800104A0800105208001062080008421000082410000C183000060060000300C00001C38000003C00000000000000000000000000000000000000000000000000000000000019A5980019A598001BA5D8001BA5D8001BA5D8001BA5D8001BA5D80019A598001BA5D8001BA5D80019A598001BA5D80019A598001BA5D80019A598001BA5D8001BBDD8001BA5D8001BA5D8001BBDD8001BA5D8000BE7D0000BFFD0000BFFD00001FF800003BDE00003A5C00003A5C00001A5800001E78000006600000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ForegroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode86w\(2),
	portaaddr => \inst1|inst|FGPixels|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|FGPixels|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y24_N0
\inst1|inst|FGPixels|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000380040007E0040003F00C0003F00C0007F00C0007F80C000FF808001FF808003FF808003FFC08003FFFD8003FFFD8001FFFF8000FFFF8001FFC18003FFE10003FFF10007FFF30007FFF30007FFF30007FFF30027FFF200C3FFF20383FFE20F01FFC7FE00FFC7FC007F87F0003E000000000000000000000019A5980019A598001BA5D8001BA5D8001BA5D8001BA5D8001BA5D80019A598001BA5D8001BA5D80019A598001BA5D8001BA5D80019A598001BA5D8001BA5D80019A598001BA5D8001BA5D80019A598001BA5D8001BA5D80019A598001BA5D8001BA5D80019A598001BA5D8000BA5D00001E7800001E78000000000000000000",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000007FFFFFF0FFFFFFF000000000DB6DB7C3FFFFFFF3FFFFFFF300000003FFFFFFF00000000000000003FFFFFFF300000003FFFFFFF3FFFFFFF0DB6DB7C000000000FFFFFFF07FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000001E7800001E780000BA5D0001BA5D80019A598001BA5D8001BA5D80019A598001BA5D8001BA5D80019A598001BA5D8001BA5D80019A598001BA5D8001BA5D80019A598001BA5D8001BA5D80019A598001BA5D8001BA5D80019A598001BA5D8001BA5D8001BA5D8001BA5D8001BA5D80019A5980019A5980",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000FFFFFFE0FFFFFFF0000000003EDB6DB0FFFFFFFCFFFFFFFC0000000CFFFFFFFC0000000000000000FFFFFFFC0000000CFFFFFFFCFFFFFFFC3EDB6DB000000000FFFFFFF0FFFFFFE000000000000000000000000000000000000000000000000000000000005A5A0000DA5B0000FA5F0000FA5F0000FBDF00007BDE00007BDE0000DBDB0000FBDF0000FBDF0000DBDB00007BDE00007BDE0000DBDB0000FBDF0000FBDF0000DBDB00007BDE00007BDE0000DBDB0000FBDF0000FBDF0000DBDB00007BDE00007BDE00005BDA00007BDE00007BDE00005FFA00000E70000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000079E79E1FFFFFFF0DB6DB7C1FFFFFFF3FFFFFFF300000003FFFFFFF1FFFFFF01FFFFFF03FFFFFFF300000003FFFFFFF1FFFFFFF0DB6DB7C1FFFFFFF0079E79E00000000000000000000000000000000000000000000000000000000000000000000000000000000000E7000005FFA00007BDE00007BDE00005BDA00007BDE00007BDE0000DBDB0000FBDF0000FBDF0000DBDB00007BDE00007BDE0000DBDB0000FBDF0000FBDF0000DBDB00007BDE00007BDE0000DBDB0000FBDF0000FBDF0000DBDB00007BDE00007BDE0000FBDF0000FA5F0000FA5F0000DA5B00005A5A00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ForegroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:FGPixels|altsyncram_0i74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|FGPixels|auto_generated|rden_decode|w_anode95w\(2),
	portaaddr => \inst1|inst|FGPixels|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|FGPixels|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y21_N57
\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ = ( \inst1|inst|FGPixels|auto_generated|ram_block1a5~portadataout\ & ( \inst1|inst|FGPixels|auto_generated|ram_block1a10~portadataout\ & ( 
-- ((\inst1|inst|FGPixels|auto_generated|address_reg_a\(0)) # (\inst1|inst|FGPixels|auto_generated|address_reg_a\(1))) # (\inst1|inst|FGPixels|auto_generated|ram_block1a0~portadataout\) ) ) ) # ( 
-- !\inst1|inst|FGPixels|auto_generated|ram_block1a5~portadataout\ & ( \inst1|inst|FGPixels|auto_generated|ram_block1a10~portadataout\ & ( ((\inst1|inst|FGPixels|auto_generated|ram_block1a0~portadataout\ & 
-- !\inst1|inst|FGPixels|auto_generated|address_reg_a\(0))) # (\inst1|inst|FGPixels|auto_generated|address_reg_a\(1)) ) ) ) # ( \inst1|inst|FGPixels|auto_generated|ram_block1a5~portadataout\ & ( 
-- !\inst1|inst|FGPixels|auto_generated|ram_block1a10~portadataout\ & ( (!\inst1|inst|FGPixels|auto_generated|address_reg_a\(1) & ((\inst1|inst|FGPixels|auto_generated|address_reg_a\(0)) # (\inst1|inst|FGPixels|auto_generated|ram_block1a0~portadataout\))) ) 
-- ) ) # ( !\inst1|inst|FGPixels|auto_generated|ram_block1a5~portadataout\ & ( !\inst1|inst|FGPixels|auto_generated|ram_block1a10~portadataout\ & ( (\inst1|inst|FGPixels|auto_generated|ram_block1a0~portadataout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|address_reg_a\(1) & !\inst1|inst|FGPixels|auto_generated|address_reg_a\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010011000100110001110011011100110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datab => \inst1|inst|FGPixels|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|inst|FGPixels|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	dataf => \inst1|inst|FGPixels|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	combout => \inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\);

-- Location: LABCELL_X42_Y19_N12
\inst1|inst|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|comb~0_combout\ = ( \inst1|inst8|Equal7~0_combout\ & ( (!\inst1|inst6|AC\(15) & (\inst1|inst8|Equal6~combout\ & (\inst1|inst9|B_DI\(15)))) # (\inst1|inst6|AC\(15) & (((\inst1|inst8|Equal6~combout\ & \inst1|inst9|B_DI\(15))) # 
-- (\inst1|inst6|IO_WRITE_INT~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst6|ALT_INV_AC\(15),
	datab => \inst1|inst8|ALT_INV_Equal6~combout\,
	datac => \inst1|inst9|ALT_INV_B_DI\(15),
	datad => \inst1|inst6|ALT_INV_IO_WRITE_INT~q\,
	dataf => \inst1|inst8|ALT_INV_Equal7~0_combout\,
	combout => \inst1|inst|comb~0_combout\);

-- Location: M10K_X41_Y19_N0
\inst1|inst|BGLayout|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001402008020380200802008020080200802008020080200802008020080F008020080600000000000040000000004000000000000000000000000000000000000000000000010000000001000000000000400000000040000000000000000000000000000000000000000000000",
	mem_init2 => "1000000000100000000000040000000004000000000000000000000000000000000000000000000010000000001000000000000400000000040000000000000000000000000000000000000000000000100000000010000000000024020080201C020080200802008020080200802008060000000000000010000000001000000000000400000000040000000000000000000000000000000100000000000000100000000010000000000004000000000400000000000000000000000000000001000000000000001000000000100000000000040000000004000000000000000000000000000000010000000000000010000000001000000000000400000000",
	mem_init1 => "04000000000000000000000000000000010000000000000010000000001000000000000400000000040000000000000000000000000000000100000000000000100000000010000000000004000000000400000000000000000000000000000001000000000000001000000000100000000000040000000004000000000000000000000000000000010000000000000010000000001000000000000400000000100200802008020080200802008020080700802008020080300000000010000000000004000000000000000000000000000000000000000001000000000000000000000000100000000000040000000000000000000000000000000000000000",
	mem_init0 => "010000000000000000000000001000000000000400000000000000000000000000000000000000000100000000000000000000000010000000000004000000000000000000000000000000000000000001000000000000000000000000100000000000040000000000000000000000000000000000000000010000000000000000000000001000000000001002008020080200802008020080200802008020080D0080200802008020080200803000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BackgroundLayout.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGLayout|altsyncram_nj24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 768,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 10,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 768,
	port_b_logical_ram_width => 5,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|inst|comb~0_combout\,
	portbre => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	clk1 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|comb~0_combout\,
	portadatain => \inst1|inst|BGLayout|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst1|inst|BGLayout|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst1|inst|BGLayout|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst1|inst|BGLayout|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X55_Y19_N20
\inst1|inst|BGPixels|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst1|inst|BGLayout|auto_generated|q_b\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|BGPixels|auto_generated|address_reg_a\(0));

-- Location: FF_X55_Y19_N41
\inst1|inst|BGPixels|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst1|inst|BGLayout|auto_generated|q_b\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst|BGPixels|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X55_Y19_N51
\inst1|inst|BGPixels|auto_generated|rden_decode|w_anode95w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode95w\(2) = ( !\inst1|inst|BGLayout|auto_generated|q_b\(3) & ( \inst1|inst|BGLayout|auto_generated|q_b\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGLayout|auto_generated|ALT_INV_q_b\(4),
	dataf => \inst1|inst|BGLayout|auto_generated|ALT_INV_q_b\(3),
	combout => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode95w\(2));

-- Location: M10K_X58_Y16_N0
\inst1|inst|BGPixels|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7CD77F6EF8F38F6FF3FFFF7D35CE7D7B6E4B74074FBFAA029E2F893700000000F83FFFFF03800000E830B62CDF8C76AAFA625B74FAF117FF7BD49129F0BA4BEF553D224BFA3F920EFE3C88ED7653E93FF708441705003400F03F923F0C001200C234FA3D611BE32FC8BBB93BFE9FCD1B6E56D97BD847AD5CB645FD7FEF591D3B7CD77F6EF4638F6F3FB0B77CFDC7B5C0DC3C545D3875D83DEF247D6900000000FFFFFC1F000009F09C52CF1E365EBCFF6C0EF67F5415EF38747DD37FF077B81EFF7FAC721A1F1CDFFC6C7CFFB67BA45F3E1DAC7700760078FE33FF6F002C00BCAC6EBC72906E74EFF279DEF93C4FED9DE24FDDD7BD43F95F8B587537FA47F16F",
	mem_init2 => "7C5AF976D95FED7FE84AFD1FFF5774B9CC47368C816CA84D9E2D7B23002C0018FEA0FE47001200307613CD3EDCCBFC6C6C695CFEF424B465D8726A79D6A9187F3C50871BB8384D59FC1A205AF5329821CE13860F00000FE0FFFFE1FF00000220BC3A1C787A5BBC6FFCFF797AAC5F8C7FF1B121BBFFFFFF7B9BFBFE77F7DFFF63775FF52EF758FD7B5FDF352FB8CEED7F67BDDF6BEB9EFB1FD7597B0B1E001A80FBFFF63F03006600E73FFC12BC2F6E177EAF3BBF9E1B7CAF775D7F34D235F62FD2AFFE7FE42FCEAB6CB7FFAFF91FAE23907BFF0E07F00000FF87FFFF06000000F6337E269E4EDEBEBE4CFC0F4C7B3F3ED9372FAA9FE8636F9BF8EE77F7DFFF63",
	mem_init1 => "5F56795EFA4AAD73E44FB55F655FD92FEF4EFD174948E1455B1B910D0000211FFE0EAD0F03C3CD77F831BD77FD8CF551B962795F74B929629E0C957B5A5C413F754F253FC849915B5E5B491BDD49E979E74C457F074DE554F00000050C381263E2402217F93FF24FBCB5E8176E9FC975BA59357DCE4DF9759F49F57FFF5ACD7B734EB57EC75D8D03CD523D4EEE5CDD7FEB4C757DB35FF96A305C088976454C00A34C027FF457ABF0EE57EF1DCE5AFC57B75773D9E955EF4BFF5FCF70E35FE56F764FE1379B5ECD4BED4DE535FD1B7D6EF23EB10FEB33D978D03C010FF8E2487CBBE68274FEEBE8FFF2FBEAFFFB5B3DBFFD5A79F9BF5BBD7FBF4A295FFC55F177",
	mem_init0 => "5E55DD66C354FD3BED5C093EFF47FCAFFF4B9496BD6B924D1EEB772178622418A9620007F6310540FF33DD40CD28CD7FB5097D75F5449957E2423D62FC59097A785C8C7FB15246B6ED5A230AFB4798FFFF4B860DF55971E0FD5CAC3FC04AD000BC468023E04E012DFC54F10EEE5D755BF653396EAB4DB56FA7465D07FD4FBD577F5BE97EEF598D6B99DFBD5BCAD675579FBFB73BBFCF7A6197FCCA791E0EEA57F850465F08430427F447FD572D5BEF75C65DDB2FCB5FF97E6F45FD6F534DED7FDF53F52FD777CD3FB3D7CD7B6E5F9D45B878DD7707E67134FF3FED5D018DA507CE00090FE544C90F7F4BFD0B0F5EF95D1542395D9157F9699541F553EB59DD73",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BackgroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode95w\(2),
	portaaddr => \inst1|inst|BGPixels|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|BGPixels|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y19_N42
\inst1|inst|BGPixels|auto_generated|rden_decode|w_anode72w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode72w\(2) = ( !\inst1|inst|BGLayout|auto_generated|q_b\(3) & ( !\inst1|inst|BGLayout|auto_generated|q_b\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst|BGLayout|auto_generated|ALT_INV_q_b\(4),
	dataf => \inst1|inst|BGLayout|auto_generated|ALT_INV_q_b\(3),
	combout => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode72w\(2));

-- Location: M10K_X69_Y19_N0
\inst1|inst|BGPixels|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4E1FD856EA11786FFE197C4C2B1FFC7EFE161C36BF1E346AFA197C2F00D002003FD3F8FF00300C00D3B7E67EEF187A7DE71CB86332157423B807C04618060028F0182831F208E41BDD146C7F7100686F2F10C4FD000806007FD7F2FF001004C0C31E1C7E4B1C247FCA077C4EDD189C2D1B1FFC64EA1ECC5FAF172C57EB18F4477CD77F6ED8F38F6FD7F3F62FC4F853BFBD2FEDFB9A82FCF9A7CC7FF9008D7FFF7E185BC701C539E7F81187CFFE04DFE5C5607BDFFC38377ABD741CBBF0F60FBF5CBF0627D83F81A3717D42BBA8FEE039A1D9004B03FDA0047177800D049F80F70028C067A020715F8425F83F6C03747F9006F475E01D9845BB13C83FDB0F5C3B",
	mem_init2 => "7CD77F6EF8F38F6FF1F3F677FBF8FC3EFED9C5EEBADC257F3FDFF09B7FE93040B7FF187FE96DFBF8FCDFCF8FFFD9DE778FC73A1DFCE77E3FFCFEF76DFB79BA9F778BF9168D17F51DF9E6DBB4DF48EFA9C84BFF03F1D3DF209916BFCFFE01AC9EFBA01FBEFB210C6BAF222049FF1F68A6FE01C48FBE0B3C1DBC06DC2FF71C4C7F7E08F07EE917FC6FFF1E5038EF1EEC0EE10F8017AD23F00877006E0075013788A7036FC3F505DFC0C0C3AEECF74389958AA1FEEAFB60ED99F1E04B0BFFB8374F7FCC154D8FBE0A1FF74F0312D3BF8863EDFFC201FCF6C0E0FFDCA81FFFFE7E80BFCDBB4FFDE8F1CECDDF91E9FFC5DD73FE1E81989FFAFEE79BFBFE77F7DFFF63",
	mem_init1 => "5E063476C703146FEF53D827846D087FC487F17BAD8CB941E760396D1FDF68DB7CE9227F02CFC263E2CFC51F40EB6625A10569BBC56D5D7A98AEB3DBF8FE755F6CFAFCF7E479F133EC77D2736C1FFF79DC7C78DB07FCB5DC7FBF9FDD007EBFFF6F6FDBFFCB0769FFF75DFD7F0BA9FFF9E56B8FFD9FFAFCFD9BFBFE77F7DFFF637EC37F65F8C78F63AFF5FDFCFA15AB7CD701A414AE26FF37EDB77E2B000000007FFFFFFF00000000941EA629F72EC41E962CDA7BBF3FFE182F025F3FFA32F06D8A3DA64CDD36F43C73777B1FDE1C770CF8FBF259000000007FFFFFFF000000006F36EE2FEC2AFF2F6C3E1AB3BABA6A3FE7BC8D0F9777E7F39A7BE963D7DEFD9B",
	mem_init0 => "6D0EC46EDD1CBC5F571EFC4FE21E3C2DE71F987E370AEC6F3B0D244D69020403A10254071C03A803F613FC23BF170C6FB516B456E31DBC7AE61FBC5FFC1B7415D311402BFA1BAC6FC3156457F717DC7CF617A02DEF17A472EA1BFC6DF4138C578018187FF30B103F7B1FFC5BDF1FC86A7B0F347BF31F441FB71D944DCB1EEC777CD77F6EF8F38F6FF1F3F62FFBF9D3BFFEDBEDFBBADCFCF93FDDFFF97FFFFFFFB7FFBFC7E9FFFDE7FD7FCDCFFFF9DFE58FFDDE1FFCFD9FFAFE77BBFBFF63F7DF7F6E7CD78F6FF0F3F62FF9F3D3BFF3F9EDFBFEDBFCF9BADCFFF93FDDFFFF7FFFBFC7B7FFFDE7E9FFCDCFFD7FFFE5FFF9FE1F8FFD9FFAFCFD9BFBFE77F7DFFF63",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BackgroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode72w\(2),
	portaaddr => \inst1|inst|BGPixels|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|BGPixels|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y19_N48
\inst1|inst|BGPixels|auto_generated|rden_decode|w_anode86w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode86w\(2) = ( \inst1|inst|BGLayout|auto_generated|q_b\(3) & ( !\inst1|inst|BGLayout|auto_generated|q_b\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGLayout|auto_generated|ALT_INV_q_b\(4),
	dataf => \inst1|inst|BGLayout|auto_generated|ALT_INV_q_b\(3),
	combout => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode86w\(2));

-- Location: M10K_X58_Y18_N0
\inst1|inst|BGPixels|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7CD77F6EF8F38F6FF3FFFF7D35CE7D7B6E4B74074FBFAA029E2F893700000000FFFFFFFF00000000EF34B62CDFF076AAFA745B74FAF117FF7BD49129F0BA4BEF553D224BFA3F920EFE3C88ED7653F93FF708521700000000FFFFFFFF0F000300DC34FC3D611BE32FC8BBB93BFE9FCD1B6E56D97BD847AD5CB645FD7FEF591D3B7CD77F6EF4638F6F3FB0B77CFDC7B5C0DC3C545D3875D83DEF247D6900000000FFFFFFFF000000009C52C49E365E80FF6C0E8E7F5415EF38747DD37FF077B81EFF7FAC721A1F1CDFFC6C7CFFB66FA45F3E0DAC7700000000FFFFFFFF0030003CAC0EBC0A906E74EFF279DEF93C4FED9DE24FDDD7BD43F95F8B587537FA47F16F",
	mem_init2 => "7C5AF976D95FED7FE84AFD1FFF5774B9CC47368C816CA84D9E2D7B2300000000FFFFFFFF00000000762FCD3EDCE3FC6C6C715CFEF424B465D8726A79D6A9187F3C50871BB8384D59FC1A205AF532FC21CE13B86F00000000FFFFFFFF00000000BC3A1C787A5BBC6FFCFF797AAC5F8C7FF1B121BBFFFFFF7B9BFBFE77F7DFFF63775FF52EF758FD7B5FDF352FB8CEED7F67BDDF6BEB9EFB1FD7597B0B00000000FFFFFFFF00000000E73FFE12BC2F62177EAF23BF9E1B7CAF775D7F34D235F62FD2AFFE7FE42FCEAB6CB7FFAFF93FAE239203FF0E00000000FFFFFFFF00000000F6337E269E4EDEBEBE4CFC0F4C7B3F3ED9372FAA9FE8636F9BFBFE77F7DFFF63",
	mem_init1 => "5F56795EFA4AAD73E44FB55F655FD92FEF4EFD174948E1455B5B910D0040211FFE4EAD0F024BCD77F959BD77FD5CF551B95A795F745929629E4C957B5A5C413F754F2D3FC8498D5B5E5B4D1BDD49ED79E74C517F074DE954F04005050C581563E2402117F85FF54FBD55E9176E5FC975BB59357DCE4DF9759F49F57FFF5ACD7B734EB57EC75D8D03CD523D4EEE5CDD7FEB4C757DB35FF96A305C090976454D00A34C017FF457AD70EE57E11DCE5AE557B7576959E955ED4BFF5FCD70E35FE56F764FE1379B5ECD4BED5DE535FD437D6EF24EB10FEB5BD978D05C010FF842497CBB468174FE5BE97FF25BE97FFB5B3D3FFD5A7979BF5BBD7FBF4A295FFC55F177",
	mem_init0 => "5E55DD66C354FD3BED5C093EFF47FD2FFF4B9516BD5B914D1E4B752178422518A9520107F6410540FF4BDD40CD50CD7FB5597D75F55C9957E24A3D62FC59097A785C8D7FB1524536ED5A250AFB47857FFF4B9D0DF5597960FD5CAD3FC04AD100BC468123E04E012DFC54F10EEE5D755BF653396EAB4DB56FA7465D07FD4FBD577F5BE97EEF598D6B99DFBD5BCAD675579EDFB53BBECF7D61965CCD791E4EE957F850415F08430127F447F1572D5BE575C65DC12FCB5FE17E6F45ED6F534DED7FDF53F52FD757CD3FB35FCD7B6E5F9D45B8D8DD7706D67134FE5FED5D014DA507CE40090FE544C90F7F4BFD0B0F5EF95D1542395D9157F9699541F553EB59DD73",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BackgroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode86w\(2),
	portaaddr => \inst1|inst|BGPixels|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|BGPixels|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y19_N15
\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ = ( \inst1|inst|BGPixels|auto_generated|ram_block1a7~portadataout\ & ( (!\inst1|inst|BGPixels|auto_generated|address_reg_a\(1) & 
-- (((\inst1|inst|BGPixels|auto_generated|ram_block1a2~portadataout\)) # (\inst1|inst|BGPixels|auto_generated|address_reg_a\(0)))) # (\inst1|inst|BGPixels|auto_generated|address_reg_a\(1) & 
-- (((\inst1|inst|BGPixels|auto_generated|ram_block1a12~portadataout\)))) ) ) # ( !\inst1|inst|BGPixels|auto_generated|ram_block1a7~portadataout\ & ( (!\inst1|inst|BGPixels|auto_generated|address_reg_a\(1) & 
-- (!\inst1|inst|BGPixels|auto_generated|address_reg_a\(0) & ((\inst1|inst|BGPixels|auto_generated|ram_block1a2~portadataout\)))) # (\inst1|inst|BGPixels|auto_generated|address_reg_a\(1) & 
-- (((\inst1|inst|BGPixels|auto_generated|ram_block1a12~portadataout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|inst|BGPixels|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datad => \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	dataf => \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	combout => \inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\);

-- Location: M10K_X49_Y19_N0
\inst1|inst|BGPixels|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F1C0072BD5C2071301C2033394C0030101CA230040C20B0004C1431080000100C00C0700FFCFF3FF2C0BC9011084450018C0871CC9C9430C4CC78B49E8C6032300C86B3402C8E71400C843008CDCD700D0ACFB020010000080080100FFCFFB3F1CC22301B0C01B0035C3432122C48312E4C0031315C13320D0C8D32BD0C3073BFFFFFFFFFFFFFFFFA9FFFFFFC467FFFF4320FFFF658DFFFF58413FFF0082CFFF8007C7FFFE02F7FF07E07C7F0078227F115E053F0007097F010B81DF0809C08FA540E1DF00C0705F0082B9675901194744067C4700025C1780886EC7F8600697DE04C6132F007E0B0385870F05808B0969C80B0FC9C2433BE6C43743C4D08347",
	mem_init2 => "FFFFFFFFFFFFFF9FFFFFFF00FFFFC1F1FFFEC410FFFB3480FFF0C164FFF1C080FFA7E000FF8A0007FF100060FF702008FE784622FA908000FE810940FC8600C0FA140401F2A80A00F218203BF4B31024F0B00084F1E020A0FD604000C0625121D442204414C90B8AD0CC21B8C0C0A930C1CE3700C1D48300C3D92337C0C29303C1C50F03D6C00317C0C1AF25D0C11F81DCC04180D2CDF9C998E0E9E0FAE10070E962803CC570000FF0F0502BF5B81632F5580164F29C1210FE1E3414FE070850FE338A40FD41C400FEB0E12DFF407050FE403C00FF583F00FFAB03E0FFC5867FFFF1CB20FFF64011FFEE2216FFFE2D84FFFFF967FFFFF980FFFFFFFFFFFFFFFF",
	mem_init1 => "C1C1C30BDEC0C303D788071B75A2D3030D040E076A08C63F6000361B00236E2B8314A41BF0202C630120391B8114992F507812772410A2EF6001440F00018A8F840103DF10020E9F10002D7F8000077F2001847F00034CFF80606BFFFF61E7FF9061D7FF14893FFF08DCBFFFF623FFFFE0DFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFBFCFD020400080DFA5F83293C5A2310990140118880140000000080000000FFFFFFFF62210812091132216811044041400023D13DA140000906527402587323090A03894005200083011302C008460000000080000000FFFFFFFF91090010120101109201E48CC4A59C389F9C8D0F4098101CEFDFB69FEFFFF267",
	mem_init0 => "D0C13B1B22C3433B98C0033BDCC1C31B18C0270398C50319F4C0DB3BD9C2270BD1C3570BFCC3EB0FD9C40359D0C0E3005AC00B3BBCC24317D9C0433A1BC48B6D1CCE17001DC453139CC09B2B98C8230399C85B1BD0C05B1950C4031B94D38F5FD0D81B79C3CB13399CC0033910C0171980D08B081CC0AB64D8C06B3AF4C1030BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BackgroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode72w\(2),
	portaaddr => \inst1|inst|BGPixels|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|BGPixels|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y17_N0
\inst1|inst|BGPixels|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFC0000023A31828490708B38B1804419601067880000000000000000FFFFFFFF0109485321C009900048014B04CE21C001EB0F160E8585D00900C07001006031010370C0086C07000901AC280000000000000000F0FFFCFF000300001E241C100704060401001224918022072490420BC998020BD082224FFFFFFFFFFBFFFFFF3FB000830208423F2242A820840A2040135981160000000000000000FFFFFFFF202430804A21008010710200A020130708022A000C0846600300510D0660E0A00013808042001020827250000000000000000000FFCFFFC310004080448180100A8603068080000211902228C2900624F482824BD5980E03",
	mem_init2 => "D384020BF68002031695020580800B060080C3032D83458002C087C00000000000000000FFFFFFFF8A503101208000109000A08108580808000C160602962000C02F0364044381A40065C021094D001C326C46100000000000000000FFFFFFFF000420030204401000808505502020000E4EDE4400000084FFFFFFFFFFFFFFFFC8800A1FC882020F20000A5B471012079802004414600420206684200000000000000000FFFFFFFF190000250210902080904180402480900960810B2C0A08102D90004012103090128001900780401C6C1401200000000000000000FFFFFFFF0908815861512081007102303240C10181C8D050FF886000FFFFFFFFFFFFFFFF",
	mem_init1 => "E0818603C595520FDB904A233A8026130081026B94860E1B8B9B922300902253008FAE13FC94320B0680420B0080022F0684020B8A86020F41930A0F85838E0F8290C24F3184620FA184A24F2086020F1881AE030080062B0080860BF098166F1C80A21B06800A33028A166B8180360B4484CA032192060BC086020BC081320FCC804A03F882723FF28DC213F1830200D4828A02C8800614C09C4A02C6854E00D38D8200C988520FD1880662F1800208C8888600D68A1214C080120FCC801A10C8900E08C0813230C2820A4AC0988201CD914650C4840200C09C0200C8824A43CB86820AC1841600C9841600E4848200C0818602C0804204C081D623C1880E0B",
	mem_init0 => "E18A021BF8880243D0833605C0900210C0946209C2846E02E0900A42C8822660D9920238C691064FC080223DF2803200C880020ACA806620DD940205C1863205C6831200CC818A41D281C265C4986200C0946202C0820200C0811240D08AD27FCC868268C18E0222C18A0E71D0808A04C984C611D4924210D891A26BC090022BC084160FD086121F2600022F35018A2B4000424F4010820F40821207008EEA5B04944253F883022B0B980623D284120B118202130080060310920203A4921203008C0A53288812434C8012031180423B4407020B00098A4300801223FF8DE60B2E800A031584CA0300940253F08106231A89C223EC800613E2880A23E084220B",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BackgroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode86w\(2),
	portaaddr => \inst1|inst|BGPixels|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|BGPixels|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\inst1|inst|BGPixels|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFC0000023A31828490708B38B1804419601067880000000000000000FC07FFFF07C1485321F00990005C014B04CE21C001EB0F160E8585D00900C07001006031010370C0086C11000901B8280380080000C00C40F07FE47F1C0304001E241C100704060401001224918022072490420BC998020BD082224FFFFFFFFFFBFFFFFF3FB000830208423F2242A820840A2040135981160000000000000000FFFFE00F202420E04A21028010710A00A020130708022A000C0846600300510D0660E0A00013808042001020826250000000000000480000FE43FEC310004088448180100A8603068080000211902228C2900624F482824BD5980E03",
	mem_init2 => "D384020BF68002031695020580800B060080C3032D83458002C087C00042006000C70038FE65FF0F8A60310120B000109010A08108580808000C160602962000C02F0364044381A40065C021094D601C326C78000000000000000000FFFFFE1F000420030204401000808505502020000E4EDE4400000084FFFFFFFFFFFFFFFFC8800A1FC882020F20000A5B471012079802004414600420206684200040048005800840F9FF987F190000250210902080904180402480900960810B2C0A08102D90004012103090128001900780401C6C0401200000000000000000F83FFFFF0908815861512081007102303240C10181C8D0507F886000FFFF1FFFFFFFFFFF",
	mem_init1 => "E0818603C595520FDB904A233A8026130081026B94860E1B8BDB922300302253000FAE13FC04320B07C0420B0070022F069C020B8A06020F41930A0F85838E0F8290C24F3184620FA184B24F2086100F1881B8030080082B00C08C0BF078146F1C40A41B06000C33030A166B8100360B4584CA032192060BC086020BC081320FCC804A03F882723FF28DC213F1830200D4828A02C8800614C09C4B82C6854C00D38D8200C988500FD18800E2F1800388C8888C00D68A1014C080100FCC801A10C8900E08C0813230C2920A4AC0808201CD814650C4840200C00C0200C8824A43CB86820AC1041700C9041500E4848000C0818602C0804204C081D623C1880E0B",
	mem_init0 => "E18A021BF8880243D0833605C0900310C0846309C2046D82E00008C2C8022460D9020238C601064FC080223DF2903200C890020ACA986620DD9C0205C1863205C6831300CC818941D281C065C4986000C0947802C0820E00C08113C0D08AD07FCC868068C18E0222C18A0E71D0808A04C984C611D4924210D891A26BC090022BC084160FD086121F2600022F35218A2B4000404F4030840F40021407000EEC5B04144053F883082B0B980023D284100B118200130080060310920203A492120300AC0A53288812434C2012031180423B4407020B00198A4300C01223FF8DE60B2E000A031584CA0300940253F08106231A89C223EC800613E2880A23E084220B",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BackgroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode95w\(2),
	portaaddr => \inst1|inst|BGPixels|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|BGPixels|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y19_N6
\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ = ( \inst1|inst|BGPixels|auto_generated|ram_block1a8~portadataout\ & ( \inst1|inst|BGPixels|auto_generated|ram_block1a13~portadataout\ & ( 
-- ((\inst1|inst|BGPixels|auto_generated|address_reg_a\(1)) # (\inst1|inst|BGPixels|auto_generated|ram_block1a3~portadataout\)) # (\inst1|inst|BGPixels|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\inst1|inst|BGPixels|auto_generated|ram_block1a8~portadataout\ & ( \inst1|inst|BGPixels|auto_generated|ram_block1a13~portadataout\ & ( ((!\inst1|inst|BGPixels|auto_generated|address_reg_a\(0) & 
-- \inst1|inst|BGPixels|auto_generated|ram_block1a3~portadataout\)) # (\inst1|inst|BGPixels|auto_generated|address_reg_a\(1)) ) ) ) # ( \inst1|inst|BGPixels|auto_generated|ram_block1a8~portadataout\ & ( 
-- !\inst1|inst|BGPixels|auto_generated|ram_block1a13~portadataout\ & ( (!\inst1|inst|BGPixels|auto_generated|address_reg_a\(1) & ((\inst1|inst|BGPixels|auto_generated|ram_block1a3~portadataout\) # (\inst1|inst|BGPixels|auto_generated|address_reg_a\(0)))) ) 
-- ) ) # ( !\inst1|inst|BGPixels|auto_generated|ram_block1a8~portadataout\ & ( !\inst1|inst|BGPixels|auto_generated|ram_block1a13~portadataout\ & ( (!\inst1|inst|BGPixels|auto_generated|address_reg_a\(0) & 
-- (\inst1|inst|BGPixels|auto_generated|ram_block1a3~portadataout\ & !\inst1|inst|BGPixels|auto_generated|address_reg_a\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000010111110000000000001010111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datad => \inst1|inst|BGPixels|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	dataf => \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	combout => \inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\);

-- Location: M10K_X58_Y19_N0
\inst1|inst|BGPixels|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFC0000000018000C0004001C001C0004000000000FFFFFFFFFFFFFFFF00C00180000000400180008001070000000380C00141C00000C0E18000C071C000C03900018000C000C001C000000000FFFFFFFFFFFFFFFF0040004007000740038007400180034001C00300C0C00307E0C00307E0C00307FFFFFFFFFFFFFFFFC04FFFFF0000000001800380038003800080028000000000FFFFFFFFFFFFFFFF0380030001800300038001800380E0800381C0800383818000870280018E0300039C0300018003800180038000000000FFFFFFFFFFFFFFFF0380030003E003E001E001C003C00380E0C00380E0C00303E0C00307E0C00307",
	mem_init2 => "E0C00307E0C00307E0C0030300C0038003C0018002E003C001E000E000000000FFFFFFFFFFFFFFFF018002800300038003800300039C0380038E018001070380038380800381C2000380E380028003800180018000000000FFFFFFFFFFFFFFFF0380038001800380030002800380038000000000FFFFFFFFFFFFFFFFFFFFFFFFE0C00307E0C00307C0C0030701C003000180030003800740078007C000000000FFFFFFFFFFFFFFFF00C001C001C001C00140004001C03940008070C001C0E1C00041C18001C3814001470040004001C001C000C000000000FFFFFFFFFFFFFFFF00C0008000800140018001C0018000C07E000000FFF79FFFFFFFFFFFFFFFFFFF",
	mem_init1 => "E0C00307E0C00307E0C00307C0C0030700C0030700C0030704C46F5700CFDF27FED05367FEC0030706C0030700C4030700C6030700C7030700C3830700C1C30700C0E30700C0630700C0230700C0030700C0030700C00307F1DF7B77FCC7EB171EDF5F6706C0030702C0030700C0030700C00307C0C00307E0C00307E0C00307E0C00307E0C00307E0C00307E0C00300E0C00300E0C00300EFC3B770E9DAB340ECD27F7FE0C0037FE0C00360E0C02300E0C06300E0C0E300E0C1C300E0C38300E0C70300E0C60300E0C40300E0C00300E0C00300E0C00300EFC3FF6FE7DDB73FE4D97F78E0C00360E0C00340C0C00300E0C00300E0C00303E0C00307E0C00307",
	mem_init0 => "E0C00307E0C00307E0C00303E0C00300E0C00300E0C00340E0C00360E7DDDB78E6CDFF7FE9CEFB3FE0C00300E0C00300E0C00300E0C40300E0C60300E0C70300E0C38300E0C1C300E0C0E300E0C06300E0C02300E0C00360E0C0037FEFD52F7FE3D97F10EED1FF50E0C00300E0C00300E0C00300E0C00307E0C00307E0C00307E0C00307E0C00307C0C0030700C0030700C0030702C0030706C003071FD11727FFCBBF27F7DCFF5700C0030700C0030700C0030700C0230700C0630700C0E30700C1C30700C3830700C7030700C6030700C4030706C00307FEC00307FED21B7701DFF7770ADB377700C0030700C00307E0C00307F0C00307F0C00307F0C00307",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BackgroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode86w\(2),
	portaaddr => \inst1|inst|BGPixels|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|BGPixels|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y17_N0
\inst1|inst|BGPixels|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFC0000000018000C0004001C001C0004000000000F83FFFFFFF87FFFF07F00180007C0040019E008001070000000380C00141C00000C0E18000C071C000C03900018018C000C01DC000000CC0F1FF8EFFFCFFC6FF1E40064007000740038007400180034001C00300C0C00307E0C00307E0C00307FFFFFFFFFFFFFFFFC04FFFFF0000000001800380038003800080028000000000FFFFFC1FFFFFE1FF03800FE001803F00038079800380E0800381C0800383818000870280018E0300039C03000198038001B8038000B00000FEF1FF8FFFE3FF3F03E0037803E003E001E001C003C00380E0C00380E0C00303E0C00307E0C00307",
	mem_init2 => "E0C00307E0C00307E0C0030300C0038003C0018002E003C001E000E000E000F8FE63FE3FFFF1FF8F01B002800338038003980300039C0380038E018001070380038380800381C2000380E3800280788001803E0000000FE0FFFFE1FFFFFFFD9F0380038001800380030002800380038000000000FFFFFFFFFFFFFFFFFFFFFFFFE0C00307E0C00307C0C0030701C003000180030003800740078007C01F800640FC7FC6FFF0FF8FFF00C00DC001C01DC00140184001C03940008070C001C0E1C00041C18001C3814001470040005E01C0007C00C007F00000FF87FFFFF9FFFFFF00C0008000800140018001C0018000C07E000000FFF79FFFFFFFFFFFFFFFFFFF",
	mem_init1 => "E0C00307E0C00307E0C00307C0C0030700C0030700C0030704E46F5700CFDF27FE105367FFC0030707F00307007C0307001E0307000703070083830700C1C30700C0E30700C0730700C03B0700C0190700C01D0700C00D07F1DF7C77FCC7EE171E3F5E6707000607038006070180030701C00307C0C00307E0C00307E0C00307E0C00307E0C00307E0C00307E0C00300E0C00300E0C00300EFC3B770E9DAB3C0ECD27C7FE0C003FFE0C00FE0E0C03E00E0C07800E0C0E000E0C1C100E0C38300E0C70300E0CE0300E0DC0300E0980300E0B80300E0300300EFB3FFEFE76DB7BFE4697DF8E06000E0E06001C0C0C00180E0C00380E0C00303E0C00307E0C00307",
	mem_init0 => "E0C00307E0C00307E0C00303E0C00380E0C00180E06001C0E06000E0E7EDDAF8E6E5FE7FE9B6FB3FE0B00300E0B80300E0980300E0DC0300E0CE0300E0C70300E0C38300E0C1C100E0C0E000E0C07800E0C03E00E0C00FE0E0C003FFEFD52FFFE3D97E10EED1FF50E0C00300E0C00300E0C00300E0C00307E0C00307E0C00307E0C00307E0C00307C0C0030701C003070180030703800607070006071FD11627FFCBBE27F7DCFC5700C00D0700C01D0700C0190700C03B0700C0730700C0E30700C1C3070083830700070307001E0307007C030707F00307FFC00307FE721B77019FF7770ADB377700C0030700C00307E0C00307F0C00307F0C00307F0C00307",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BackgroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode95w\(2),
	portaaddr => \inst1|inst|BGPixels|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|BGPixels|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y21_N0
\inst1|inst|BGPixels|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E0C00307E0C00307E0C0030700C0030000C1C30000C1C30000C2830000C00300FFDFFBFFFFCFF3FF000000000083810000C3430000C2830003D8373007D9FF500FC797400DD71B6000C3830000C303000083010000000000FFCFF3FFFFDFFBFF00C1C30000C3C30000C0830000C3430000C00300E0C00307E0C00307E0C00307FFFFFFFFFFFFFFFFFFFFFFFF3BFFFFFF00DFFFFF0073FFFF0030FFFF00703FFFFE003FFFFFC00FFF07F003FF01FC01FF029E00FF038700FF0283807F0701C07F0200E03F0700703F0E00381F0600181F1A001CBF04000CEFF0001E3FFC007E0F3E033E0F571F87077B9A0707139C030707D0030306C00307C0C00307E0C00307",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFA00FFFFCA00FFFF0E00FFFE0F00FFF8067FFFF003FFFFE00FE0FF803F80FF8079C0FF00E1C0FF01C080FE038020FC0700E0FC0E00E0FC1C0040F8180050FF380078FE300018F2F8002FF1EC003FE06DC078E0E6F0F4E0E1DFC6E0C01788E0C00BF0E0C00363E0C00343E0C00307E0C00307E0C00303E0C00303E0C003B0E0C03F88E0E007C6E0EF10E2E06EC078F0E4003FFAF0003FFF300010F8380048F8180010FC1C0060FC0E00E0FC0700A0FC0380A0FE01C1C0FF00E0C0FF807880FF803E00FFE00FE0FFF007FFFFF8017FFFFE0400FFFF8E00FFFFCC00FFFFF200FFFFFE00FFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "E0C00307E0C0030700C003070BD0030713B8030713F30707171FC7071E009607FC005E87FC001F9F1C000CEF1E001CDF0E00180F0A00381F0700703F0700E03F0301C03F0383807F038700FF03DE00FF007C03FF07F003FFFFC007FFFE801FFF00903FFF0070FFFF0023FFFF005FFFFF1FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFF70000000000C001C001400080004001C000000000FFFFFFFFFFFFFFFF01C001C000C001C001C00180008001C000C0008001C0018001C0018000C001C0008000C0014000C00100018000000000FFFFFFFFFFFFFFFF00C001C001C000C001C00140014001C0006372F0FFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "E0C00307E0C00307E0C00307E0C00307E0C00307E0C00307C0C00307E6DDDB77EEDCAB77E3DC1777E0C00307E0C00307E0C00307C0C0030FE0C00307E0C00303E0C00307E0C00307E0C00307E0C00307E0C00307E0C00307E0C00307EBCC7323EFC7E707ECD4EF47E0C00307E0C00307E0C00307E0C00303E0C00307E0C00307FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BackgroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode72w\(2),
	portaaddr => \inst1|inst|BGPixels|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|BGPixels|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y19_N3
\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ = ( \inst1|inst|BGPixels|auto_generated|ram_block1a4~portadataout\ & ( \inst1|inst|BGPixels|auto_generated|address_reg_a\(1) & ( 
-- \inst1|inst|BGPixels|auto_generated|ram_block1a14~portadataout\ ) ) ) # ( !\inst1|inst|BGPixels|auto_generated|ram_block1a4~portadataout\ & ( \inst1|inst|BGPixels|auto_generated|address_reg_a\(1) & ( 
-- \inst1|inst|BGPixels|auto_generated|ram_block1a14~portadataout\ ) ) ) # ( \inst1|inst|BGPixels|auto_generated|ram_block1a4~portadataout\ & ( !\inst1|inst|BGPixels|auto_generated|address_reg_a\(1) & ( 
-- (!\inst1|inst|BGPixels|auto_generated|address_reg_a\(0)) # (\inst1|inst|BGPixels|auto_generated|ram_block1a9~portadataout\) ) ) ) # ( !\inst1|inst|BGPixels|auto_generated|ram_block1a4~portadataout\ & ( 
-- !\inst1|inst|BGPixels|auto_generated|address_reg_a\(1) & ( (\inst1|inst|BGPixels|auto_generated|address_reg_a\(0) & \inst1|inst|BGPixels|auto_generated|ram_block1a9~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	datad => \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	datae => \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	dataf => \inst1|inst|BGPixels|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\);

-- Location: M10K_X58_Y20_N0
\inst1|inst|BGPixels|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F87657EA20D19107A945028DF8CE791023D4806602B0126E1BA15BE0019001C0FFFFFFFFFFFFFFFF33E39220CA60D6F5BE443FE23A970E66C7C390A536F9C066A3E3E56535F6F24EF554BBDF9760C14CE7FE72D4004001C0FFFFFFFFFFFFFFFFA5DCFDFEA7F2CFA7BBDEDF9245DAABDB4DD9470F2BD6BF7C44C36B17C7CCC703F87657EA24519107DBDF49648D73A8405F2D91EF4337C68B2C336F2903800300FFFFFFFFFFFFFFFFC54B8EE7A290C099E09A06B1394EE2FC965FC715F2F7A8A757EF9780EB8E0D86FFBC7284A994CBC264C585D903800380FFFFFFFFFFFFFFFFE503AF8DA8E23FECC7F8B3CD75D6F7B81ECFDFD339CF5B4152DD7B23EAC1935F",
	mem_init2 => "E0C38F0201D9FF63D1C2DF296CCB93A0F2CD2B9179E81BC6F6EE79E203800380FFFFFFFFFFFFFFFF5609AF7ECB9284A3272046D6F51C73BE308E0350FCC70EAD3CD39AB1F395C94AD752E18EA780AEE3C792F96902800300FFFFFFFFFFFFFFFF42D5F51CB52E4D45365E21F08ECC597331AA6CCB5EFF9A3B40F2178BF8761F6FD5DD6F4A03CDF32BA9D8D7779BC72B686FE533D263972FCDD789C79D01800140FFFFFFFFFFFFFFFF579CBA0ED98D01DC659982313CD97AED85D77924C3A3FECA0265DADDE03F8B8EC9D7A1CA78599C6F8AEB1F3901C001C0FFFFFFFFFFFFFFFF045539A517A6BBCCD3DA19C0C1753D98AEC32CAF095FFD9440F2178BF8761F6F",
	mem_init1 => "D6DE0B6E26C21B53B8CD230B81DA8B4714D11B3769D1336727F0DBE40AD7D3C4FFEEBF94FEC94B1FFED1AF5763D4DB1869C62F2401DF1F392ACB8342E0D5C37A59C6EB16C6DB6B6106D73330CED5373027DE530C00D3FB46FEFC77E8FFFF9FFB9FFF7FFFFED7174FDBC1CF3552C2DF79B9CA231434C11B727ED19B43F3C46753F7D7072A02C94F4384CA3F2A8AD0BF2FA1DD0715F7C0F34165FF5BC5B7F3FF90A4FE6FFFB6D1077FF3D643604CCEA36177D76B3628D0E37A34C1E75131CB932961DFB365B7D63F1490C43734FED10B7AC8CECF21F0C0E710F4E6CF9F4FFFAFFF5EEFBBF912D1B37276C163506BC07F3E9FCE7B141FC50B5B5AD66B0BFAC67377",
	mem_init0 => "D9D4770A1CC3A71F8FD8CF1A91DD130B89C11B10FCD2034841C5D760B7FEE3F8AFF7B7FFAAEB3FEFFFD1870241CBC3517FC1F36513CC8B5F20CE5F7E1ECF1F1059C7837E93DDC71E82CCE71AD8C5E738D7C8B304DADDAF60CFD6AF7F64EFD3FF5FFFCFF611F55FE156C583045BCE6777A6CB676920C3AB6B66CA0F1BFBD3DB5FF3CAA32202C16B2368C4674B2ADC0B4FB4DCAF374EC51F5F36CD2F181FFF7FCCFFDB5FE8FBE5BFB7C5C2231F20D3CB70FDDCE76C37C9E361F5CDE37EF9CCEB02B5C3F34E15D3E771BADF7714E2CF234020C6A75406CC631AFECD8B5CFFEDBFC39EEFEBFB59E5AFC3BAC9B7352ADE3B59F3D4571002CEB76C4DD6176DD7C6A707",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BackgroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode86w\(2),
	portaaddr => \inst1|inst|BGPixels|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|BGPixels|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y22_N0
\inst1|inst|BGPixels|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D4CE6B5E22CDF307F4CFBB0069C3833BECC6C76F2CC99717E1C5FF4D00D3C320FFDFFBFFFFDFF3FFD212F204368BEB7BC8C8F30924C6FF533DEB7BA50DE2FFBCFFF7D79E9EE72FBA73C3F74E13F383131FD20199000FC000FFCFF3FFFFDFFFFF23C8876E64D7D71048DFC75014C8F36CC2C72F2F54CE870B53C3232BF5CC6B0FF87657EA00D1910716E0800F3B7C042792D1C1272A3CD17F04EB997800D5F948FEF8A980FFE1C097CFF0B7AFB97C0A0C6D3E1A7CD6DF069DFED38E02F7E7C9F6472AE5A63F3173019D28F9984E3998A8B0639DD01A34EF6AFC73DFC4FC84CFDFBE11AE0FF707BF3B13EDE7499DEB771F1BE7872CF4C437126AC94B3BF7CF273B",
	mem_init2 => "F87657EA20D19127A8E0808FB6E4F39A9791F877F884C15C40CCA2DABDA7A3008EF0AF7F875FB7FFD2B8AFF07B67FEE65143FED317EEFEBD1171D17713DBE774576F12BC9A4F31A785BF9FF2E9186D6AE77EF33BDBF619689777A9BF7DE22EFF3AF4077FD1EEEDE678F2D9DC4BCF7FCA90D10FAD06C553BE57C08327DADD3723FAC2333A00DD6F7F97C043CAADDCAFDA83C3ABD690E2BDDC58E7BEEDA374EFF8917B33FFA37EA5DFC8F1A98A7A78EA34543813B5073C28FE10EE0A231F4F15C956C7845A91A9C2FB808DE15EE4267B0DC33BFF8ED0D98FE1D94CFFFF79125FFF5D8B7B900C995EA0479F6349418DC67989BC5790091D1F7840F2178BF8761F6F",
	mem_init1 => "F0DE0B2621DF2F3FE6C6736307D02F5BB7C1F31F1F8F1F1FFFF46F1C3ED4F674FC632F2CFF1EDEAF62D60EA724821DF4AA839898DFCE793100F4FBF2F112E1A67E3FF176A907FB71A9D7CF805E5EFBE419FE231007FCA282FFEFECC4FE7F3DBF26CE6AFFA306858FCB4693CD1C147B7D7A4851F8891D1B6E40F2178BF8761F6FF8725740E01193087A4E060BF888A5C8BFDB8698E6A4E8D9EBB7340001C001C0FFFFFFFFFFFFFFFFB1D0778501E9188A13C6A04D9FAD8C8421D2164F7797288B0A49C34C193AB5FC5659B03EA47CADA0545E667001C001C0FFFFFFFFFFFFFFFF6FC4DCAFCDFE9F6D69092E7379516B6779DFFFFFA871FB0300725363F857151B",
	mem_init0 => "EFDD072ED1D90F0F3ECD2F1FA9C82B79F5C3433E74CADF3263DF3F1CB9E7E70C83ECD3A4C8CF77A306D8FB0719C91B7FA4DDC70C20DC17713AC9E34BE4C01F16B8C0BB7503D3876DB3DF03041CC3CF345CC1877C9DCB232C8FC45F340FE3BF8F6BCB77F117EFFBBB52C4776FECC36B3C5FC9773CCDCD571D6FD2875DDDCE7B5FF87657EA20D19107A8E0800FB6E4E4279790C327F882D17F40C4D978BDBF79488EFF5D80878F2C97D3CDC7AF7B7DC98C51F8A9BC1B6E091D178B00F21F6FF87657CAFC76910738D1800FACE0E437B6E4C3279790D17FF882D97840C47948BDBF5D808EFF0C97878F47AFD3CD418C7B7D89BC51F8091D1B6E40F2178BF8761F6F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BackgroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode72w\(2),
	portaaddr => \inst1|inst|BGPixels|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|BGPixels|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\inst1|inst|BGPixels|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F87657EA20D19107A945028DF8CE791023D4806602B0126E1BA15BE0019001C0F9FFFFFFFFC7FFFF37F19220CA7CD6F5BE5E3FE23A970E66C7C390A536F9C066A3E3E56535F6F24EF554BBDF9760D94CE7FE7CD404C03D80F0FF9FFFFDFFFFFFBFDCFFFEA7F2CFA7BBDEDF9245DAABDB4DD9470F2BD6BF7C44C36B17C7CCC703F87657EA24519107DBDF49648D73A8405F2D91EF4337C68B2C336F2903800300FFFFFF9FFFFFFBFFC54B8FE7A290FE99E09A7EB1394EE2FC965FC715F2F7A8A757EF9780EB8E0D86FFBC7284A998CBC264FD85D903B303A0FF7FFF6FFFEFFEFFE563AFFDA8E23FECC7F8B3CD75D6F7B81ECFDFD339CF5B4152DD7B23EAC1935F",
	mem_init2 => "E0C38F0201D9FF63D1C2DF296CCB93A0F2CD2B9179E81BC6F6EE79E203E803F8FFE3FFFFFFF3FF7F5631AF7ECBBA84A3273846D6F51C73BE308E0350FCC70EAD3CD39AB1F395C94AD752E18EA780FBE3C792FF8902800FE0FFFFE3FFFFFFFDFF42D5F51CB52E4D45365E21F08ECC597331AA6CCB5EFF9A3B40F2178BF8761F6FD5DD6F4A03CDF32BA9D8D7779BC72B686FE533D263972FCDD789C79D1E800F40FF7FE7FFF7FFDE7F579CBC0ED98D1DDC65999A313CD97AED85D77924C3A3FECA0265DADDE03F8B8EC9D7A1CA785F9C6F89FF1F3907F001C0FFC7FFFFFDFFFFFF045539A517A6BBCCD3DA19C0C1753D98AEC32CAF895FFD9440F2E78BF8761F6F",
	mem_init1 => "D6DE0B6E26C21B53B8CD230B81DA8B4714D11B3769D1336727D0DBE40A97D3C4FFEEBF94FFC14B1FFFF1AF57637CDB18695E2F24013F1F392A8B8342E0D5C37A59C6E316C6DB736106D73B30CED5393027DE5D0C00D3FD46FEFC7FE8FFFF9FFB9FFF7FFFFF37164FDB81CE355382DF79B9CA231434C11B727ED19B43F3C46753F7D7072A02C94F4384CA3F2A8AD0BF2FA1DD0715F7C0F34165FF5BC5B7F3FF90A4FE6DFFB6D103FFF3D64FE04CCEBEE177D778B628D0E17A34C1E75131CB932961DFB365B7DE3F1490DC3734FE990B7AC8BECF21F030E710F4F6CF1F4FFFAEFF5EFFBAF912E1B0F2766161D06BC07FBE9FCE7B941FC50B5B5AD66B0BFAC67377",
	mem_init0 => "D9D4770A1CC3A71F8FD8CF1A91DD138B89C11990FCE201C841E5D7E0B7FEE1F8AF7FB7FFAA7B3FEFFFB1870241BBC3517F99F36513DC8B5F20CE5F7E1ECF1F1059C7837E93DDC51E82CCE29AD8C5F838D7C8BE04DADDAFE0CFD6AFFF64EFD1FF5FFFCFF611F55FE156C583045BCE6777A6CB676920C3AB6B66CA0F1BFBD3DB5FF3CAA32202C16B2368C4674B2BDC0B4FB59CAF374F851E5F37ED2E181FBF7FCCFF5B5FE8FBE5BFB7C5C22D1F20D3DF70FDDCFB6C37C9FB61F5CDF37EF9CCEB02B5C3F34E15B3E771BAD77714E21F2340207EA75407FC631AFFED8B5CFF6DBFC39EEFEBFB59E5AFC3BAC9B7352ADE3B59F3D4571002CEB76C4DD6176DD7C6A707",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BackgroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode95w\(2),
	portaaddr => \inst1|inst|BGPixels|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|BGPixels|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y19_N12
\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ = ( \inst1|inst|BGPixels|auto_generated|ram_block1a11~portadataout\ & ( ((!\inst1|inst|BGPixels|auto_generated|address_reg_a\(0) & 
-- ((\inst1|inst|BGPixels|auto_generated|ram_block1a1~portadataout\))) # (\inst1|inst|BGPixels|auto_generated|address_reg_a\(0) & (\inst1|inst|BGPixels|auto_generated|ram_block1a6~portadataout\))) # (\inst1|inst|BGPixels|auto_generated|address_reg_a\(1)) ) ) 
-- # ( !\inst1|inst|BGPixels|auto_generated|ram_block1a11~portadataout\ & ( (!\inst1|inst|BGPixels|auto_generated|address_reg_a\(1) & ((!\inst1|inst|BGPixels|auto_generated|address_reg_a\(0) & 
-- ((\inst1|inst|BGPixels|auto_generated|ram_block1a1~portadataout\))) # (\inst1|inst|BGPixels|auto_generated|address_reg_a\(0) & (\inst1|inst|BGPixels|auto_generated|ram_block1a6~portadataout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|inst|BGPixels|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datad => \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	dataf => \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	combout => \inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\);

-- Location: LABCELL_X55_Y19_N36
\inst1|inst|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux0~0_combout\ = ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\) # 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\) ) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	datae => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	combout => \inst1|inst|Mux0~0_combout\);

-- Location: LABCELL_X63_Y15_N12
\inst1|inst|red[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|red[7]~0_combout\ = ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( \inst1|inst|Mux0~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ((\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ $ (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)))) ) ) ) # ( 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( \inst1|inst|Mux0~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & 
-- ((\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ $ (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) ) ) ) # ( 
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( !\inst1|inst|Mux0~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & 
-- ((\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ $ (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)))) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( !\inst1|inst|Mux0~0_combout\ 
-- & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ $ (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011001001010011001100001100001000110010010100110011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datae => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	dataf => \inst1|inst|ALT_INV_Mux0~0_combout\,
	combout => \inst1|inst|red[7]~0_combout\);

-- Location: M10K_X58_Y22_N0
\inst1|inst|BGPixels|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8D13846522324C4EF73A5C40300D0CF4613218924810546298032083702BD0130000000000000000092845DDF2405C11CF238C5DB0146002DA31C44F6A3800C3C03000B5333854D48C3448D0E8142880520D8622C9C3C7CD00100C000000000000237CEA200814788622680CA51B98010E188050DE37C0EB702C9C7C602010E4BB3897D1075DF09E5E4F09D33F9F2C633C9773063243437EAE50C3B670AF390001C1383800290A9C380103B70282E11AC7A022EC0900A0953028440550340A713CDB12681808840D13F0C59FF975603E4E92403B998BC39B0E30C13A001DB1E880E6D06CA8780854EC7238274E54C807142888E30B07C01E512578A46F08D028",
	mem_init2 => "BB3897D1275DF0BE2E4F099F26073A4413A57BA27DA4CE7FF0AE3D51B00E3CF04E502100D6713C0062AF500F5008015D7124071F0773017B11402AE0132C081894107C43FB211A45050251922903059470C024C5CD8176B400821C1034145C002413CE00C2001913640B06022F1468615801C01C413C9C8E7B0A400874325824AC11C47D3311E872363EA8FA33247C49041C146B7D10421BE000691CB31330865F1C0180E5884AE04D82F4175B07165C7CC4BD040DA2331003B0A19810880C5E95880FA8F09A0500086B098E2C118241733E81B0C2A6300A03D42800193234004C3A0324469901097235D4840039C06249EC7630781507FD64451388686117BC",
	mem_init1 => "BB0510152D2290CE3F11D007BC23105344590CA600340066E82388C6E13B495403AD710400A8603C3F82E2079AADE33AF5242388C5100215270906358EA811710558203882E0177D46208A8FC1A18086B98053A78802BBA3001F84A201AE5800C53E280C4076D7801C63628F9A56500F1A28707BF815038A64451388686117BCB9389711E719F39AFCCB87F3E225802A2119A527BB3A3620B1F64FDABFECC3C200000000000000002C0F206A7805976D462947AA3344376B5D1578911061450625B244A1DFCE082230820BE5D388054DE1E1A38EC16041D00000000000000000373E2945BA2153921CD5D1033A1E5687E04372F0B967FBA374655B6838010D1C",
	mem_init0 => "A42980C5DC3788462016DCC7200D2404E604B48C6738E8E6CB049846AE2A1CF46D203894CF2328902D0080272634202FE102146C4B086CA126206821E31D0813E41A502FB71B34656400B407220810B7630FF807F8108C07A01E2066441EC8E0743C88F67A1A047265008447EF10C04458309885C0032C4966058C054C13EC14BB3897D1275DF09E2E4F09D326062C6313A773067DA3C37EF0A203B6B00019004E0C4C38D780469C628F7237500F201A707B69EC038A78151388644517BC686197D1BB38F09E2F5D09DB2E4F2C632C06730613A7C37E7DA303B6F0A21900B0004C384E0C469CD7807237628F001A500F49EC707B7815038A64451388686117BC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BackgroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode72w\(2),
	portaaddr => \inst1|inst|BGPixels|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|BGPixels|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\inst1|inst|BGPixels|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BB3897D1275DF09E2F6F83FDC774BCF85E53ACBD9EDCE11BB06CE70C13C7A51F03C000000060000080092F87F80211BA5BC04133492813363AC4124E97841B4C00240AAA52080F910C9AC04052E186AB5400A13C1202D3480D00510003003100C18629A948ED78C8006500AFC476C088E2305808083D60845A2D9864672A2040BB3897D1071DF09EC44FFFFC358FD5C0ACD086788C96393C24955C014982A6D0000003C00000060032D4B0142550814C4252030EB281010D51D209C2656C256C271838471430728F2463515F6200241A99417626C30C7BD1018A0090000001C01E88200007082413D0131E14AE292C16C112F03F6201B02B410214106C12748C",
	mem_init2 => "A42A3895081E409EEE1088132B02441301079609AF07E8058B114C19C70E230601000180000E00906FC22C83D805A348E086692FCAC004280D41EE8D818849061B684430A04A1EC120DD0422096603043A5C419F038C00120000060000000220193E26E300CD7AD2A9A3A32D2104068AB09B88BB7FFFFF3B64451388686117BCBA02E8212C1220A2961E28D7E63CA4189C5A8423906C4892B80DE868012051360280210001007180745C31D58A7AE2206CFE20F8CD028115202081ED52471D059A1807621BD45450323095AC348067AE1D82A6E2000C13C10078000000000000B3835C008C5976B0B279863E64D991622E528918F8579DFE6446E388686117BC",
	mem_init1 => "8D01C005372078AA3E28984F8E11101F6B2FB8660F2AC4168B3CB49E17480CAC01F348EC001C945C400530971100F0F28D603004E208402507340CA1891E201100381868D900880D190D4047380CA042600982DFA708E05F0F238386020861C06180819C28028154105A68E76E061C4F5C0454470231F0166D0A2004600BF834BC2E281D1A015892020854C81814880422229CC67A069836EA3CAC39BE2C08726B2D9080FC263400750830115A1901D063120781352F149134021C592E141098B438200AE910FC3B04234013210038087D435494E783082B2B4520F0389219007192C500408632096296282B08241C4350212049422390534408FC606D0CD0DC",
	mem_init0 => "851958ED192088EE3D0D3C623010780F1315F269750FA607DE180011B0113F0068984880E3CDC490644470254440386E792160023722D05334208C04111078AEA0181C4AF4122E703B2314242D2900EF6837002EE0034011292C40003B382E00542631AB4E2EA0984034C8F23A19404D6915DC1F6E0A343B6500AC0479183824AC1DA811311E80D2C713BC33BC245CA74A3A1456EC7AE926D09CC84E006049E400B421800C3943E42305F0570D0600469727C094C83280393633080DE40D0C7D0C3008ECEB201C4DCFA09CCF1481142614831C27980B04C7002A7856011B64B04F700C0C333E18B00A2D4C176001C44BE301C8597114CCE4600898245A1C78AC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BackgroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode95w\(2),
	portaaddr => \inst1|inst|BGPixels|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|BGPixels|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y17_N0
\inst1|inst|BGPixels|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BB3897D1275DF09E2F6F83FDC774BCF85E53ACBD9EDCE11BB06CE70C13C7A51F000000000000000085312F87F83611BA5BD84133492813363AC4124E97841B4C00240AAA52080F910C9AC04052E194AB5400B53C1382C3C80000000000000000D38629A948ED78C8006500AFC476C088E2305808083D60845A2D9864672A2040BB3897D1071DF09EC44FFFFC358FD5C0ACD086788C96393C24955C014982A6D0000000000000000032D4A5142550934C42522B0EB281010D51D209C2656C256C271838471430728F2463515F6208241A99797626C3A87B8100000000000000001EA8201807082413D0131E14AE292C16C112F03F6201B02B410214106C12748C",
	mem_init2 => "A42A3895081E409EEE1088132B02441301079609AF07E8058B114C19C78A238600000000000000006FC22C83D805A348E086692FCAC004280D41EE8D818849061B684430A04A1EC120DD0422096611043A5C569F038C01920000000000000000193E26E300CD7AD2A9A3A32D2104068AB09B88BB7FFFFF3B64451388686117BCBA02E8212C1220A2961E28D7E63CA4189C5A8423906C4892B80DE86805E043F60000000000000000745C39D58A7AE2206CFE20F8CD028115202081ED52471D059A1807621BD45450323095AC349A67AE1D12A6E201DC13C10000000000000000B3835C008C5976B0B279863E64D991622E52891878579DFE64451388686117BC",
	mem_init1 => "8D01C005372078AA3E28984F8E11101F6B2FB8660F2AC4168B3CB49E17280CAC013348EC000C945C411D30971108F0F28D183004E208402507340CA1891E201100381068D9009C0D190D4847380CA842600994DFA708E85F0F238886020864C06120809C29028054111A6CE76F061C4F5D0454470231F0166D0A2004600BF834BC2E281D1A015892020854C81814880422229CC67A069836EA3CAC39BE2C08F26B2D9080FC26340075083C915A1918D063121C81352F149134021C592E141098B438200AE910FC3B04234013211038087D1B5494E70B082B2B2520F0382218807132C480402630896236282B08241C43502120C9422390534408FC606D0CD0DC",
	mem_init0 => "851958ED192088EE3D0D3C623010780F1305F069752FA487DE380091B0213C8068304880E305C490640C70254410386E793960023732D05334288C04111078AEA0181C4AF4122C703B2314242D29186F68371C2EE0034811292C40003B382C80542630AB4E2EA0984034C8F23A19404D6915DC1F6E0A343B6500AC0479183824AC1DA811311E80D2C713BC33BD245CA74A1A1456ED3AE826D01CCC4E002048E4003420800C3940E42305F0570D0610469727D094C83288393633180DE40D0C7D0C3008ECEB201C4DCF209CCF14091426141B1C27981B04C7002A7856013B64B04F300C0C333E18B00A2D4C176001C44BE301C8597114CCE4600898245A1C78AC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BackgroundSprites.mif",
	init_file_layout => "port_a",
	logical_ram_name => "TrainSetSimulator:inst1|VGA_PPU:inst|altsyncram:BGPixels|altsyncram_5h74:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 5,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|inst1|trainpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \inst1|inst|BGPixels|auto_generated|rden_decode|w_anode86w\(2),
	portaaddr => \inst1|inst|BGPixels|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|inst|BGPixels|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y19_N54
\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ = ( \inst1|inst|BGPixels|auto_generated|ram_block1a5~portadataout\ & ( \inst1|inst|BGPixels|auto_generated|address_reg_a\(1) & ( 
-- \inst1|inst|BGPixels|auto_generated|ram_block1a10~portadataout\ ) ) ) # ( !\inst1|inst|BGPixels|auto_generated|ram_block1a5~portadataout\ & ( \inst1|inst|BGPixels|auto_generated|address_reg_a\(1) & ( 
-- \inst1|inst|BGPixels|auto_generated|ram_block1a10~portadataout\ ) ) ) # ( \inst1|inst|BGPixels|auto_generated|ram_block1a5~portadataout\ & ( !\inst1|inst|BGPixels|auto_generated|address_reg_a\(1) & ( (\inst1|inst|BGPixels|auto_generated|address_reg_a\(0)) 
-- # (\inst1|inst|BGPixels|auto_generated|ram_block1a0~portadataout\) ) ) ) # ( !\inst1|inst|BGPixels|auto_generated|ram_block1a5~portadataout\ & ( !\inst1|inst|BGPixels|auto_generated|address_reg_a\(1) & ( 
-- (\inst1|inst|BGPixels|auto_generated|ram_block1a0~portadataout\ & !\inst1|inst|BGPixels|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datab => \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	datac => \inst1|inst|BGPixels|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst1|inst|BGPixels|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	dataf => \inst1|inst|BGPixels|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\);

-- Location: LABCELL_X63_Y16_N45
\inst1|inst|red[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|red[6]~1_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & (((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)))) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- \inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- !\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)))) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ $ 
-- (((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & \inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110100000010111111010000001011110100000000101111010000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	combout => \inst1|inst|red[6]~1_combout\);

-- Location: LABCELL_X63_Y15_N30
\inst1|inst|red[6]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|red[6]~10_combout\ = ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( \inst1|inst|red[6]~1_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & 
-- ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ $ (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)))) ) ) ) # ( 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( \inst1|inst|red[6]~1_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ $ 
-- (((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\))))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) ) ) ) # ( 
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( !\inst1|inst|red[6]~1_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ $ 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & 
-- (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)))) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( !\inst1|inst|red[6]~1_combout\ 
-- & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\) # ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100011001101010011001100011100101000110011010100110011000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datae => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	dataf => \inst1|inst|ALT_INV_red[6]~1_combout\,
	combout => \inst1|inst|red[6]~10_combout\);

-- Location: LABCELL_X63_Y16_N3
\inst1|inst|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux2~0_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & 
-- ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\) # (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\) # (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)))) ) ) # ( 
-- !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ $ 
-- ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\)))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & 
-- ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001011000110100000101100011010100011100000101010001110000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	combout => \inst1|inst|Mux2~0_combout\);

-- Location: LABCELL_X63_Y15_N54
\inst1|inst|red[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|red[5]~2_combout\ = ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( \inst1|inst|Mux2~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\) # (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\)))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ $ (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\))))) ) ) ) # ( 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( \inst1|inst|Mux2~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\))) ) ) ) # ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( !\inst1|inst|Mux2~0_combout\ & ( 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\) # 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\)))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ $ 
-- (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\))))) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( !\inst1|inst|Mux2~0_combout\ & ( 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000111011000001000100000000100000001110110000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	datae => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	dataf => \inst1|inst|ALT_INV_Mux2~0_combout\,
	combout => \inst1|inst|red[5]~2_combout\);

-- Location: LABCELL_X63_Y16_N57
\inst1|inst|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux3~0_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & 
-- ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\) # (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & 
-- ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\))))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\))) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\) # (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)))) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011010111000100101101011100010010011000101100101001100010110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	combout => \inst1|inst|Mux3~0_combout\);

-- Location: LABCELL_X63_Y15_N0
\inst1|inst|red[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|red[4]~3_combout\ = ( \inst1|inst|Mux3~0_combout\ & ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- (((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))) ) ) ) # ( !\inst1|inst|Mux3~0_combout\ & ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ 
-- & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))) ) ) ) # ( \inst1|inst|Mux3~0_combout\ & 
-- ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\)) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\)))) ) ) ) # ( !\inst1|inst|Mux3~0_combout\ & ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000100000010000000000111111000100010011111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	datae => \inst1|inst|ALT_INV_Mux3~0_combout\,
	dataf => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	combout => \inst1|inst|red[4]~3_combout\);

-- Location: LABCELL_X63_Y16_N36
\inst1|inst|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux4~0_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ $ 
-- (((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\))))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ $ (\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\)))) ) ) # ( 
-- !\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & (((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- !\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\)))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & \inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\)) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000000010010110100000001001000111001100001000011100110000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	combout => \inst1|inst|Mux4~0_combout\);

-- Location: LABCELL_X63_Y15_N42
\inst1|inst|red[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|red[3]~4_combout\ = ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( \inst1|inst|Mux4~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ $ (((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\) # (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\))))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\))) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( \inst1|inst|Mux4~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & 
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) ) ) ) # ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( !\inst1|inst|Mux4~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ $ (((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\) # (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\))))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\))) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( !\inst1|inst|Mux4~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\) # (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ $ (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111110001001000001001100100100001111100010010000010011001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datae => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	dataf => \inst1|inst|ALT_INV_Mux4~0_combout\,
	combout => \inst1|inst|red[3]~4_combout\);

-- Location: LABCELL_X63_Y16_N30
\inst1|inst|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux5~0_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ $ (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)))) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\)))) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (((\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011101010101001001110101010101100001010000000110000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	combout => \inst1|inst|Mux5~0_combout\);

-- Location: LABCELL_X64_Y16_N30
\inst1|inst|red[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|red[2]~9_combout\ = ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( \inst1|inst|Mux5~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)))) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( \inst1|inst|Mux5~0_combout\ & 
-- ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\))))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ $ (((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))))) ) ) ) # ( 
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( !\inst1|inst|Mux5~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)))) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( !\inst1|inst|Mux5~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ 
-- & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\) # ((\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ $ (((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011011011100100100010000000001100110110111001001000100000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datae => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	dataf => \inst1|inst|ALT_INV_Mux5~0_combout\,
	combout => \inst1|inst|red[2]~9_combout\);

-- Location: LABCELL_X63_Y16_N33
\inst1|inst|red[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|red[1]~5_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ $ 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\)) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & 
-- (((\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\)))) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- (((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & !\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ $ (((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011000000101110001100000010110000111110011111000011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	combout => \inst1|inst|red[1]~5_combout\);

-- Location: LABCELL_X64_Y16_N18
\inst1|inst|red[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|red[1]~6_combout\ = ( \inst1|inst|red[1]~5_combout\ & ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\) # ((\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\))) ) ) ) # ( !\inst1|inst|red[1]~5_combout\ & ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ 
-- & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\) # ((\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\))) ) ) ) # ( \inst1|inst|red[1]~5_combout\ & ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ 
-- & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ $ (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ $ (((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\))))) ) ) ) # ( !\inst1|inst|red[1]~5_combout\ & ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & ( 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ $ 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100001001100100110000100110101011000000101010101100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	datae => \inst1|inst|ALT_INV_red[1]~5_combout\,
	dataf => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	combout => \inst1|inst|red[1]~6_combout\);

-- Location: LABCELL_X63_Y16_N0
\inst1|inst|red[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|red[0]~7_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & 
-- ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)))) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\)))) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\)))) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & 
-- !\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000101000000110000010100000010001110000001111000111000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	combout => \inst1|inst|red[0]~7_combout\);

-- Location: LABCELL_X64_Y16_N0
\inst1|inst|red[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|red[0]~8_combout\ = ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( \inst1|inst|red[0]~7_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( \inst1|inst|red[0]~7_combout\ & ( 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ $ 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)))) ) ) ) # ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( !\inst1|inst|red[0]~7_combout\ & ( 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)) ) ) ) # ( 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( !\inst1|inst|red[0]~7_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- ((\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100100110000000000000000101000001001001100000000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datae => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	dataf => \inst1|inst|ALT_INV_red[0]~7_combout\,
	combout => \inst1|inst|red[0]~8_combout\);

-- Location: LABCELL_X55_Y19_N27
\inst1|inst|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux8~0_combout\ = ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\) # 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	combout => \inst1|inst|Mux8~0_combout\);

-- Location: LABCELL_X64_Y16_N39
\inst1|inst|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Equal4~0_combout\ = ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	dataf => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	combout => \inst1|inst|Equal4~0_combout\);

-- Location: LABCELL_X63_Y15_N36
\inst1|inst|green[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|green[7]~0_combout\ = ( \inst1|inst|Equal4~0_combout\ & ( ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & !\inst1|inst|Mux8~0_combout\)) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\) ) ) # ( 
-- !\inst1|inst|Equal4~0_combout\ & ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100111111001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datad => \inst1|inst|ALT_INV_Mux8~0_combout\,
	dataf => \inst1|inst|ALT_INV_Equal4~0_combout\,
	combout => \inst1|inst|green[7]~0_combout\);

-- Location: LABCELL_X63_Y15_N39
\inst1|inst|green[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|green[6]~1_combout\ = ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ $ 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\)))) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\) # 
-- ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011001100111011001100110011001000110000101100100011000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	dataf => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	combout => \inst1|inst|green[6]~1_combout\);

-- Location: LABCELL_X55_Y19_N24
\inst1|inst|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux9~0_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- !\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\)) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\))) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ( (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & 
-- ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\) # (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111001110001011100010111000101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	combout => \inst1|inst|Mux9~0_combout\);

-- Location: LABCELL_X61_Y15_N51
\inst1|inst|green[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|green[6]~2_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & ( (!\inst1|inst|green[6]~1_combout\) # (\inst1|inst|Equal4~0_combout\) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & ( 
-- (!\inst1|inst|green[6]~1_combout\) # ((\inst1|inst|Mux9~0_combout\ & \inst1|inst|Equal4~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101111101010101111111110101010101011111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|ALT_INV_green[6]~1_combout\,
	datac => \inst1|inst|ALT_INV_Mux9~0_combout\,
	datad => \inst1|inst|ALT_INV_Equal4~0_combout\,
	datae => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	combout => \inst1|inst|green[6]~2_combout\);

-- Location: LABCELL_X63_Y16_N39
\inst1|inst|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux10~0_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ $ 
-- (((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\))))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)))) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & 
-- ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & \inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\)))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001001010101110000100101010101001010011101100100101001110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	combout => \inst1|inst|Mux10~0_combout\);

-- Location: LABCELL_X64_Y16_N54
\inst1|inst|green[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|green[5]~3_combout\ = ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( \inst1|inst|Mux10~0_combout\ & ( ((\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\) ) ) ) # ( 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( \inst1|inst|Mux10~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))) ) ) ) # ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( !\inst1|inst|Mux10~0_combout\ & ( 
-- ((\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( !\inst1|inst|Mux10~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ $ (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000000011110001111100000000000010000000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datae => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	dataf => \inst1|inst|ALT_INV_Mux10~0_combout\,
	combout => \inst1|inst|green[5]~3_combout\);

-- Location: LABCELL_X63_Y16_N48
\inst1|inst|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux11~0_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & 
-- ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\)))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ $ (((\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\))))) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ $ (((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\) # 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\))))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ $ (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011010101000000101101010100010100010100110011010001010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	combout => \inst1|inst|Mux11~0_combout\);

-- Location: LABCELL_X63_Y15_N18
\inst1|inst|green[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|green[4]~4_combout\ = ( \inst1|inst|Mux11~0_combout\ & ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)))) ) ) ) # ( !\inst1|inst|Mux11~0_combout\ 
-- & ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)))) ) ) ) # ( \inst1|inst|Mux11~0_combout\ & ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ 
-- & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ $ 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)))) ) ) ) # ( !\inst1|inst|Mux11~0_combout\ & ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010010000000000001001000001010011011111110101001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	datae => \inst1|inst|ALT_INV_Mux11~0_combout\,
	dataf => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	combout => \inst1|inst|green[4]~4_combout\);

-- Location: LABCELL_X63_Y16_N51
\inst1|inst|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux12~0_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & 
-- ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\)))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ $ (((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\))))) ) ) # ( 
-- !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\) # (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010001100110000001000110010110011010000011011001101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	combout => \inst1|inst|Mux12~0_combout\);

-- Location: LABCELL_X64_Y16_N12
\inst1|inst|green[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|green[3]~5_combout\ = ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( \inst1|inst|Mux12~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ $ (((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\))))) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( \inst1|inst|Mux12~0_combout\ & ( 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))) ) ) ) # ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( !\inst1|inst|Mux12~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ $ (((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\))))) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( !\inst1|inst|Mux12~0_combout\ & ( 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ $ 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000001110100110011100000000000010000011101001100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datae => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	dataf => \inst1|inst|ALT_INV_Mux12~0_combout\,
	combout => \inst1|inst|green[3]~5_combout\);

-- Location: LABCELL_X64_Y16_N42
\inst1|inst|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux36~0_combout\ = ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ $ (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\))))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & ((\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) ) ) # ( 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ $ 
-- (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\))))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & ((\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000110111100000100011011101110000100101110111000010010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	dataf => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	combout => \inst1|inst|Mux36~0_combout\);

-- Location: LABCELL_X63_Y16_N12
\inst1|inst|green[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|green[2]~8_combout\ = ( !\inst1|inst|Equal4~0_combout\ & ( (((\inst1|inst|Mux36~0_combout\))) ) ) # ( \inst1|inst|Equal4~0_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\))) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\))))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & 
-- ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ $ (((\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\))))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\) # (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111111010010000001100001111000011110010110000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datae => \inst1|inst|ALT_INV_Equal4~0_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datag => \inst1|inst|ALT_INV_Mux36~0_combout\,
	combout => \inst1|inst|green[2]~8_combout\);

-- Location: LABCELL_X55_Y19_N21
\inst1|inst|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux14~0_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ $ (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\))) ) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & ( 
-- \inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & \inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\) ) ) ) # ( 
-- \inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\)) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\))) ) ) ) # ( 
-- !\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\)) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111110110001101100000001010000010100100100001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	datae => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	combout => \inst1|inst|Mux14~0_combout\);

-- Location: LABCELL_X64_Y16_N24
\inst1|inst|green[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|green[1]~6_combout\ = ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( \inst1|inst|Mux14~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ $ (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\))) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( \inst1|inst|Mux14~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ 
-- & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))) ) ) ) # ( 
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( !\inst1|inst|Mux14~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ $ 
-- (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\))) ) ) ) # ( 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( !\inst1|inst|Mux14~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000010100111011101011100000000000000101001110111010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datae => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	dataf => \inst1|inst|ALT_INV_Mux14~0_combout\,
	combout => \inst1|inst|green[1]~6_combout\);

-- Location: LABCELL_X63_Y16_N54
\inst1|inst|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux15~0_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\))))) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\))) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\)))) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\)))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ $ (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110000000010011011000000001010000100111101101000010011110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	combout => \inst1|inst|Mux15~0_combout\);

-- Location: LABCELL_X64_Y16_N48
\inst1|inst|green[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|green[0]~7_combout\ = ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( \inst1|inst|Mux15~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ $ (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & ((\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( \inst1|inst|Mux15~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ 
-- & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ $ (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) ) ) ) # ( 
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( !\inst1|inst|Mux15~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ $ 
-- (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & ((\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) ) ) ) # ( 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( !\inst1|inst|Mux15~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & 
-- ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\) # (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100000000000101000011001001101001000000000001010000110010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datae => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	dataf => \inst1|inst|ALT_INV_Mux15~0_combout\,
	combout => \inst1|inst|green[0]~7_combout\);

-- Location: LABCELL_X55_Y19_N30
\inst1|inst|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux16~0_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & 
-- !\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\) ) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & ( 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & !\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\) ) ) ) # ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( 
-- !\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ ) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( 
-- !\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\) # (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111110000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	datae => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	combout => \inst1|inst|Mux16~0_combout\);

-- Location: LABCELL_X60_Y15_N48
\inst1|inst|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux35~0_combout\ = ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datae => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	combout => \inst1|inst|Mux35~0_combout\);

-- Location: LABCELL_X57_Y15_N48
\inst1|inst|blue[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|blue[7]~0_combout\ = ( \inst1|inst|Mux35~0_combout\ & ( \inst1|inst|Equal4~0_combout\ & ( (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & !\inst1|inst|Mux16~0_combout\) ) ) ) # ( !\inst1|inst|Mux35~0_combout\ & ( 
-- \inst1|inst|Equal4~0_combout\ & ( (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & !\inst1|inst|Mux16~0_combout\) ) ) ) # ( \inst1|inst|Mux35~0_combout\ & ( !\inst1|inst|Equal4~0_combout\ & ( 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datac => \inst1|inst|ALT_INV_Mux16~0_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datae => \inst1|inst|ALT_INV_Mux35~0_combout\,
	dataf => \inst1|inst|ALT_INV_Equal4~0_combout\,
	combout => \inst1|inst|blue[7]~0_combout\);

-- Location: LABCELL_X63_Y16_N21
\inst1|inst|blue[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|blue[6]~1_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & 
-- ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- \inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\)))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & (((\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\)))) ) ) # ( 
-- !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ $ 
-- (((\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & \inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\))))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & 
-- (((\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & \inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100000000111101010000000011110100000010101111010000001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	combout => \inst1|inst|blue[6]~1_combout\);

-- Location: LABCELL_X64_Y16_N36
\inst1|inst|blue[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|blue[6]~2_combout\ = ( \inst1|inst|Equal4~0_combout\ & ( !\inst1|inst|blue[6]~1_combout\ ) ) # ( !\inst1|inst|Equal4~0_combout\ & ( (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & \inst1|inst|Mux35~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datac => \inst1|inst|ALT_INV_blue[6]~1_combout\,
	datad => \inst1|inst|ALT_INV_Mux35~0_combout\,
	dataf => \inst1|inst|ALT_INV_Equal4~0_combout\,
	combout => \inst1|inst|blue[6]~2_combout\);

-- Location: LABCELL_X63_Y16_N24
\inst1|inst|blue[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|blue[5]~3_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ $ (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\)))) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ $ (((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\))))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ $ (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011010010000001101101001000000010000010000000001000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	combout => \inst1|inst|blue[5]~3_combout\);

-- Location: LABCELL_X64_Y16_N45
\inst1|inst|blue[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|blue[5]~4_combout\ = ( \inst1|inst|Equal4~0_combout\ & ( \inst1|inst|blue[5]~3_combout\ ) ) # ( !\inst1|inst|Equal4~0_combout\ & ( (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & \inst1|inst|Mux35~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	datac => \inst1|inst|ALT_INV_blue[5]~3_combout\,
	datad => \inst1|inst|ALT_INV_Mux35~0_combout\,
	dataf => \inst1|inst|ALT_INV_Equal4~0_combout\,
	combout => \inst1|inst|blue[5]~4_combout\);

-- Location: LABCELL_X63_Y16_N42
\inst1|inst|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux19~0_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ $ 
-- (((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\))))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & 
-- (((\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\)) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\))) ) ) # ( 
-- !\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ $ (\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\)))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100000101001000010000010100101011110101010010101111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	combout => \inst1|inst|Mux19~0_combout\);

-- Location: LABCELL_X63_Y15_N24
\inst1|inst|blue[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|blue[4]~5_combout\ = ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( \inst1|inst|Equal4~0_combout\ & ( !\inst1|inst|Mux19~0_combout\ ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( 
-- \inst1|inst|Equal4~0_combout\ & ( !\inst1|inst|Mux19~0_combout\ ) ) ) # ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( !\inst1|inst|Equal4~0_combout\ & ( (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( !\inst1|inst|Equal4~0_combout\ & ( 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000010111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datab => \inst1|inst|ALT_INV_Mux19~0_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datae => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	dataf => \inst1|inst|ALT_INV_Equal4~0_combout\,
	combout => \inst1|inst|blue[4]~5_combout\);

-- Location: LABCELL_X63_Y16_N27
\inst1|inst|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux20~0_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\)) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\))))) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ $ 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)))) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\)))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ $ 
-- (((\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100101010011001110010101001110001110110000001000111011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	combout => \inst1|inst|Mux20~0_combout\);

-- Location: LABCELL_X63_Y15_N6
\inst1|inst|blue[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|blue[3]~6_combout\ = ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & 
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\)) ) ) ) # ( 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & ((\inst1|inst|Mux20~0_combout\) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000000000000000000000000001000100000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	datac => \inst1|inst|ALT_INV_Mux20~0_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datae => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	dataf => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	combout => \inst1|inst|blue[3]~6_combout\);

-- Location: LABCELL_X63_Y16_N9
\inst1|inst|blue[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|blue[2]~7_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & 
-- !\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\)))) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\)))) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ $ (((\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000110000111001100011000011100100001011100000010000101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	combout => \inst1|inst|blue[2]~7_combout\);

-- Location: LABCELL_X64_Y16_N6
\inst1|inst|blue[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|blue[2]~8_combout\ = ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( \inst1|inst|blue[2]~7_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))) ) ) ) # ( 
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( !\inst1|inst|blue[2]~7_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))) ) ) ) # ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( !\inst1|inst|blue[2]~7_combout\ 
-- & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datae => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	dataf => \inst1|inst|ALT_INV_blue[2]~7_combout\,
	combout => \inst1|inst|blue[2]~8_combout\);

-- Location: LABCELL_X63_Y16_N6
\inst1|inst|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux22~0_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\)) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\))))) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ $ (((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\) # 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\))))) ) ) # ( !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & 
-- ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\)))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\)) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100100111000110110010011101010011110001100101001111000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	combout => \inst1|inst|Mux22~0_combout\);

-- Location: LABCELL_X57_Y16_N3
\inst1|inst|blue[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|blue[1]~10_combout\ = ( \inst1|inst|Mux22~0_combout\ & ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ $ (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) ) ) ) # ( !\inst1|inst|Mux22~0_combout\ & 
-- ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ $ (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) ) ) ) # ( \inst1|inst|Mux22~0_combout\ & ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & 
-- ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ $ (((\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\))))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\))) ) ) ) # ( !\inst1|inst|Mux22~0_combout\ & ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\ & ( 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ $ 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\)))) # (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & 
-- (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ $ (\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000010000110110000001000011000100000000001110010000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	datae => \inst1|inst|ALT_INV_Mux22~0_combout\,
	dataf => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	combout => \inst1|inst|blue[1]~10_combout\);

-- Location: LABCELL_X63_Y16_N18
\inst1|inst|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|Mux23~0_combout\ = ( \inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & (\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- ((\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\)))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & 
-- (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\ $ (((\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & \inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\))))) ) ) # ( 
-- !\inst1|inst|BGPixels|auto_generated|mux2|result_node[2]~1_combout\ & ( (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & (!\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\ $ 
-- (((\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & !\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\))))) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[3]~2_combout\ & 
-- ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & ((!\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\) # (\inst1|inst|BGPixels|auto_generated|mux2|result_node[4]~3_combout\))) # 
-- (\inst1|inst|BGPixels|auto_generated|mux2|result_node[1]~0_combout\ & (\inst1|inst|BGPixels|auto_generated|mux2|result_node[0]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101101100101110010110110010101010010010010110101001001001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[3]~2_combout\,
	datab => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[1]~0_combout\,
	datac => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datad => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[4]~3_combout\,
	dataf => \inst1|inst|BGPixels|auto_generated|mux2|ALT_INV_result_node[2]~1_combout\,
	combout => \inst1|inst|Mux23~0_combout\);

-- Location: LABCELL_X63_Y15_N48
\inst1|inst|blue[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst|blue[0]~9_combout\ = ( \inst1|inst|Mux23~0_combout\ & ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ $ (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\))) ) ) ) # ( !\inst1|inst|Mux23~0_combout\ & ( \inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ 
-- & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ $ (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\))) ) ) ) # ( \inst1|inst|Mux23~0_combout\ & ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ 
-- & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ $ (\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)))) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & 
-- !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\))) ) ) ) # ( !\inst1|inst|Mux23~0_combout\ & ( !\inst1|inst|FGPixels|auto_generated|mux2|result_node[3]~1_combout\ & ( (\inst1|inst|FGPixels|auto_generated|mux2|result_node[1]~2_combout\ 
-- & ((!\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (!\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & \inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)) # 
-- (\inst1|inst|FGPixels|auto_generated|mux2|result_node[2]~3_combout\ & (\inst1|inst|FGPixels|auto_generated|mux2|result_node[0]~4_combout\ & !\inst1|inst|FGPixels|auto_generated|mux2|result_node[4]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000000100000010100000001000111000101010100011100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[1]~2_combout\,
	datab => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[2]~3_combout\,
	datac => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[0]~4_combout\,
	datad => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[4]~0_combout\,
	datae => \inst1|inst|ALT_INV_Mux23~0_combout\,
	dataf => \inst1|inst|FGPixels|auto_generated|mux2|ALT_INV_result_node[3]~1_combout\,
	combout => \inst1|inst|blue[0]~9_combout\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X22_Y0_N52
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X89_Y20_N61
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X89_Y20_N44
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LABCELL_X56_Y34_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


