{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582204620413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582204620413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 14:17:00 2020 " "Processing started: Thu Feb 20 14:17:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582204620413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1582204620413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map resolutiontest -c resolutiontest --generate_functional_sim_netlist " "Command: quartus_map resolutiontest -c resolutiontest --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1582204620413 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1582204620673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unitundertest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unitundertest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnitUnderTest-structural " "Found design unit 1: UnitUnderTest-structural" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582204621076 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnitUnderTest " "Found entity 1: UnitUnderTest" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582204621076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582204621076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resolutiontest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file resolutiontest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resolutiontest-behavorial " "Found design unit 1: resolutiontest-behavorial" {  } { { "resolutiontest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/resolutiontest.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582204621079 ""} { "Info" "ISGN_ENTITY_NAME" "1 resolutiontest " "Found entity 1: resolutiontest" {  } { { "resolutiontest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/resolutiontest.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582204621079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582204621079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitaddersimple.vhd 4 1 " "Found 4 design units, including 1 entities, in source file fourbitaddersimple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitaddersimple-unsigned_impl " "Found design unit 1: fourbitaddersimple-unsigned_impl" {  } { { "fourbitaddersimple.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/fourbitaddersimple.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582204621086 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fourbitaddersimple-unsignedCarry_impl " "Found design unit 2: fourbitaddersimple-unsignedCarry_impl" {  } { { "fourbitaddersimple.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/fourbitaddersimple.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582204621086 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fourbitaddersimple-signed_impl " "Found design unit 3: fourbitaddersimple-signed_impl" {  } { { "fourbitaddersimple.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/fourbitaddersimple.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582204621086 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitaddersimple " "Found entity 1: fourbitaddersimple" {  } { { "fourbitaddersimple.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/fourbitaddersimple.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582204621086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582204621086 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UnitUnderTest " "Elaborating entity \"UnitUnderTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1582204621112 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[7..5\] UnitUnderTest.vhd(8) " "Using initial value X (don't care) for net \"LEDR\[7..5\]\" at UnitUnderTest.vhd(8)" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582204621114 "|UnitUnderTest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fourbitaddersimple fourbitaddersimple:UUT0 A:unsignedcarry_impl " "Elaborating entity \"fourbitaddersimple\" using architecture \"A:unsignedcarry_impl\" for hierarchy \"fourbitaddersimple:UUT0\"" {  } { { "UnitUnderTest.vhd" "UUT0" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 13 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582204621120 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cout fourbitaddersimple.vhd(9) " "VHDL Signal Declaration warning at fourbitaddersimple.vhd(9): used implicit default value for signal \"Cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fourbitaddersimple.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/fourbitaddersimple.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1582204621121 "|UnitUnderTest|fourbitaddersimple:UUT0"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 5 fourbitaddersimple.vhd(37) " "VHDL expression error at fourbitaddersimple.vhd(37): expression has 4 elements, but must have 5 elements" {  } { { "fourbitaddersimple.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/fourbitaddersimple.vhd" 37 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1582204621121 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "fourbitaddersimple:UUT0 " "Can't elaborate user hierarchy \"fourbitaddersimple:UUT0\"" {  } { { "UnitUnderTest.vhd" "UUT0" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 13 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582204621122 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582204621167 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 20 14:17:01 2020 " "Processing ended: Thu Feb 20 14:17:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582204621167 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582204621167 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582204621167 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582204621167 ""}
