$date
      Sun Apr 24 15:39:26 2022

$end
$version
      Veriwell 2.8.7
$end
$timescale
      1s
$end


$scope module RTL_tb $end
$var reg       4 !    I [3:0] $end
$var wire      3 "    O [2:0] $end

$scope module RTL_tb $end
$var wire      4 #    I [3:0] $end
$var reg       3 $    O [3:1] $end
$upscope $end

$upscope $end

$enddefinitions      $end
#0
$dumpvars
b100 $
b0 #
b100 "
b0 !
$end
#1
b1 !
b1 #
#2
b10 !
b10 #
#3
b11 !
b11 #
b10 $
b10 "
#4
b100 !
b100 #
b100 $
b100 "
#5
b101 !
b101 #
b10 $
b10 "
#6
b110 !
b110 #
#7
b111 !
b111 #
b1 $
b1 "
#8
b1000 !
b1000 #
b100 $
b100 "
#9
b1001 !
b1001 #
b10 $
b10 "
#10
b1010 !
b1010 #
#11
b1011 !
b1011 #
b1 $
b1 "
#12
b1100 !
b1100 #
b10 $
b10 "
#13
b1101 !
b1101 #
b1 $
b1 "
#14
b1110 !
b1110 #
#15
b1111 !
b1111 #
