Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 19:11:58 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
DPIR-1     Warning           Asynchronous driver check      20          
TIMING-16  Warning           Large setup violation          12          
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1955)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5655)
5. checking no_input_delay (16)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1955)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: ps2_receiver/db_clk/O_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 1808 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5655)
---------------------------------------------------
 There are 5655 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.311      -36.771                     16                  224        0.112        0.000                      0                  224        4.500        0.000                       0                   153  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.311      -36.771                     16                  224        0.112        0.000                      0                  224        4.500        0.000                       0                   153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack       -3.311ns,  Total Violation      -36.771ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.311ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.102ns  (logic 5.681ns (43.358%)  route 7.421ns (56.642%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  vga/v_count_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  vga/v_count_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.415     5.962    at/ui_painter/v_count_reg_reg[9]_3[0]_repN_alias
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841     9.803 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.492    11.294    at/ui_painter/index__0[2]
    SLICE_X11Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.418 f  at/ui_painter/rgb_reg[11]_i_625/O
                         net (fo=13, routed)          0.892    12.311    at/ui_painter/rgb_reg[11]_i_625_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.435 f  at/ui_painter/rgb_reg[11]_i_462/O
                         net (fo=1, routed)           0.734    13.169    at/ui_painter/rgb_reg[11]_i_462_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.293 f  at/ui_painter/rgb_reg[11]_i_223/O
                         net (fo=4, routed)           0.939    14.232    at/ui_painter/rgb_reg[11]_i_223_n_0
    SLICE_X29Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.356 f  at/ui_painter/rgb_reg[11]_i_113/O
                         net (fo=1, routed)           0.730    15.086    at/ui_painter/rgb_reg[11]_i_113_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.210 f  at/ui_painter/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.773    15.982    at/ui_painter/rgb_reg[11]_i_44_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.106 f  at/ui_painter/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.000    16.106    at/ui_painter/rgb_reg[11]_i_17_n_0
    SLICE_X29Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    16.323 f  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.691    17.014    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.299    17.313 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.173    17.486    vga/rgb_reg_reg[3]_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.124    17.610 r  vga/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.583    18.193    vga_n_28
    SLICE_X28Y53         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y53         FDRE (Setup_fdre_C_D)       -0.040    14.882    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -18.193    
  -------------------------------------------------------------------
                         slack                                 -3.311    

Slack (VIOLATED) :        -3.301ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.165ns  (logic 5.706ns (43.341%)  route 7.459ns (56.659%))
  Logic Levels:           10  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  vga/v_count_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  vga/v_count_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.415     5.962    at/ui_painter/v_count_reg_reg[9]_3[0]_repN_alias
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841     9.803 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.492    11.294    at/ui_painter/index__0[2]
    SLICE_X11Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.418 r  at/ui_painter/rgb_reg[11]_i_625/O
                         net (fo=13, routed)          0.892    12.311    at/ui_painter/rgb_reg[11]_i_625_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.435 r  at/ui_painter/rgb_reg[11]_i_462/O
                         net (fo=1, routed)           0.734    13.169    at/ui_painter/rgb_reg[11]_i_462_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.293 r  at/ui_painter/rgb_reg[11]_i_223/O
                         net (fo=4, routed)           0.939    14.232    at/ui_painter/rgb_reg[11]_i_223_n_0
    SLICE_X29Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.356 r  at/ui_painter/rgb_reg[11]_i_113/O
                         net (fo=1, routed)           0.730    15.086    at/ui_painter/rgb_reg[11]_i_113_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.210 r  at/ui_painter/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.773    15.982    at/ui_painter/rgb_reg[11]_i_44_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.106 r  at/ui_painter/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.000    16.106    at/ui_painter/rgb_reg[11]_i_17_n_0
    SLICE_X29Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    16.323 r  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.691    17.014    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.299    17.313 r  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.794    18.107    vga/rgb_reg_reg[3]_0
    SLICE_X29Y56         LUT4 (Prop_lut4_I2_O)        0.149    18.256 r  vga/rgb_reg[7]_i_1/O
                         net (fo=2, routed)           0.000    18.256    vga_n_3
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y56         FDRE (Setup_fdre_C_D)        0.032    14.954    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -18.256    
  -------------------------------------------------------------------
                         slack                                 -3.301    

Slack (VIOLATED) :        -3.300ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.165ns  (logic 5.706ns (43.341%)  route 7.459ns (56.659%))
  Logic Levels:           10  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  vga/v_count_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  vga/v_count_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.415     5.962    at/ui_painter/v_count_reg_reg[9]_3[0]_repN_alias
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841     9.803 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.492    11.294    at/ui_painter/index__0[2]
    SLICE_X11Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.418 r  at/ui_painter/rgb_reg[11]_i_625/O
                         net (fo=13, routed)          0.892    12.311    at/ui_painter/rgb_reg[11]_i_625_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.435 r  at/ui_painter/rgb_reg[11]_i_462/O
                         net (fo=1, routed)           0.734    13.169    at/ui_painter/rgb_reg[11]_i_462_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.293 r  at/ui_painter/rgb_reg[11]_i_223/O
                         net (fo=4, routed)           0.939    14.232    at/ui_painter/rgb_reg[11]_i_223_n_0
    SLICE_X29Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.356 r  at/ui_painter/rgb_reg[11]_i_113/O
                         net (fo=1, routed)           0.730    15.086    at/ui_painter/rgb_reg[11]_i_113_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.210 r  at/ui_painter/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.773    15.982    at/ui_painter/rgb_reg[11]_i_44_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.106 r  at/ui_painter/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.000    16.106    at/ui_painter/rgb_reg[11]_i_17_n_0
    SLICE_X29Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    16.323 r  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.691    17.014    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.299    17.313 r  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.794    18.107    vga/rgb_reg_reg[3]_0
    SLICE_X29Y56         LUT4 (Prop_lut4_I2_O)        0.149    18.256 r  vga/rgb_reg[7]_i_1/O
                         net (fo=2, routed)           0.000    18.256    vga_n_3
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y56         FDRE (Setup_fdre_C_D)        0.033    14.955    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -18.256    
  -------------------------------------------------------------------
                         slack                                 -3.300    

Slack (VIOLATED) :        -3.114ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.977ns  (logic 5.707ns (43.978%)  route 7.270ns (56.022%))
  Logic Levels:           10  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  vga/v_count_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  vga/v_count_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.415     5.962    at/ui_painter/v_count_reg_reg[9]_3[0]_repN_alias
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841     9.803 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.492    11.294    at/ui_painter/index__0[2]
    SLICE_X11Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.418 r  at/ui_painter/rgb_reg[11]_i_625/O
                         net (fo=13, routed)          0.892    12.311    at/ui_painter/rgb_reg[11]_i_625_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.435 r  at/ui_painter/rgb_reg[11]_i_462/O
                         net (fo=1, routed)           0.734    13.169    at/ui_painter/rgb_reg[11]_i_462_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.293 r  at/ui_painter/rgb_reg[11]_i_223/O
                         net (fo=4, routed)           0.939    14.232    at/ui_painter/rgb_reg[11]_i_223_n_0
    SLICE_X29Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.356 r  at/ui_painter/rgb_reg[11]_i_113/O
                         net (fo=1, routed)           0.730    15.086    at/ui_painter/rgb_reg[11]_i_113_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.210 r  at/ui_painter/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.773    15.982    at/ui_painter/rgb_reg[11]_i_44_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.106 r  at/ui_painter/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.000    16.106    at/ui_painter/rgb_reg[11]_i_17_n_0
    SLICE_X29Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    16.323 r  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.691    17.014    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.299    17.313 r  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.604    17.917    vga/rgb_reg_reg[3]_0
    SLICE_X29Y56         LUT4 (Prop_lut4_I2_O)        0.150    18.067 r  vga/rgb_reg[6]_i_1/O
                         net (fo=2, routed)           0.000    18.067    vga_n_4
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[6]_lopt_replica/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y56         FDRE (Setup_fdre_C_D)        0.031    14.953    rgb_reg_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -18.067    
  -------------------------------------------------------------------
                         slack                                 -3.114    

Slack (VIOLATED) :        -3.113ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.977ns  (logic 5.707ns (43.978%)  route 7.270ns (56.022%))
  Logic Levels:           10  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  vga/v_count_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  vga/v_count_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.415     5.962    at/ui_painter/v_count_reg_reg[9]_3[0]_repN_alias
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841     9.803 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.492    11.294    at/ui_painter/index__0[2]
    SLICE_X11Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.418 r  at/ui_painter/rgb_reg[11]_i_625/O
                         net (fo=13, routed)          0.892    12.311    at/ui_painter/rgb_reg[11]_i_625_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.435 r  at/ui_painter/rgb_reg[11]_i_462/O
                         net (fo=1, routed)           0.734    13.169    at/ui_painter/rgb_reg[11]_i_462_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.293 r  at/ui_painter/rgb_reg[11]_i_223/O
                         net (fo=4, routed)           0.939    14.232    at/ui_painter/rgb_reg[11]_i_223_n_0
    SLICE_X29Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.356 r  at/ui_painter/rgb_reg[11]_i_113/O
                         net (fo=1, routed)           0.730    15.086    at/ui_painter/rgb_reg[11]_i_113_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.210 r  at/ui_painter/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.773    15.982    at/ui_painter/rgb_reg[11]_i_44_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.106 r  at/ui_painter/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.000    16.106    at/ui_painter/rgb_reg[11]_i_17_n_0
    SLICE_X29Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    16.323 r  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.691    17.014    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.299    17.313 r  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.604    17.917    vga/rgb_reg_reg[3]_0
    SLICE_X29Y56         LUT4 (Prop_lut4_I2_O)        0.150    18.067 r  vga/rgb_reg[6]_i_1/O
                         net (fo=2, routed)           0.000    18.067    vga_n_4
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y56         FDRE (Setup_fdre_C_D)        0.032    14.954    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -18.067    
  -------------------------------------------------------------------
                         slack                                 -3.113    

Slack (VIOLATED) :        -3.112ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.975ns  (logic 5.707ns (43.985%)  route 7.268ns (56.015%))
  Logic Levels:           10  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  vga/v_count_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  vga/v_count_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.415     5.962    at/ui_painter/v_count_reg_reg[9]_3[0]_repN_alias
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841     9.803 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.492    11.294    at/ui_painter/index__0[2]
    SLICE_X11Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.418 f  at/ui_painter/rgb_reg[11]_i_625/O
                         net (fo=13, routed)          0.892    12.311    at/ui_painter/rgb_reg[11]_i_625_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.435 f  at/ui_painter/rgb_reg[11]_i_462/O
                         net (fo=1, routed)           0.734    13.169    at/ui_painter/rgb_reg[11]_i_462_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.293 f  at/ui_painter/rgb_reg[11]_i_223/O
                         net (fo=4, routed)           0.939    14.232    at/ui_painter/rgb_reg[11]_i_223_n_0
    SLICE_X29Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.356 f  at/ui_painter/rgb_reg[11]_i_113/O
                         net (fo=1, routed)           0.730    15.086    at/ui_painter/rgb_reg[11]_i_113_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.210 f  at/ui_painter/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.773    15.982    at/ui_painter/rgb_reg[11]_i_44_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.106 f  at/ui_painter/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.000    16.106    at/ui_painter/rgb_reg[11]_i_17_n_0
    SLICE_X29Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    16.323 f  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.691    17.014    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.299    17.313 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.602    17.915    vga/rgb_reg_reg[3]_0
    SLICE_X29Y56         LUT4 (Prop_lut4_I2_O)        0.150    18.065 r  vga/rgb_reg[3]_i_1/O
                         net (fo=2, routed)           0.000    18.065    vga_n_2
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y56         FDRE (Setup_fdre_C_D)        0.031    14.953    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -18.065    
  -------------------------------------------------------------------
                         slack                                 -3.112    

Slack (VIOLATED) :        -3.111ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.975ns  (logic 5.707ns (43.985%)  route 7.268ns (56.015%))
  Logic Levels:           10  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  vga/v_count_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  vga/v_count_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.415     5.962    at/ui_painter/v_count_reg_reg[9]_3[0]_repN_alias
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841     9.803 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.492    11.294    at/ui_painter/index__0[2]
    SLICE_X11Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.418 f  at/ui_painter/rgb_reg[11]_i_625/O
                         net (fo=13, routed)          0.892    12.311    at/ui_painter/rgb_reg[11]_i_625_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.435 f  at/ui_painter/rgb_reg[11]_i_462/O
                         net (fo=1, routed)           0.734    13.169    at/ui_painter/rgb_reg[11]_i_462_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.293 f  at/ui_painter/rgb_reg[11]_i_223/O
                         net (fo=4, routed)           0.939    14.232    at/ui_painter/rgb_reg[11]_i_223_n_0
    SLICE_X29Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.356 f  at/ui_painter/rgb_reg[11]_i_113/O
                         net (fo=1, routed)           0.730    15.086    at/ui_painter/rgb_reg[11]_i_113_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.210 f  at/ui_painter/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.773    15.982    at/ui_painter/rgb_reg[11]_i_44_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.106 f  at/ui_painter/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.000    16.106    at/ui_painter/rgb_reg[11]_i_17_n_0
    SLICE_X29Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    16.323 f  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.691    17.014    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.299    17.313 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.602    17.915    vga/rgb_reg_reg[3]_0
    SLICE_X29Y56         LUT4 (Prop_lut4_I2_O)        0.150    18.065 r  vga/rgb_reg[3]_i_1/O
                         net (fo=2, routed)           0.000    18.065    vga_n_2
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y56         FDRE (Setup_fdre_C_D)        0.032    14.954    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -18.065    
  -------------------------------------------------------------------
                         slack                                 -3.111    

Slack (VIOLATED) :        -3.069ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.861ns  (logic 5.681ns (44.171%)  route 7.180ns (55.829%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  vga/v_count_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  vga/v_count_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.415     5.962    at/ui_painter/v_count_reg_reg[9]_3[0]_repN_alias
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841     9.803 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.492    11.294    at/ui_painter/index__0[2]
    SLICE_X11Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.418 f  at/ui_painter/rgb_reg[11]_i_625/O
                         net (fo=13, routed)          0.892    12.311    at/ui_painter/rgb_reg[11]_i_625_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.435 f  at/ui_painter/rgb_reg[11]_i_462/O
                         net (fo=1, routed)           0.734    13.169    at/ui_painter/rgb_reg[11]_i_462_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.293 f  at/ui_painter/rgb_reg[11]_i_223/O
                         net (fo=4, routed)           0.939    14.232    at/ui_painter/rgb_reg[11]_i_223_n_0
    SLICE_X29Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.356 f  at/ui_painter/rgb_reg[11]_i_113/O
                         net (fo=1, routed)           0.730    15.086    at/ui_painter/rgb_reg[11]_i_113_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.210 f  at/ui_painter/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.773    15.982    at/ui_painter/rgb_reg[11]_i_44_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.106 f  at/ui_painter/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.000    16.106    at/ui_painter/rgb_reg[11]_i_17_n_0
    SLICE_X29Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    16.323 f  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.691    17.014    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.299    17.313 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.173    17.486    vga/rgb_reg_reg[3]_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.124    17.610 r  vga/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.342    17.952    vga_n_28
    SLICE_X29Y55         FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X29Y55         FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y55         FDRE (Setup_fdre_C_D)       -0.040    14.882    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -17.952    
  -------------------------------------------------------------------
                         slack                                 -3.069    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.722ns  (logic 5.681ns (44.656%)  route 7.041ns (55.344%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  vga/v_count_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  vga/v_count_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.415     5.962    at/ui_painter/v_count_reg_reg[9]_3[0]_repN_alias
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841     9.803 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.492    11.294    at/ui_painter/index__0[2]
    SLICE_X11Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.418 f  at/ui_painter/rgb_reg[11]_i_625/O
                         net (fo=13, routed)          0.892    12.311    at/ui_painter/rgb_reg[11]_i_625_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.435 f  at/ui_painter/rgb_reg[11]_i_462/O
                         net (fo=1, routed)           0.734    13.169    at/ui_painter/rgb_reg[11]_i_462_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.124    13.293 f  at/ui_painter/rgb_reg[11]_i_223/O
                         net (fo=4, routed)           0.939    14.232    at/ui_painter/rgb_reg[11]_i_223_n_0
    SLICE_X29Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.356 f  at/ui_painter/rgb_reg[11]_i_113/O
                         net (fo=1, routed)           0.730    15.086    at/ui_painter/rgb_reg[11]_i_113_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.210 f  at/ui_painter/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.773    15.982    at/ui_painter/rgb_reg[11]_i_44_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.106 f  at/ui_painter/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.000    16.106    at/ui_painter/rgb_reg[11]_i_17_n_0
    SLICE_X29Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    16.323 f  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.691    17.014    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.299    17.313 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.173    17.486    vga/rgb_reg_reg[3]_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.124    17.610 r  vga/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.202    17.812    vga_n_28
    SLICE_X29Y54         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y54         FDRE (Setup_fdre_C_D)       -0.058    14.864    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -17.812    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.805ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.667ns  (logic 6.045ns (47.723%)  route 6.622ns (52.277%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  vga/v_count_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  vga/v_count_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.415     5.962    at/ui_painter/v_count_reg_reg[9]_3[0]_repN_alias
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841     9.803 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.242    11.045    at/ui_painter/index__0[2]
    SLICE_X11Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.169 f  at/ui_painter/rgb_reg[7]_i_316/O
                         net (fo=3, routed)           0.818    11.986    at/ui_painter/rgb_reg[7]_i_316_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.110 f  at/ui_painter/rgb_reg[7]_i_349/O
                         net (fo=12, routed)          0.919    13.029    at/ui_painter/rgb_reg[7]_i_349_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I0_O)        0.124    13.153 f  at/ui_painter/rgb_reg[7]_i_200/O
                         net (fo=6, routed)           1.224    14.377    at/ui_painter/rgb_reg[7]_i_200_n_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I0_O)        0.124    14.501 f  at/ui_painter/rgb_reg[7]_i_139/O
                         net (fo=1, routed)           0.000    14.501    at/ui_painter/rgb_reg[7]_i_139_n_0
    SLICE_X15Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    14.713 f  at/ui_painter/rgb_reg_reg[7]_i_48/O
                         net (fo=1, routed)           0.000    14.713    at/ui_painter/rgb_reg_reg[7]_i_48_n_0
    SLICE_X15Y66         MUXF8 (Prop_muxf8_I1_O)      0.094    14.807 f  at/ui_painter/rgb_reg_reg[7]_i_15/O
                         net (fo=1, routed)           0.782    15.589    at/ui_painter/rgb_reg_reg[7]_i_15_n_0
    SLICE_X15Y60         LUT6 (Prop_lut6_I0_O)        0.316    15.905 f  at/ui_painter/rgb_reg[7]_i_7/O
                         net (fo=1, routed)           0.000    15.905    at/ui_painter/rgb_reg[7]_i_7_n_0
    SLICE_X15Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    16.117 f  at/ui_painter/rgb_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.935    17.052    at/ui_painter/rgb_reg_reg[7]_i_3_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I0_O)        0.299    17.351 f  at/ui_painter/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.287    17.638    vga/rgb_reg_reg[3]
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.119    17.757 r  vga/rgb_reg[2]_i_1/O
                         net (fo=2, routed)           0.000    17.757    vga_n_29
    SLICE_X29Y58         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X29Y58         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X29Y58         FDRE (Setup_fdre_C_D)        0.031    14.952    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -17.757    
  -------------------------------------------------------------------
                         slack                                 -2.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.678%)  route 0.233ns (62.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.233     1.823    at/rom_en/Q[0]
    RAMB18_X0Y18         RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.879     2.007    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.712    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.678%)  route 0.233ns (62.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.233     1.823    at/rom_en/Q[0]
    RAMB18_X0Y19         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.879     2.007    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y19         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.712    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ps2_receiver/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.593     1.476    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ps2_receiver/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.132     1.749    ps2_receiver/db_clk/count_reg[4]
    SLICE_X6Y6           LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  ps2_receiver/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.794    ps2_receiver/db_clk/count[1]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.864     1.991    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.120     1.609    ps2_receiver/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ps2_receiver/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.593     1.476    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 f  ps2_receiver/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.136     1.753    ps2_receiver/db_clk/count_reg[4]
    SLICE_X6Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  ps2_receiver/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.798    ps2_receiver/db_clk/count[2]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.864     1.991    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.121     1.610    ps2_receiver/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ps2_receiver/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.679%)  route 0.095ns (31.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.593     1.476    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  ps2_receiver/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.095     1.735    ps2_receiver/db_clk/count_reg[3]
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.780 r  ps2_receiver/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.780    ps2_receiver/db_clk/count[4]_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.864     1.991    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.091     1.580    ps2_receiver/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ps2_receiver/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.560%)  route 0.161ns (43.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.593     1.476    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  ps2_receiver/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  ps2_receiver/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.161     1.801    ps2_receiver/db_clk/Iv
    SLICE_X6Y6           LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  ps2_receiver/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.846    ps2_receiver/db_clk/count[3]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.864     1.991    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[3]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.121     1.613    ps2_receiver/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ps2_receiver/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.559%)  route 0.158ns (45.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.567     1.450    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ps2_receiver/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.158     1.749    ps2_receiver/db_data/count_reg[2]
    SLICE_X9Y0           LUT4 (Prop_lut4_I0_O)        0.049     1.798 r  ps2_receiver/db_data/count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.798    ps2_receiver/db_data/p_0_in[3]
    SLICE_X9Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.837     1.964    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[3]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y0           FDRE (Hold_fdre_C_D)         0.107     1.557    ps2_receiver/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ps2_receiver/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/db_data/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.031%)  route 0.158ns (45.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.567     1.450    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ps2_receiver/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.158     1.749    ps2_receiver/db_data/count_reg[2]
    SLICE_X9Y0           LUT3 (Prop_lut3_I0_O)        0.045     1.794 r  ps2_receiver/db_data/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    ps2_receiver/db_data/p_0_in[2]
    SLICE_X9Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.837     1.964    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[2]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y0           FDRE (Hold_fdre_C_D)         0.092     1.542    ps2_receiver/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ps2_receiver/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.397%)  route 0.168ns (44.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.593     1.476    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  ps2_receiver/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.168     1.808    ps2_receiver/db_clk/count_reg[1]
    SLICE_X6Y6           LUT6 (Prop_lut6_I4_O)        0.045     1.853 r  ps2_receiver/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    ps2_receiver/db_clk/count[0]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.864     1.991    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  ps2_receiver/db_clk/count_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.121     1.597    ps2_receiver/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.559     1.442    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  uart1/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  uart1/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.702    uart1/baudrate_gen/counter_reg[11]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  uart1/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    uart1/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X33Y35         FDRE                                         r  uart1/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.827     1.954    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  uart1/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    uart1/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18   at/rom_en/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y19   at/rom_en/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y48    lang_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y53   rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y55   rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y54   rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y54   rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y58   rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y58   rgb_reg_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y48    lang_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y48    lang_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y53   rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y53   rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y55   rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y55   rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y54   rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y54   rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y54   rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y54   rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y48    lang_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y48    lang_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y53   rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y53   rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y55   rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y55   rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y54   rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y54   rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y54   rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y54   rgb_reg_reg[11]_lopt_replica_3/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5627 Endpoints
Min Delay          5627 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[109][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.008ns  (logic 1.441ns (10.289%)  route 12.567ns (89.711%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)       12.567    14.008    at/reset_IBUF
    SLICE_X40Y41         FDCE                                         f  at/mem_reg[109][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[105][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.005ns  (logic 1.441ns (10.291%)  route 12.564ns (89.709%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)       12.564    14.005    at/reset_IBUF
    SLICE_X38Y40         FDCE                                         f  at/mem_reg[105][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[105][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.005ns  (logic 1.441ns (10.291%)  route 12.564ns (89.709%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)       12.564    14.005    at/reset_IBUF
    SLICE_X38Y40         FDCE                                         f  at/mem_reg[105][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[98][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.866ns  (logic 1.441ns (10.395%)  route 12.424ns (89.605%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)       12.424    13.866    at/reset_IBUF
    SLICE_X40Y42         FDCE                                         f  at/mem_reg[98][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[98][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.866ns  (logic 1.441ns (10.395%)  route 12.424ns (89.605%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)       12.424    13.866    at/reset_IBUF
    SLICE_X40Y42         FDCE                                         f  at/mem_reg[98][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[106][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.861ns  (logic 1.441ns (10.398%)  route 12.420ns (89.602%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)       12.420    13.861    at/reset_IBUF
    SLICE_X41Y42         FDCE                                         f  at/mem_reg[106][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[105][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.857ns  (logic 1.441ns (10.401%)  route 12.415ns (89.599%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)       12.415    13.857    at/reset_IBUF
    SLICE_X38Y46         FDCE                                         f  at/mem_reg[105][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[105][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.857ns  (logic 1.441ns (10.401%)  route 12.415ns (89.599%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)       12.415    13.857    at/reset_IBUF
    SLICE_X38Y46         FDCE                                         f  at/mem_reg[105][2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[105][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.857ns  (logic 1.441ns (10.401%)  route 12.415ns (89.599%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)       12.415    13.857    at/reset_IBUF
    SLICE_X38Y46         FDCE                                         f  at/mem_reg[105][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[105][5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.857ns  (logic 1.441ns (10.401%)  route 12.415ns (89.599%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)       12.415    13.857    at/reset_IBUF
    SLICE_X38Y46         FDCE                                         f  at/mem_reg[105][5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[15][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.725%)  route 0.121ns (46.275%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=88, routed)          0.121     0.262    at/D[4]
    SLICE_X6Y19          FDCE                                         r  at/mem_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[8][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.704%)  route 0.122ns (46.296%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[6]_rep__0/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[6]_rep__0/Q
                         net (fo=121, routed)         0.122     0.263    at/mem_reg[200][6]_0[3]
    SLICE_X7Y16          FDCE                                         r  at/mem_reg[8][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.233%)  route 0.113ns (40.767%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[5]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart1/receiver/data_out_reg[5]/Q
                         net (fo=18, routed)          0.113     0.277    uart1/transmitter/D[5]
    SLICE_X0Y14          FDRE                                         r  uart1/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.897%)  route 0.142ns (50.103%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  uart2/receiver/received_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/received_reg/Q
                         net (fo=3, routed)           0.142     0.283    uart2/receiver_n_0
    SLICE_X0Y2           FDRE                                         r  uart2/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[10][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.472%)  route 0.144ns (50.528%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=88, routed)          0.144     0.285    at/D[4]
    SLICE_X5Y19          FDCE                                         r  at/mem_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  uart1/last_rec_reg/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/last_rec_reg/Q
                         net (fo=1, routed)           0.062     0.190    uart1/receiver/last_rec
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  uart1/receiver/en_i_1__0/O
                         net (fo=1, routed)           0.000     0.289    uart1/receiver_n_13
    SLICE_X0Y12          FDRE                                         r  uart1/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  uart2/last_rec_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart2/last_rec_reg/Q
                         net (fo=1, routed)           0.062     0.190    uart2/receiver/last_rec
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.099     0.289 r  uart2/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.289    uart2/receiver_n_2
    SLICE_X0Y2           FDRE                                         r  uart2/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.667%)  route 0.131ns (44.333%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart1/receiver/data_out_reg[0]/Q
                         net (fo=17, routed)          0.131     0.295    uart1/transmitter/D[0]
    SLICE_X3Y14          FDRE                                         r  uart1/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart1/receiver/last_bit
    SLICE_X5Y14          LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart1/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart1/receiver/receiving_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  uart1/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart1/receiver/last_bit
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart1/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart1/receiver/received_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  uart1/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.079ns  (logic 4.116ns (58.142%)  route 2.963ns (41.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X29Y58         FDRE                                         r  rgb_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  rgb_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.963     8.456    rgb_reg_reg[2]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.697    12.153 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.153    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.054ns  (logic 4.086ns (57.931%)  route 2.967ns (42.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           2.967     8.461    rgb_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         3.667    12.129 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.129    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.915ns  (logic 3.975ns (57.478%)  route 2.941ns (42.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.941     8.471    rgb_reg_reg[3]_lopt_replica_1
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.990 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.990    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.881ns  (logic 4.115ns (59.801%)  route 2.766ns (40.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.766     8.260    rgb_OBUF[5]
    J17                  OBUF (Prop_obuf_I_O)         3.696    11.956 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.956    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.880ns  (logic 3.958ns (57.537%)  route 2.921ns (42.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.921     8.452    rgb_reg_reg[11]_lopt_replica_3_1
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.955 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.955    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 4.118ns (60.090%)  route 2.735ns (39.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.735     8.229    rgb_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         3.699    11.928 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.928    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 3.959ns (58.305%)  route 2.831ns (41.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X29Y58         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.831     8.361    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.865 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.865    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.739ns  (logic 3.985ns (59.133%)  route 2.754ns (40.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.754     8.285    rgb_reg_reg[7]_lopt_replica_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.814 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.814    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.701ns  (logic 4.099ns (61.176%)  route 2.602ns (38.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.602     8.096    rgb_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.680    11.776 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.776    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.655ns  (logic 4.113ns (61.808%)  route 2.542ns (38.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X29Y55         FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.542     8.035    rgb_reg_reg[11]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         3.694    11.730 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.730    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_receiver/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.209ns (45.129%)  route 0.254ns (54.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.567     1.450    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  ps2_receiver/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  ps2_receiver/db_data/O_reg/Q
                         net (fo=8, routed)           0.254     1.868    ps2_receiver/O
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.045     1.913 r  ps2_receiver/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000     1.913    ps2_receiver/datacur[6]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  ps2_receiver/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.186ns (39.866%)  route 0.281ns (60.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.281     1.871    vga/v_count_reg_reg[9]_3[1]
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.045     1.916 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.916    vga/v_count_next[9]_i_2_n_0
    SLICE_X7Y45          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.209ns (44.370%)  route 0.262ns (55.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.567     1.450    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  ps2_receiver/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  ps2_receiver/db_data/O_reg/Q
                         net (fo=8, routed)           0.262     1.876    ps2_receiver/O
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.045     1.921 r  ps2_receiver/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000     1.921    ps2_receiver/datacur[2]_i_1_n_0
    SLICE_X8Y4           FDRE                                         r  ps2_receiver/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.209ns (44.370%)  route 0.262ns (55.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.567     1.450    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  ps2_receiver/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  ps2_receiver/db_data/O_reg/Q
                         net (fo=8, routed)           0.262     1.876    ps2_receiver/O
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.045     1.921 r  ps2_receiver/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000     1.921    ps2_receiver/datacur[3]_i_1_n_0
    SLICE_X8Y4           FDRE                                         r  ps2_receiver/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.186ns (38.518%)  route 0.297ns (61.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/h_count_reg_reg[6]/Q
                         net (fo=122, routed)         0.297     1.887    vga/Q[6]
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.932 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.932    vga/h_count_next_0[5]
    SLICE_X11Y43         FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.186ns (37.430%)  route 0.311ns (62.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.567     1.450    vga/clk_IBUF_BUFG
    SLICE_X9Y47          FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDCE (Prop_fdce_C_Q)         0.141     1.591 f  vga/h_count_reg_reg[9]/Q
                         net (fo=8, routed)           0.311     1.902    vga/Q[9]
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.947 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.947    vga/h_count_next_0[8]
    SLICE_X11Y43         FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.186ns (35.492%)  route 0.338ns (64.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/h_count_reg_reg[6]/Q
                         net (fo=122, routed)         0.338     1.928    vga/Q[6]
    SLICE_X6Y44          LUT6 (Prop_lut6_I2_O)        0.045     1.973 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.973    vga/h_count_next_0[9]
    SLICE_X6Y44          FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.209ns (39.209%)  route 0.324ns (60.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.567     1.450    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  ps2_receiver/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  ps2_receiver/db_data/O_reg/Q
                         net (fo=8, routed)           0.324     1.938    ps2_receiver/O
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.045     1.983 r  ps2_receiver/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000     1.983    ps2_receiver/datacur[0]_i_1_n_0
    SLICE_X8Y4           FDRE                                         r  ps2_receiver/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.186ns (34.441%)  route 0.354ns (65.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/h_count_reg_reg[6]/Q
                         net (fo=122, routed)         0.354     1.944    vga/Q[6]
    SLICE_X6Y44          LUT3 (Prop_lut3_I2_O)        0.045     1.989 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.989    vga/h_count_next_0[6]
    SLICE_X6Y44          FDCE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.190ns (34.923%)  route 0.354ns (65.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/h_count_reg_reg[6]/Q
                         net (fo=122, routed)         0.354     1.944    vga/Q[6]
    SLICE_X6Y44          LUT4 (Prop_lut4_I2_O)        0.049     1.993 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.993    vga/h_count_next_0[7]
    SLICE_X6Y44          FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            lang_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.946ns  (logic 1.441ns (14.492%)  route 8.504ns (85.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)        8.504     9.946    reset_IBUF
    SLICE_X1Y48          FDCE                                         f  lang_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.520     4.861    clk_IBUF_BUFG
    SLICE_X1Y48          FDCE                                         r  lang_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.915ns  (logic 1.441ns (14.537%)  route 8.473ns (85.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)        8.473     9.915    vga/reset_IBUF
    SLICE_X11Y48         FDCE                                         f  vga/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.452     4.793    vga/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[9]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.915ns  (logic 1.441ns (14.537%)  route 8.473ns (85.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)        8.473     9.915    vga/reset_IBUF
    SLICE_X11Y48         FDCE                                         f  vga/v_count_reg_reg[9]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.452     4.793    vga/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  vga/v_count_reg_reg[9]_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.361ns  (logic 1.441ns (15.397%)  route 7.919ns (84.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)        7.919     9.361    vga/reset_IBUF
    SLICE_X9Y44          FDCE                                         f  vga/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.450     4.791    vga/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.361ns  (logic 1.441ns (15.397%)  route 7.919ns (84.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)        7.919     9.361    vga/reset_IBUF
    SLICE_X9Y44          FDCE                                         f  vga/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.450     4.791    vga/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.361ns  (logic 1.441ns (15.397%)  route 7.919ns (84.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)        7.919     9.361    vga/reset_IBUF
    SLICE_X9Y44          FDCE                                         f  vga/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.450     4.791    vga/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.241ns  (logic 1.441ns (15.597%)  route 7.800ns (84.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)        7.800     9.241    vga/reset_IBUF
    SLICE_X9Y47          FDCE                                         f  vga/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.451     4.792    vga/clk_IBUF_BUFG
    SLICE_X9Y47          FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.235ns  (logic 1.441ns (15.606%)  route 7.794ns (84.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)        7.794     9.235    vga/reset_IBUF
    SLICE_X10Y45         FDCE                                         f  vga/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.451     4.792    vga/clk_IBUF_BUFG
    SLICE_X10Y45         FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[4]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.167ns  (logic 1.441ns (15.722%)  route 7.726ns (84.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)        7.726     9.167    vga/reset_IBUF
    SLICE_X7Y42          FDCE                                         f  vga/h_count_reg_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.516     4.857    vga/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  vga/h_count_reg_reg[4]_rep__1/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/r_25MHz_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.167ns  (logic 1.441ns (15.722%)  route 7.726ns (84.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1877, routed)        7.726     9.167    vga/reset_IBUF
    SLICE_X7Y42          FDCE                                         f  vga/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.516     4.857    vga/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  vga/r_25MHz_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.167ns (72.860%)  route 0.062ns (27.140%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[0]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/datacur_reg[0]/Q
                         net (fo=2, routed)           0.062     0.229    ps2_receiver/datacur[0]
    SLICE_X9Y4           FDRE                                         r  ps2_receiver/keycode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.836     1.963    ps2_receiver/clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  ps2_receiver/keycode_reg[0]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.167ns (57.964%)  route 0.121ns (42.036%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[1]/C
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/datacur_reg[1]/Q
                         net (fo=2, routed)           0.121     0.288    ps2_receiver/datacur[1]
    SLICE_X6Y3           FDRE                                         r  ps2_receiver/keycode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.864     1.991    ps2_receiver/clk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  ps2_receiver/keycode_reg[1]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.167ns (57.964%)  route 0.121ns (42.036%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[4]/C
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/datacur_reg[4]/Q
                         net (fo=2, routed)           0.121     0.288    ps2_receiver/datacur[4]
    SLICE_X6Y3           FDRE                                         r  ps2_receiver/keycode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.864     1.991    ps2_receiver/clk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  ps2_receiver/keycode_reg[4]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.167ns (57.813%)  route 0.122ns (42.187%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[2]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/datacur_reg[2]/Q
                         net (fo=2, routed)           0.122     0.289    ps2_receiver/datacur[2]
    SLICE_X9Y4           FDRE                                         r  ps2_receiver/keycode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.836     1.963    ps2_receiver/clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  ps2_receiver/keycode_reg[2]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.167ns (56.750%)  route 0.127ns (43.250%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[5]/C
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/datacur_reg[5]/Q
                         net (fo=2, routed)           0.127     0.294    ps2_receiver/datacur[5]
    SLICE_X9Y4           FDRE                                         r  ps2_receiver/keycode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.836     1.963    ps2_receiver/clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  ps2_receiver/keycode_reg[5]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.167ns (47.620%)  route 0.184ns (52.380%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[6]/C
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/datacur_reg[6]/Q
                         net (fo=2, routed)           0.184     0.351    ps2_receiver/datacur[6]
    SLICE_X9Y4           FDRE                                         r  ps2_receiver/keycode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.836     1.963    ps2_receiver/clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  ps2_receiver/keycode_reg[6]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.167ns (47.485%)  route 0.185ns (52.515%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[7]/C
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/datacur_reg[7]/Q
                         net (fo=2, routed)           0.185     0.352    ps2_receiver/datacur[7]
    SLICE_X9Y4           FDRE                                         r  ps2_receiver/keycode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.836     1.963    ps2_receiver/clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  ps2_receiver/keycode_reg[7]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.167ns (47.103%)  route 0.188ns (52.897%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[3]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/datacur_reg[3]/Q
                         net (fo=2, routed)           0.188     0.355    ps2_receiver/datacur[3]
    SLICE_X9Y4           FDRE                                         r  ps2_receiver/keycode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.836     1.963    ps2_receiver/clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  ps2_receiver/keycode_reg[3]/C

Slack:                    inf
  Source:                 ps2_receiver/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/pflag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.167ns (46.894%)  route 0.189ns (53.106%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  ps2_receiver/flag_reg/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/flag_reg/Q
                         net (fo=3, routed)           0.189     0.356    ps2_receiver/flag
    SLICE_X9Y3           FDRE                                         r  ps2_receiver/pflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.836     1.963    ps2_receiver/clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  ps2_receiver/pflag_reg/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.556%)  route 0.225ns (61.444%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X11Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.225     0.366    vga/h_count_next[8]
    SLICE_X11Y48         FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.837     1.964    vga/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  vga/h_count_reg_reg[8]/C





