# make -f 2-Makefile

CC = gcc
SRC = school
OBJ = $(SRC:%.c=%.o)
NAME = school

all: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)
