## DAY 2 â€“ Basic Verilog Modules

This document contains image references and descriptions for Verilog simulations and circuit diagrams developed on Day 2.


## step1

**Description:**  
This Verilog module demonstrates a simple logic implementation combining basic gates to verify the initial design setup.  


![step1 output](https://github.com/elakkiya-07/hardware-101-coding-repo/blob/main/TASK%20I/day%20two%20task/step1.jpeg)



## zero

**Description:**

This module (`zero.v`) tests the behavior of logic circuits with zero or ground input conditions, verifying the expected low output response.

![zero output](https://github.com/elakkiya-07/hardware-101-coding-repo/blob/main/TASK%20I/day%20two%20task/zero.jpeg)

## wire

**Description:**  

The `wire.v` module illustrates the use of wire connections in Verilog to transfer signals between components. It helps understand how continuous assignments work.  

![Wire](./wire.jpeg)


## wire4

**Description:**  

The `wire4.v` code expands upon the `wire` concept to handle multi-bit signal connections. It demonstrates how multiple wire inputs can be grouped or manipulated together.  


![Wire 4](./wire4.jpeg)






