
mpu_conntest.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  0000097a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000906  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000045  00800100  00800100  0000097a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000097a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000009ac  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000168  00000000  00000000  000009ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000018ed  00000000  00000000  00000b54  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c9d  00000000  00000000  00002441  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d36  00000000  00000000  000030de  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000045c  00000000  00000000  00003e14  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000006ce  00000000  00000000  00004270  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000014aa  00000000  00000000  0000493e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000140  00000000  00000000  00005de8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   8:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  10:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  14:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  18:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  1c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  20:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  24:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  28:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  2c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  30:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  34:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  38:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  3c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  40:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  44:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  48:	0c 94 9b 02 	jmp	0x536	; 0x536 <__vector_18>
  4c:	0c 94 c6 02 	jmp	0x58c	; 0x58c <__vector_19>
  50:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  54:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  58:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  5c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  60:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  64:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_clear_bss>:
  74:	21 e0       	ldi	r18, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	01 c0       	rjmp	.+2      	; 0x7e <.do_clear_bss_start>

0000007c <.do_clear_bss_loop>:
  7c:	1d 92       	st	X+, r1

0000007e <.do_clear_bss_start>:
  7e:	a5 34       	cpi	r26, 0x45	; 69
  80:	b2 07       	cpc	r27, r18
  82:	e1 f7       	brne	.-8      	; 0x7c <.do_clear_bss_loop>
  84:	0e 94 23 01 	call	0x246	; 0x246 <main>
  88:	0c 94 81 04 	jmp	0x902	; 0x902 <_exit>

0000008c <__bad_interrupt>:
  8c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000090 <i2c_init>:
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );

}/* i2c_rep_start */
  90:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
  94:	8c e0       	ldi	r24, 0x0C	; 12
  96:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
  9a:	08 95       	ret

0000009c <i2c_start>:
  9c:	94 ea       	ldi	r25, 0xA4	; 164
  9e:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
  a2:	4f ef       	ldi	r20, 0xFF	; 255
  a4:	50 e0       	ldi	r21, 0x00	; 0
  a6:	60 e0       	ldi	r22, 0x00	; 0
  a8:	70 e0       	ldi	r23, 0x00	; 0
  aa:	ec eb       	ldi	r30, 0xBC	; 188
  ac:	f0 e0       	ldi	r31, 0x00	; 0
  ae:	90 81       	ld	r25, Z
  b0:	99 23       	and	r25, r25
  b2:	34 f0       	brlt	.+12     	; 0xc0 <i2c_start+0x24>
  b4:	41 50       	subi	r20, 0x01	; 1
  b6:	51 09       	sbc	r21, r1
  b8:	61 09       	sbc	r22, r1
  ba:	71 09       	sbc	r23, r1
  bc:	c0 f7       	brcc	.-16     	; 0xae <i2c_start+0x12>
  be:	04 c0       	rjmp	.+8      	; 0xc8 <i2c_start+0x2c>
  c0:	45 2b       	or	r20, r21
  c2:	46 2b       	or	r20, r22
  c4:	47 2b       	or	r20, r23
  c6:	41 f1       	breq	.+80     	; 0x118 <i2c_start+0x7c>
  c8:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
  cc:	98 7f       	andi	r25, 0xF8	; 248
  ce:	98 30       	cpi	r25, 0x08	; 8
  d0:	11 f0       	breq	.+4      	; 0xd6 <i2c_start+0x3a>
  d2:	90 31       	cpi	r25, 0x10	; 16
  d4:	19 f5       	brne	.+70     	; 0x11c <i2c_start+0x80>
  d6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
  da:	84 e8       	ldi	r24, 0x84	; 132
  dc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
  e0:	8f ef       	ldi	r24, 0xFF	; 255
  e2:	90 e0       	ldi	r25, 0x00	; 0
  e4:	a0 e0       	ldi	r26, 0x00	; 0
  e6:	b0 e0       	ldi	r27, 0x00	; 0
  e8:	ec eb       	ldi	r30, 0xBC	; 188
  ea:	f0 e0       	ldi	r31, 0x00	; 0
  ec:	20 81       	ld	r18, Z
  ee:	22 23       	and	r18, r18
  f0:	2c f0       	brlt	.+10     	; 0xfc <i2c_start+0x60>
  f2:	01 97       	sbiw	r24, 0x01	; 1
  f4:	a1 09       	sbc	r26, r1
  f6:	b1 09       	sbc	r27, r1
  f8:	c8 f7       	brcc	.-14     	; 0xec <i2c_start+0x50>
  fa:	04 c0       	rjmp	.+8      	; 0x104 <i2c_start+0x68>
  fc:	89 2b       	or	r24, r25
  fe:	8a 2b       	or	r24, r26
 100:	8b 2b       	or	r24, r27
 102:	71 f0       	breq	.+28     	; 0x120 <i2c_start+0x84>
 104:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 108:	98 7f       	andi	r25, 0xF8	; 248
 10a:	98 31       	cpi	r25, 0x18	; 24
 10c:	59 f0       	breq	.+22     	; 0x124 <i2c_start+0x88>
 10e:	81 e0       	ldi	r24, 0x01	; 1
 110:	90 34       	cpi	r25, 0x40	; 64
 112:	49 f4       	brne	.+18     	; 0x126 <i2c_start+0x8a>
 114:	80 e0       	ldi	r24, 0x00	; 0
 116:	08 95       	ret
 118:	81 e0       	ldi	r24, 0x01	; 1
 11a:	08 95       	ret
 11c:	81 e0       	ldi	r24, 0x01	; 1
 11e:	08 95       	ret
 120:	81 e0       	ldi	r24, 0x01	; 1
 122:	08 95       	ret
 124:	80 e0       	ldi	r24, 0x00	; 0
 126:	08 95       	ret

00000128 <i2c_stop>:
void i2c_stop(void)
{
	uint32_t  i2c_timer = 0;

    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
 128:	84 e9       	ldi	r24, 0x94	; 148
 12a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	
	// wait until stop condition is executed and bus released
	i2c_timer = I2C_TIMER_DELAY;
	while((TWCR & (1<<TWSTO)) && i2c_timer--);
 12e:	80 e0       	ldi	r24, 0x00	; 0
 130:	90 e0       	ldi	r25, 0x00	; 0
 132:	ec eb       	ldi	r30, 0xBC	; 188
 134:	f0 e0       	ldi	r31, 0x00	; 0
 136:	20 81       	ld	r18, Z
 138:	24 ff       	sbrs	r18, 4
 13a:	05 c0       	rjmp	.+10     	; 0x146 <i2c_stop+0x1e>
 13c:	01 96       	adiw	r24, 0x01	; 1
 13e:	81 15       	cp	r24, r1
 140:	21 e0       	ldi	r18, 0x01	; 1
 142:	92 07       	cpc	r25, r18
 144:	c1 f7       	brne	.-16     	; 0x136 <i2c_stop+0xe>
 146:	08 95       	ret

00000148 <i2c_write>:
{	
	uint32_t  i2c_timer = 0;
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
 148:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	TWCR = (1<<TWINT) | (1<<TWEN);
 14c:	84 e8       	ldi	r24, 0x84	; 132
 14e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

	// wait until transmission completed
	i2c_timer = I2C_TIMER_DELAY;
 152:	8f ef       	ldi	r24, 0xFF	; 255
 154:	90 e0       	ldi	r25, 0x00	; 0
 156:	a0 e0       	ldi	r26, 0x00	; 0
 158:	b0 e0       	ldi	r27, 0x00	; 0
	while(!(TWCR & (1<<TWINT)) && i2c_timer--);
 15a:	ec eb       	ldi	r30, 0xBC	; 188
 15c:	f0 e0       	ldi	r31, 0x00	; 0
 15e:	20 81       	ld	r18, Z
 160:	22 23       	and	r18, r18
 162:	2c f0       	brlt	.+10     	; 0x16e <i2c_write+0x26>
 164:	01 97       	sbiw	r24, 0x01	; 1
 166:	a1 09       	sbc	r26, r1
 168:	b1 09       	sbc	r27, r1
 16a:	c8 f7       	brcc	.-14     	; 0x15e <i2c_write+0x16>
 16c:	04 c0       	rjmp	.+8      	; 0x176 <i2c_write+0x2e>
	if(i2c_timer == 0)
 16e:	89 2b       	or	r24, r25
 170:	8a 2b       	or	r24, r26
 172:	8b 2b       	or	r24, r27
 174:	41 f0       	breq	.+16     	; 0x186 <i2c_write+0x3e>
		return 1;

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
 176:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 17a:	98 7f       	andi	r25, 0xF8	; 248
	if( twst != TW_MT_DATA_ACK) return 1;
 17c:	81 e0       	ldi	r24, 0x01	; 1
 17e:	98 32       	cpi	r25, 0x28	; 40
 180:	19 f4       	brne	.+6      	; 0x188 <i2c_write+0x40>
 182:	80 e0       	ldi	r24, 0x00	; 0
 184:	08 95       	ret

	// wait until transmission completed
	i2c_timer = I2C_TIMER_DELAY;
	while(!(TWCR & (1<<TWINT)) && i2c_timer--);
	if(i2c_timer == 0)
		return 1;
 186:	81 e0       	ldi	r24, 0x01	; 1
	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
 188:	08 95       	ret

0000018a <i2c_readAck>:
*************************************************************************/
unsigned char i2c_readAck(void)
{
	uint32_t  i2c_timer = 0;

	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
 18a:	84 ec       	ldi	r24, 0xC4	; 196
 18c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	i2c_timer = I2C_TIMER_DELAY;
 190:	8f ef       	ldi	r24, 0xFF	; 255
 192:	90 e0       	ldi	r25, 0x00	; 0
 194:	a0 e0       	ldi	r26, 0x00	; 0
 196:	b0 e0       	ldi	r27, 0x00	; 0
	while(!(TWCR & (1<<TWINT)) && i2c_timer--);
 198:	ec eb       	ldi	r30, 0xBC	; 188
 19a:	f0 e0       	ldi	r31, 0x00	; 0
 19c:	20 81       	ld	r18, Z
 19e:	22 23       	and	r18, r18
 1a0:	2c f0       	brlt	.+10     	; 0x1ac <i2c_readAck+0x22>
 1a2:	01 97       	sbiw	r24, 0x01	; 1
 1a4:	a1 09       	sbc	r26, r1
 1a6:	b1 09       	sbc	r27, r1
 1a8:	c8 f7       	brcc	.-14     	; 0x19c <i2c_readAck+0x12>
 1aa:	04 c0       	rjmp	.+8      	; 0x1b4 <i2c_readAck+0x2a>
	if(i2c_timer == 0)
 1ac:	89 2b       	or	r24, r25
 1ae:	8a 2b       	or	r24, r26
 1b0:	8b 2b       	or	r24, r27
 1b2:	19 f0       	breq	.+6      	; 0x1ba <i2c_readAck+0x30>
		return 0;

    return TWDR;
 1b4:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 1b8:	08 95       	ret

	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
	i2c_timer = I2C_TIMER_DELAY;
	while(!(TWCR & (1<<TWINT)) && i2c_timer--);
	if(i2c_timer == 0)
		return 0;
 1ba:	80 e0       	ldi	r24, 0x00	; 0

    return TWDR;

}/* i2c_readAck */
 1bc:	08 95       	ret

000001be <i2c_readNak>:
*************************************************************************/
unsigned char i2c_readNak(void)
{
	uint32_t  i2c_timer = 0;

	TWCR = (1<<TWINT) | (1<<TWEN);
 1be:	84 e8       	ldi	r24, 0x84	; 132
 1c0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	i2c_timer = I2C_TIMER_DELAY;
 1c4:	8f ef       	ldi	r24, 0xFF	; 255
 1c6:	90 e0       	ldi	r25, 0x00	; 0
 1c8:	a0 e0       	ldi	r26, 0x00	; 0
 1ca:	b0 e0       	ldi	r27, 0x00	; 0
	while(!(TWCR & (1<<TWINT)) && i2c_timer--);
 1cc:	ec eb       	ldi	r30, 0xBC	; 188
 1ce:	f0 e0       	ldi	r31, 0x00	; 0
 1d0:	20 81       	ld	r18, Z
 1d2:	22 23       	and	r18, r18
 1d4:	2c f0       	brlt	.+10     	; 0x1e0 <i2c_readNak+0x22>
 1d6:	01 97       	sbiw	r24, 0x01	; 1
 1d8:	a1 09       	sbc	r26, r1
 1da:	b1 09       	sbc	r27, r1
 1dc:	c8 f7       	brcc	.-14     	; 0x1d0 <i2c_readNak+0x12>
 1de:	04 c0       	rjmp	.+8      	; 0x1e8 <i2c_readNak+0x2a>
	if(i2c_timer == 0)
 1e0:	89 2b       	or	r24, r25
 1e2:	8a 2b       	or	r24, r26
 1e4:	8b 2b       	or	r24, r27
 1e6:	19 f0       	breq	.+6      	; 0x1ee <i2c_readNak+0x30>
		return 0;
	
    return TWDR;
 1e8:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 1ec:	08 95       	ret

	TWCR = (1<<TWINT) | (1<<TWEN);
	i2c_timer = I2C_TIMER_DELAY;
	while(!(TWCR & (1<<TWINT)) && i2c_timer--);
	if(i2c_timer == 0)
		return 0;
 1ee:	80 e0       	ldi	r24, 0x00	; 0
	
    return TWDR;

}/* i2c_readNak */
 1f0:	08 95       	ret

000001f2 <getAcc>:
			PORTB &= ~(1<<PB0);
		}
	}
}

double getAcc(int addr){
 1f2:	cf 93       	push	r28
 1f4:	df 93       	push	r29
 1f6:	c8 2f       	mov	r28, r24
	int16_t ret = 0;
	uint8_t buffer[2];
	i2c_start(MPU6050_ADDR | I2C_WRITE);
 1f8:	80 ed       	ldi	r24, 0xD0	; 208
 1fa:	0e 94 4e 00 	call	0x9c	; 0x9c <i2c_start>
	i2c_write(addr);
 1fe:	8c 2f       	mov	r24, r28
 200:	0e 94 a4 00 	call	0x148	; 0x148 <i2c_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 204:	83 e0       	ldi	r24, 0x03	; 3
 206:	8a 95       	dec	r24
 208:	f1 f7       	brne	.-4      	; 0x206 <getAcc+0x14>
 20a:	00 00       	nop
	_delay_us(10);
	//read data
	i2c_start(MPU6050_ADDR | I2C_READ);
 20c:	81 ed       	ldi	r24, 0xD1	; 209
 20e:	0e 94 4e 00 	call	0x9c	; 0x9c <i2c_start>
	buffer[0] = i2c_readAck();
 212:	0e 94 c5 00 	call	0x18a	; 0x18a <i2c_readAck>
 216:	d8 2f       	mov	r29, r24
	buffer[1] = i2c_readNak();
 218:	0e 94 df 00 	call	0x1be	; 0x1be <i2c_readNak>
 21c:	c8 2f       	mov	r28, r24
	i2c_stop();
 21e:	0e 94 94 00 	call	0x128	; 0x128 <i2c_stop>
	ret = (((int16_t)buffer[0]) << 8) | buffer[1];
 222:	6c 2f       	mov	r22, r28
 224:	70 e0       	ldi	r23, 0x00	; 0
 226:	7d 2b       	or	r23, r29
	return (double)(ret)/MPU6050_AGAIN; //Konverterar till g?
 228:	07 2e       	mov	r0, r23
 22a:	00 0c       	add	r0, r0
 22c:	88 0b       	sbc	r24, r24
 22e:	99 0b       	sbc	r25, r25
 230:	0e 94 5f 03 	call	0x6be	; 0x6be <__floatsisf>
 234:	20 e0       	ldi	r18, 0x00	; 0
 236:	30 e0       	ldi	r19, 0x00	; 0
 238:	40 e8       	ldi	r20, 0x80	; 128
 23a:	58 e3       	ldi	r21, 0x38	; 56
 23c:	0e 94 f0 03 	call	0x7e0	; 0x7e0 <__mulsf3>
}
 240:	df 91       	pop	r29
 242:	cf 91       	pop	r28
 244:	08 95       	ret

00000246 <main>:

double getAcc(int addr);

int main(void) {
	/*	 Pin output för PB0	*/
	DDRB = PB0;
 246:	14 b8       	out	0x04, r1	; 4
	/*	 Init interrupt	*/
	sei();
 248:	78 94       	sei
	/*	 Init MPU 6050	*/
	mpu6050_init();
 24a:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <mpu6050_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 24e:	83 ed       	ldi	r24, 0xD3	; 211
 250:	90 e3       	ldi	r25, 0x30	; 48
 252:	01 97       	sbiw	r24, 0x01	; 1
 254:	f1 f7       	brne	.-4      	; 0x252 <main+0xc>
 256:	00 c0       	rjmp	.+0      	; 0x258 <main+0x12>
 258:	00 00       	nop
	_delay_ms(50);

	while(1) {
		double combinedAcc = fabs(getAcc(X)) + fabs(getAcc(Y)) + fabs(getAcc(Z));
 25a:	8b e3       	ldi	r24, 0x3B	; 59
 25c:	90 e0       	ldi	r25, 0x00	; 0
 25e:	0e 94 f9 00 	call	0x1f2	; 0x1f2 <getAcc>
 262:	6b 01       	movw	r12, r22
 264:	7c 01       	movw	r14, r24
 266:	8d e3       	ldi	r24, 0x3D	; 61
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	0e 94 f9 00 	call	0x1f2	; 0x1f2 <getAcc>
 26e:	e8 94       	clt
 270:	f7 f8       	bld	r15, 7
 272:	9b 01       	movw	r18, r22
 274:	ac 01       	movw	r20, r24
 276:	5f 77       	andi	r21, 0x7F	; 127
 278:	c7 01       	movw	r24, r14
 27a:	b6 01       	movw	r22, r12
 27c:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <__addsf3>
 280:	6b 01       	movw	r12, r22
 282:	7c 01       	movw	r14, r24
 284:	8f e3       	ldi	r24, 0x3F	; 63
 286:	90 e0       	ldi	r25, 0x00	; 0
 288:	0e 94 f9 00 	call	0x1f2	; 0x1f2 <getAcc>
 28c:	9b 01       	movw	r18, r22
 28e:	ac 01       	movw	r20, r24
 290:	5f 77       	andi	r21, 0x7F	; 127
 292:	c7 01       	movw	r24, r14
 294:	b6 01       	movw	r22, r12
 296:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <__addsf3>
		if(combinedAcc > 2.0){
 29a:	20 e0       	ldi	r18, 0x00	; 0
 29c:	30 e0       	ldi	r19, 0x00	; 0
 29e:	40 e0       	ldi	r20, 0x00	; 0
 2a0:	50 e4       	ldi	r21, 0x40	; 64
 2a2:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <__gesf2>
 2a6:	18 16       	cp	r1, r24
 2a8:	c4 f6       	brge	.-80     	; 0x25a <main+0x14>
			/*	 Tänd LED i en sekund	*/
			PORTB |= (1<<PB0);
 2aa:	28 9a       	sbi	0x05, 0	; 5
 2ac:	9f e3       	ldi	r25, 0x3F	; 63
 2ae:	2d e0       	ldi	r18, 0x0D	; 13
 2b0:	83 e0       	ldi	r24, 0x03	; 3
 2b2:	91 50       	subi	r25, 0x01	; 1
 2b4:	20 40       	sbci	r18, 0x00	; 0
 2b6:	80 40       	sbci	r24, 0x00	; 0
 2b8:	e1 f7       	brne	.-8      	; 0x2b2 <main+0x6c>
 2ba:	00 c0       	rjmp	.+0      	; 0x2bc <main+0x76>
 2bc:	00 00       	nop
			_delay_ms(1000);
			PORTB &= ~(1<<PB0);
 2be:	28 98       	cbi	0x05, 0	; 5
 2c0:	cc cf       	rjmp	.-104    	; 0x25a <main+0x14>

000002c2 <mpu6050_readBytes>:
	mpu6050_readBits(MPU6050_RA_WHO_AM_I, MPU6050_WHO_AM_I_BIT, MPU6050_WHO_AM_I_LENGTH, (uint8_t *)buffer);
	if(buffer[0] == 0x34)
		return 1;
	else
		return 0;
}
 2c2:	af 92       	push	r10
 2c4:	bf 92       	push	r11
 2c6:	df 92       	push	r13
 2c8:	ef 92       	push	r14
 2ca:	ff 92       	push	r15
 2cc:	0f 93       	push	r16
 2ce:	1f 93       	push	r17
 2d0:	cf 93       	push	r28
 2d2:	df 93       	push	r29
 2d4:	66 23       	and	r22, r22
 2d6:	b9 f1       	breq	.+110    	; 0x346 <mpu6050_readBytes+0x84>
 2d8:	c5 2f       	mov	r28, r21
 2da:	d4 2f       	mov	r29, r20
 2dc:	d6 2e       	mov	r13, r22
 2de:	18 2f       	mov	r17, r24
 2e0:	80 ed       	ldi	r24, 0xD0	; 208
 2e2:	0e 94 4e 00 	call	0x9c	; 0x9c <i2c_start>
 2e6:	81 2f       	mov	r24, r17
 2e8:	0e 94 a4 00 	call	0x148	; 0x148 <i2c_write>
 2ec:	83 e0       	ldi	r24, 0x03	; 3
 2ee:	8a 95       	dec	r24
 2f0:	f1 f7       	brne	.-4      	; 0x2ee <mpu6050_readBytes+0x2c>
 2f2:	00 00       	nop
 2f4:	81 ed       	ldi	r24, 0xD1	; 209
 2f6:	0e 94 4e 00 	call	0x9c	; 0x9c <i2c_start>
 2fa:	0d 2f       	mov	r16, r29
 2fc:	1c 2f       	mov	r17, r28
 2fe:	ee 24       	eor	r14, r14
 300:	ea 94       	dec	r14
 302:	ed 0c       	add	r14, r13
 304:	f1 2c       	mov	r15, r1
 306:	ef ef       	ldi	r30, 0xFF	; 255
 308:	ee 1a       	sub	r14, r30
 30a:	fe 0a       	sbc	r15, r30
 30c:	c0 e0       	ldi	r28, 0x00	; 0
 30e:	d0 e0       	ldi	r29, 0x00	; 0
 310:	ad 2c       	mov	r10, r13
 312:	b1 2c       	mov	r11, r1
 314:	f1 e0       	ldi	r31, 0x01	; 1
 316:	af 1a       	sub	r10, r31
 318:	b1 08       	sbc	r11, r1
 31a:	ca 15       	cp	r28, r10
 31c:	db 05       	cpc	r29, r11
 31e:	29 f4       	brne	.+10     	; 0x32a <mpu6050_readBytes+0x68>
 320:	0e 94 df 00 	call	0x1be	; 0x1be <i2c_readNak>
 324:	f8 01       	movw	r30, r16
 326:	80 83       	st	Z, r24
 328:	04 c0       	rjmp	.+8      	; 0x332 <mpu6050_readBytes+0x70>
 32a:	0e 94 c5 00 	call	0x18a	; 0x18a <i2c_readAck>
 32e:	f8 01       	movw	r30, r16
 330:	80 83       	st	Z, r24
 332:	21 96       	adiw	r28, 0x01	; 1
 334:	0f 5f       	subi	r16, 0xFF	; 255
 336:	1f 4f       	sbci	r17, 0xFF	; 255
 338:	ce 15       	cp	r28, r14
 33a:	df 05       	cpc	r29, r15
 33c:	71 f7       	brne	.-36     	; 0x31a <mpu6050_readBytes+0x58>
 33e:	cd 2d       	mov	r28, r13
 340:	0e 94 94 00 	call	0x128	; 0x128 <i2c_stop>
 344:	01 c0       	rjmp	.+2      	; 0x348 <mpu6050_readBytes+0x86>
 346:	c0 e0       	ldi	r28, 0x00	; 0
 348:	8c 2f       	mov	r24, r28
 34a:	df 91       	pop	r29
 34c:	cf 91       	pop	r28
 34e:	1f 91       	pop	r17
 350:	0f 91       	pop	r16
 352:	ff 90       	pop	r15
 354:	ef 90       	pop	r14
 356:	df 90       	pop	r13
 358:	bf 90       	pop	r11
 35a:	af 90       	pop	r10
 35c:	08 95       	ret

0000035e <mpu6050_readByte>:
 35e:	ab 01       	movw	r20, r22
 360:	61 e0       	ldi	r22, 0x01	; 1
 362:	0e 94 61 01 	call	0x2c2	; 0x2c2 <mpu6050_readBytes>
 366:	08 95       	ret

00000368 <mpu6050_writeBytes>:
 368:	ef 92       	push	r14
 36a:	ff 92       	push	r15
 36c:	0f 93       	push	r16
 36e:	1f 93       	push	r17
 370:	cf 93       	push	r28
 372:	df 93       	push	r29
 374:	66 23       	and	r22, r22
 376:	d1 f0       	breq	.+52     	; 0x3ac <mpu6050_writeBytes+0x44>
 378:	7a 01       	movw	r14, r20
 37a:	16 2f       	mov	r17, r22
 37c:	c8 2f       	mov	r28, r24
 37e:	80 ed       	ldi	r24, 0xD0	; 208
 380:	0e 94 4e 00 	call	0x9c	; 0x9c <i2c_start>
 384:	8c 2f       	mov	r24, r28
 386:	0e 94 a4 00 	call	0x148	; 0x148 <i2c_write>
 38a:	e7 01       	movw	r28, r14
 38c:	6f ef       	ldi	r22, 0xFF	; 255
 38e:	61 0f       	add	r22, r17
 390:	06 2f       	mov	r16, r22
 392:	10 e0       	ldi	r17, 0x00	; 0
 394:	0f 5f       	subi	r16, 0xFF	; 255
 396:	1f 4f       	sbci	r17, 0xFF	; 255
 398:	0e 0d       	add	r16, r14
 39a:	1f 1d       	adc	r17, r15
 39c:	89 91       	ld	r24, Y+
 39e:	0e 94 a4 00 	call	0x148	; 0x148 <i2c_write>
 3a2:	c0 17       	cp	r28, r16
 3a4:	d1 07       	cpc	r29, r17
 3a6:	d1 f7       	brne	.-12     	; 0x39c <mpu6050_writeBytes+0x34>
 3a8:	0e 94 94 00 	call	0x128	; 0x128 <i2c_stop>
 3ac:	df 91       	pop	r29
 3ae:	cf 91       	pop	r28
 3b0:	1f 91       	pop	r17
 3b2:	0f 91       	pop	r16
 3b4:	ff 90       	pop	r15
 3b6:	ef 90       	pop	r14
 3b8:	08 95       	ret

000003ba <mpu6050_writeByte>:
 3ba:	cf 93       	push	r28
 3bc:	df 93       	push	r29
 3be:	1f 92       	push	r1
 3c0:	cd b7       	in	r28, 0x3d	; 61
 3c2:	de b7       	in	r29, 0x3e	; 62
 3c4:	69 83       	std	Y+1, r22	; 0x01
 3c6:	ae 01       	movw	r20, r28
 3c8:	4f 5f       	subi	r20, 0xFF	; 255
 3ca:	5f 4f       	sbci	r21, 0xFF	; 255
 3cc:	61 e0       	ldi	r22, 0x01	; 1
 3ce:	0e 94 b4 01 	call	0x368	; 0x368 <mpu6050_writeBytes>
 3d2:	0f 90       	pop	r0
 3d4:	df 91       	pop	r29
 3d6:	cf 91       	pop	r28
 3d8:	08 95       	ret

000003da <mpu6050_writeBits>:
 3da:	ef 92       	push	r14
 3dc:	ff 92       	push	r15
 3de:	0f 93       	push	r16
 3e0:	1f 93       	push	r17
 3e2:	cf 93       	push	r28
 3e4:	df 93       	push	r29
 3e6:	1f 92       	push	r1
 3e8:	cd b7       	in	r28, 0x3d	; 61
 3ea:	de b7       	in	r29, 0x3e	; 62
 3ec:	44 23       	and	r20, r20
 3ee:	89 f1       	breq	.+98     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
 3f0:	f2 2e       	mov	r15, r18
 3f2:	14 2f       	mov	r17, r20
 3f4:	06 2f       	mov	r16, r22
 3f6:	e8 2e       	mov	r14, r24
 3f8:	19 82       	std	Y+1, r1	; 0x01
 3fa:	be 01       	movw	r22, r28
 3fc:	6f 5f       	subi	r22, 0xFF	; 255
 3fe:	7f 4f       	sbci	r23, 0xFF	; 255
 400:	0e 94 af 01 	call	0x35e	; 0x35e <mpu6050_readByte>
 404:	88 23       	and	r24, r24
 406:	29 f1       	breq	.+74     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
 408:	40 2f       	mov	r20, r16
 40a:	50 e0       	ldi	r21, 0x00	; 0
 40c:	41 1b       	sub	r20, r17
 40e:	51 09       	sbc	r21, r1
 410:	4f 5f       	subi	r20, 0xFF	; 255
 412:	5f 4f       	sbci	r21, 0xFF	; 255
 414:	81 e0       	ldi	r24, 0x01	; 1
 416:	90 e0       	ldi	r25, 0x00	; 0
 418:	02 c0       	rjmp	.+4      	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
 41a:	88 0f       	add	r24, r24
 41c:	99 1f       	adc	r25, r25
 41e:	1a 95       	dec	r17
 420:	e2 f7       	brpl	.-8      	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
 422:	01 97       	sbiw	r24, 0x01	; 1
 424:	04 2e       	mov	r0, r20
 426:	02 c0       	rjmp	.+4      	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
 428:	88 0f       	add	r24, r24
 42a:	99 1f       	adc	r25, r25
 42c:	0a 94       	dec	r0
 42e:	e2 f7       	brpl	.-8      	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
 430:	2f 2d       	mov	r18, r15
 432:	30 e0       	ldi	r19, 0x00	; 0
 434:	02 c0       	rjmp	.+4      	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
 436:	22 0f       	add	r18, r18
 438:	33 1f       	adc	r19, r19
 43a:	4a 95       	dec	r20
 43c:	e2 f7       	brpl	.-8      	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
 43e:	68 2f       	mov	r22, r24
 440:	60 95       	com	r22
 442:	99 81       	ldd	r25, Y+1	; 0x01
 444:	69 23       	and	r22, r25
 446:	82 23       	and	r24, r18
 448:	68 2b       	or	r22, r24
 44a:	69 83       	std	Y+1, r22	; 0x01
 44c:	8e 2d       	mov	r24, r14
 44e:	0e 94 dd 01 	call	0x3ba	; 0x3ba <mpu6050_writeByte>
 452:	0f 90       	pop	r0
 454:	df 91       	pop	r29
 456:	cf 91       	pop	r28
 458:	1f 91       	pop	r17
 45a:	0f 91       	pop	r16
 45c:	ff 90       	pop	r15
 45e:	ef 90       	pop	r14
 460:	08 95       	ret

00000462 <mpu6050_writeBit>:
 462:	ff 92       	push	r15
 464:	0f 93       	push	r16
 466:	1f 93       	push	r17
 468:	cf 93       	push	r28
 46a:	df 93       	push	r29
 46c:	1f 92       	push	r1
 46e:	cd b7       	in	r28, 0x3d	; 61
 470:	de b7       	in	r29, 0x3e	; 62
 472:	18 2f       	mov	r17, r24
 474:	06 2f       	mov	r16, r22
 476:	f4 2e       	mov	r15, r20
 478:	be 01       	movw	r22, r28
 47a:	6f 5f       	subi	r22, 0xFF	; 255
 47c:	7f 4f       	sbci	r23, 0xFF	; 255
 47e:	0e 94 af 01 	call	0x35e	; 0x35e <mpu6050_readByte>
 482:	ff 20       	and	r15, r15
 484:	59 f0       	breq	.+22     	; 0x49c <mpu6050_writeBit+0x3a>
 486:	21 e0       	ldi	r18, 0x01	; 1
 488:	30 e0       	ldi	r19, 0x00	; 0
 48a:	b9 01       	movw	r22, r18
 48c:	02 c0       	rjmp	.+4      	; 0x492 <mpu6050_writeBit+0x30>
 48e:	66 0f       	add	r22, r22
 490:	77 1f       	adc	r23, r23
 492:	0a 95       	dec	r16
 494:	e2 f7       	brpl	.-8      	; 0x48e <mpu6050_writeBit+0x2c>
 496:	89 81       	ldd	r24, Y+1	; 0x01
 498:	68 2b       	or	r22, r24
 49a:	0b c0       	rjmp	.+22     	; 0x4b2 <mpu6050_writeBit+0x50>
 49c:	21 e0       	ldi	r18, 0x01	; 1
 49e:	30 e0       	ldi	r19, 0x00	; 0
 4a0:	b9 01       	movw	r22, r18
 4a2:	02 c0       	rjmp	.+4      	; 0x4a8 <mpu6050_writeBit+0x46>
 4a4:	66 0f       	add	r22, r22
 4a6:	77 1f       	adc	r23, r23
 4a8:	0a 95       	dec	r16
 4aa:	e2 f7       	brpl	.-8      	; 0x4a4 <mpu6050_writeBit+0x42>
 4ac:	60 95       	com	r22
 4ae:	99 81       	ldd	r25, Y+1	; 0x01
 4b0:	69 23       	and	r22, r25
 4b2:	69 83       	std	Y+1, r22	; 0x01
 4b4:	81 2f       	mov	r24, r17
 4b6:	0e 94 dd 01 	call	0x3ba	; 0x3ba <mpu6050_writeByte>
 4ba:	0f 90       	pop	r0
 4bc:	df 91       	pop	r29
 4be:	cf 91       	pop	r28
 4c0:	1f 91       	pop	r17
 4c2:	0f 91       	pop	r16
 4c4:	ff 90       	pop	r15
 4c6:	08 95       	ret

000004c8 <mpu6050_setSleepDisabled>:
 4c8:	40 e0       	ldi	r20, 0x00	; 0
 4ca:	66 e0       	ldi	r22, 0x06	; 6
 4cc:	8b e6       	ldi	r24, 0x6B	; 107
 4ce:	0e 94 31 02 	call	0x462	; 0x462 <mpu6050_writeBit>
 4d2:	08 95       	ret

000004d4 <mpu6050_init>:
 * initialize the accel and gyro
 */
void mpu6050_init() {
	#if MPU6050_I2CINIT == 1
	//init i2c
	i2c_init();
 4d4:	0e 94 48 00 	call	0x90	; 0x90 <i2c_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 4d8:	83 e0       	ldi	r24, 0x03	; 3
 4da:	8a 95       	dec	r24
 4dc:	f1 f7       	brne	.-4      	; 0x4da <mpu6050_init+0x6>
 4de:	00 00       	nop
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 4e0:	87 ea       	ldi	r24, 0xA7	; 167
 4e2:	91 e6       	ldi	r25, 0x61	; 97
 4e4:	01 97       	sbiw	r24, 0x01	; 1
 4e6:	f1 f7       	brne	.-4      	; 0x4e4 <mpu6050_init+0x10>
 4e8:	00 c0       	rjmp	.+0      	; 0x4ea <mpu6050_init+0x16>
 4ea:	00 00       	nop

	//allow mpu6050 chip clocks to start up
	_delay_ms(100);

	//set sleep disabled
	mpu6050_setSleepDisabled();
 4ec:	0e 94 64 02 	call	0x4c8	; 0x4c8 <mpu6050_setSleepDisabled>
 4f0:	83 ec       	ldi	r24, 0xC3	; 195
 4f2:	99 e0       	ldi	r25, 0x09	; 9
 4f4:	01 97       	sbiw	r24, 0x01	; 1
 4f6:	f1 f7       	brne	.-4      	; 0x4f4 <mpu6050_init+0x20>
 4f8:	00 c0       	rjmp	.+0      	; 0x4fa <mpu6050_init+0x26>
 4fa:	00 00       	nop
	_delay_ms(10);

	//set clock source
	//  it is highly recommended that the device be configured to use one of the gyroscopes (or an external clock source)
	//  as the clock reference for improved stability
	mpu6050_writeBits(MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, MPU6050_CLOCK_PLL_XGYRO);
 4fc:	21 e0       	ldi	r18, 0x01	; 1
 4fe:	43 e0       	ldi	r20, 0x03	; 3
 500:	62 e0       	ldi	r22, 0x02	; 2
 502:	8b e6       	ldi	r24, 0x6B	; 107
 504:	0e 94 ed 01 	call	0x3da	; 0x3da <mpu6050_writeBits>
	//set DLPF bandwidth to 42Hz
	mpu6050_writeBits(MPU6050_RA_CONFIG, MPU6050_CFG_DLPF_CFG_BIT, MPU6050_CFG_DLPF_CFG_LENGTH, MPU6050_DLPF_BW_42);
 508:	23 e0       	ldi	r18, 0x03	; 3
 50a:	43 e0       	ldi	r20, 0x03	; 3
 50c:	62 e0       	ldi	r22, 0x02	; 2
 50e:	8a e1       	ldi	r24, 0x1A	; 26
 510:	0e 94 ed 01 	call	0x3da	; 0x3da <mpu6050_writeBits>
    //set sampe rate
	mpu6050_writeByte(MPU6050_RA_SMPLRT_DIV, 4); //1khz / (1 + 4) = 200Hz
 514:	64 e0       	ldi	r22, 0x04	; 4
 516:	89 e1       	ldi	r24, 0x19	; 25
 518:	0e 94 dd 01 	call	0x3ba	; 0x3ba <mpu6050_writeByte>
	//set gyro range
	mpu6050_writeBits(MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, MPU6050_GYRO_FS);
 51c:	23 e0       	ldi	r18, 0x03	; 3
 51e:	42 e0       	ldi	r20, 0x02	; 2
 520:	64 e0       	ldi	r22, 0x04	; 4
 522:	8b e1       	ldi	r24, 0x1B	; 27
 524:	0e 94 ed 01 	call	0x3da	; 0x3da <mpu6050_writeBits>
	//set accel range
	mpu6050_writeBits(MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, MPU6050_ACCEL_FS);
 528:	20 e0       	ldi	r18, 0x00	; 0
 52a:	42 e0       	ldi	r20, 0x02	; 2
 52c:	64 e0       	ldi	r22, 0x04	; 4
 52e:	8c e1       	ldi	r24, 0x1C	; 28
 530:	0e 94 ed 01 	call	0x3da	; 0x3da <mpu6050_writeBits>
 534:	08 95       	ret

00000536 <__vector_18>:
ISR(UART0_RECEIVE_INTERRUPT)
/*************************************************************************
Function: UART Receive Complete interrupt
Purpose:  called when the UART has received a character
**************************************************************************/
{
 536:	1f 92       	push	r1
 538:	0f 92       	push	r0
 53a:	0f b6       	in	r0, 0x3f	; 63
 53c:	0f 92       	push	r0
 53e:	11 24       	eor	r1, r1
 540:	2f 93       	push	r18
 542:	8f 93       	push	r24
 544:	9f 93       	push	r25
 546:	ef 93       	push	r30
 548:	ff 93       	push	r31
    unsigned char usr;
    unsigned char lastRxError;
 
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
 54a:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    data = UART0_DATA;
 54e:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
#if defined( AT90_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART0 )
    lastRxError = (usr & (_BV(FE0)|_BV(DOR0)) );
 552:	88 71       	andi	r24, 0x18	; 24
#elif defined ( ATMEGA_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
 554:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <UART_RxHead>
 558:	ef 5f       	subi	r30, 0xFF	; 255
 55a:	ef 71       	andi	r30, 0x1F	; 31
    
    if ( tmphead == UART_RxTail ) {
 55c:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <UART_RxTail>
 560:	e9 17       	cp	r30, r25
 562:	39 f0       	breq	.+14     	; 0x572 <__vector_18+0x3c>
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    }else{
        /* store new index */
        UART_RxHead = tmphead;
 564:	e0 93 02 01 	sts	0x0102, r30	; 0x800102 <UART_RxHead>
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
 568:	f0 e0       	ldi	r31, 0x00	; 0
 56a:	eb 5f       	subi	r30, 0xFB	; 251
 56c:	fe 4f       	sbci	r31, 0xFE	; 254
 56e:	20 83       	st	Z, r18
 570:	01 c0       	rjmp	.+2      	; 0x574 <__vector_18+0x3e>
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    
    if ( tmphead == UART_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
 572:	82 e0       	ldi	r24, 0x02	; 2
        /* store new index */
        UART_RxHead = tmphead;
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    }
    UART_LastRxError = lastRxError;   
 574:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <_edata>
}
 578:	ff 91       	pop	r31
 57a:	ef 91       	pop	r30
 57c:	9f 91       	pop	r25
 57e:	8f 91       	pop	r24
 580:	2f 91       	pop	r18
 582:	0f 90       	pop	r0
 584:	0f be       	out	0x3f, r0	; 63
 586:	0f 90       	pop	r0
 588:	1f 90       	pop	r1
 58a:	18 95       	reti

0000058c <__vector_19>:
ISR(UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
Function: UART Data Register Empty interrupt
Purpose:  called when the UART is ready to transmit the next byte
**************************************************************************/
{
 58c:	1f 92       	push	r1
 58e:	0f 92       	push	r0
 590:	0f b6       	in	r0, 0x3f	; 63
 592:	0f 92       	push	r0
 594:	11 24       	eor	r1, r1
 596:	8f 93       	push	r24
 598:	9f 93       	push	r25
 59a:	ef 93       	push	r30
 59c:	ff 93       	push	r31
    unsigned char tmptail;

    
    if ( UART_TxHead != UART_TxTail) {
 59e:	90 91 04 01 	lds	r25, 0x0104	; 0x800104 <UART_TxHead>
 5a2:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <UART_TxTail>
 5a6:	98 17       	cp	r25, r24
 5a8:	69 f0       	breq	.+26     	; 0x5c4 <__vector_19+0x38>
        /* calculate and store new buffer index */
        tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
 5aa:	e0 91 03 01 	lds	r30, 0x0103	; 0x800103 <UART_TxTail>
 5ae:	ef 5f       	subi	r30, 0xFF	; 255
 5b0:	ef 71       	andi	r30, 0x1F	; 31
        UART_TxTail = tmptail;
 5b2:	e0 93 03 01 	sts	0x0103, r30	; 0x800103 <UART_TxTail>
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
 5b6:	f0 e0       	ldi	r31, 0x00	; 0
 5b8:	eb 5d       	subi	r30, 0xDB	; 219
 5ba:	fe 4f       	sbci	r31, 0xFE	; 254
 5bc:	80 81       	ld	r24, Z
 5be:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
 5c2:	05 c0       	rjmp	.+10     	; 0x5ce <__vector_19+0x42>
    }else{
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~_BV(UART0_UDRIE);
 5c4:	e1 ec       	ldi	r30, 0xC1	; 193
 5c6:	f0 e0       	ldi	r31, 0x00	; 0
 5c8:	80 81       	ld	r24, Z
 5ca:	8f 7d       	andi	r24, 0xDF	; 223
 5cc:	80 83       	st	Z, r24
    }
}
 5ce:	ff 91       	pop	r31
 5d0:	ef 91       	pop	r30
 5d2:	9f 91       	pop	r25
 5d4:	8f 91       	pop	r24
 5d6:	0f 90       	pop	r0
 5d8:	0f be       	out	0x3f, r0	; 63
 5da:	0f 90       	pop	r0
 5dc:	1f 90       	pop	r1
 5de:	18 95       	reti

000005e0 <__subsf3>:
 5e0:	50 58       	subi	r21, 0x80	; 128

000005e2 <__addsf3>:
 5e2:	bb 27       	eor	r27, r27
 5e4:	aa 27       	eor	r26, r26
 5e6:	0e 94 08 03 	call	0x610	; 0x610 <__addsf3x>
 5ea:	0c 94 b1 03 	jmp	0x762	; 0x762 <__fp_round>
 5ee:	0e 94 a3 03 	call	0x746	; 0x746 <__fp_pscA>
 5f2:	38 f0       	brcs	.+14     	; 0x602 <__addsf3+0x20>
 5f4:	0e 94 aa 03 	call	0x754	; 0x754 <__fp_pscB>
 5f8:	20 f0       	brcs	.+8      	; 0x602 <__addsf3+0x20>
 5fa:	39 f4       	brne	.+14     	; 0x60a <__addsf3+0x28>
 5fc:	9f 3f       	cpi	r25, 0xFF	; 255
 5fe:	19 f4       	brne	.+6      	; 0x606 <__addsf3+0x24>
 600:	26 f4       	brtc	.+8      	; 0x60a <__addsf3+0x28>
 602:	0c 94 a0 03 	jmp	0x740	; 0x740 <__fp_nan>
 606:	0e f4       	brtc	.+2      	; 0x60a <__addsf3+0x28>
 608:	e0 95       	com	r30
 60a:	e7 fb       	bst	r30, 7
 60c:	0c 94 9a 03 	jmp	0x734	; 0x734 <__fp_inf>

00000610 <__addsf3x>:
 610:	e9 2f       	mov	r30, r25
 612:	0e 94 c2 03 	call	0x784	; 0x784 <__fp_split3>
 616:	58 f3       	brcs	.-42     	; 0x5ee <__addsf3+0xc>
 618:	ba 17       	cp	r27, r26
 61a:	62 07       	cpc	r22, r18
 61c:	73 07       	cpc	r23, r19
 61e:	84 07       	cpc	r24, r20
 620:	95 07       	cpc	r25, r21
 622:	20 f0       	brcs	.+8      	; 0x62c <__addsf3x+0x1c>
 624:	79 f4       	brne	.+30     	; 0x644 <__addsf3x+0x34>
 626:	a6 f5       	brtc	.+104    	; 0x690 <__addsf3x+0x80>
 628:	0c 94 e4 03 	jmp	0x7c8	; 0x7c8 <__fp_zero>
 62c:	0e f4       	brtc	.+2      	; 0x630 <__addsf3x+0x20>
 62e:	e0 95       	com	r30
 630:	0b 2e       	mov	r0, r27
 632:	ba 2f       	mov	r27, r26
 634:	a0 2d       	mov	r26, r0
 636:	0b 01       	movw	r0, r22
 638:	b9 01       	movw	r22, r18
 63a:	90 01       	movw	r18, r0
 63c:	0c 01       	movw	r0, r24
 63e:	ca 01       	movw	r24, r20
 640:	a0 01       	movw	r20, r0
 642:	11 24       	eor	r1, r1
 644:	ff 27       	eor	r31, r31
 646:	59 1b       	sub	r21, r25
 648:	99 f0       	breq	.+38     	; 0x670 <__addsf3x+0x60>
 64a:	59 3f       	cpi	r21, 0xF9	; 249
 64c:	50 f4       	brcc	.+20     	; 0x662 <__addsf3x+0x52>
 64e:	50 3e       	cpi	r21, 0xE0	; 224
 650:	68 f1       	brcs	.+90     	; 0x6ac <__addsf3x+0x9c>
 652:	1a 16       	cp	r1, r26
 654:	f0 40       	sbci	r31, 0x00	; 0
 656:	a2 2f       	mov	r26, r18
 658:	23 2f       	mov	r18, r19
 65a:	34 2f       	mov	r19, r20
 65c:	44 27       	eor	r20, r20
 65e:	58 5f       	subi	r21, 0xF8	; 248
 660:	f3 cf       	rjmp	.-26     	; 0x648 <__addsf3x+0x38>
 662:	46 95       	lsr	r20
 664:	37 95       	ror	r19
 666:	27 95       	ror	r18
 668:	a7 95       	ror	r26
 66a:	f0 40       	sbci	r31, 0x00	; 0
 66c:	53 95       	inc	r21
 66e:	c9 f7       	brne	.-14     	; 0x662 <__addsf3x+0x52>
 670:	7e f4       	brtc	.+30     	; 0x690 <__addsf3x+0x80>
 672:	1f 16       	cp	r1, r31
 674:	ba 0b       	sbc	r27, r26
 676:	62 0b       	sbc	r22, r18
 678:	73 0b       	sbc	r23, r19
 67a:	84 0b       	sbc	r24, r20
 67c:	ba f0       	brmi	.+46     	; 0x6ac <__addsf3x+0x9c>
 67e:	91 50       	subi	r25, 0x01	; 1
 680:	a1 f0       	breq	.+40     	; 0x6aa <__addsf3x+0x9a>
 682:	ff 0f       	add	r31, r31
 684:	bb 1f       	adc	r27, r27
 686:	66 1f       	adc	r22, r22
 688:	77 1f       	adc	r23, r23
 68a:	88 1f       	adc	r24, r24
 68c:	c2 f7       	brpl	.-16     	; 0x67e <__addsf3x+0x6e>
 68e:	0e c0       	rjmp	.+28     	; 0x6ac <__addsf3x+0x9c>
 690:	ba 0f       	add	r27, r26
 692:	62 1f       	adc	r22, r18
 694:	73 1f       	adc	r23, r19
 696:	84 1f       	adc	r24, r20
 698:	48 f4       	brcc	.+18     	; 0x6ac <__addsf3x+0x9c>
 69a:	87 95       	ror	r24
 69c:	77 95       	ror	r23
 69e:	67 95       	ror	r22
 6a0:	b7 95       	ror	r27
 6a2:	f7 95       	ror	r31
 6a4:	9e 3f       	cpi	r25, 0xFE	; 254
 6a6:	08 f0       	brcs	.+2      	; 0x6aa <__addsf3x+0x9a>
 6a8:	b0 cf       	rjmp	.-160    	; 0x60a <__addsf3+0x28>
 6aa:	93 95       	inc	r25
 6ac:	88 0f       	add	r24, r24
 6ae:	08 f0       	brcs	.+2      	; 0x6b2 <__addsf3x+0xa2>
 6b0:	99 27       	eor	r25, r25
 6b2:	ee 0f       	add	r30, r30
 6b4:	97 95       	ror	r25
 6b6:	87 95       	ror	r24
 6b8:	08 95       	ret

000006ba <__floatunsisf>:
 6ba:	e8 94       	clt
 6bc:	09 c0       	rjmp	.+18     	; 0x6d0 <__floatsisf+0x12>

000006be <__floatsisf>:
 6be:	97 fb       	bst	r25, 7
 6c0:	3e f4       	brtc	.+14     	; 0x6d0 <__floatsisf+0x12>
 6c2:	90 95       	com	r25
 6c4:	80 95       	com	r24
 6c6:	70 95       	com	r23
 6c8:	61 95       	neg	r22
 6ca:	7f 4f       	sbci	r23, 0xFF	; 255
 6cc:	8f 4f       	sbci	r24, 0xFF	; 255
 6ce:	9f 4f       	sbci	r25, 0xFF	; 255
 6d0:	99 23       	and	r25, r25
 6d2:	a9 f0       	breq	.+42     	; 0x6fe <__floatsisf+0x40>
 6d4:	f9 2f       	mov	r31, r25
 6d6:	96 e9       	ldi	r25, 0x96	; 150
 6d8:	bb 27       	eor	r27, r27
 6da:	93 95       	inc	r25
 6dc:	f6 95       	lsr	r31
 6de:	87 95       	ror	r24
 6e0:	77 95       	ror	r23
 6e2:	67 95       	ror	r22
 6e4:	b7 95       	ror	r27
 6e6:	f1 11       	cpse	r31, r1
 6e8:	f8 cf       	rjmp	.-16     	; 0x6da <__floatsisf+0x1c>
 6ea:	fa f4       	brpl	.+62     	; 0x72a <__floatsisf+0x6c>
 6ec:	bb 0f       	add	r27, r27
 6ee:	11 f4       	brne	.+4      	; 0x6f4 <__floatsisf+0x36>
 6f0:	60 ff       	sbrs	r22, 0
 6f2:	1b c0       	rjmp	.+54     	; 0x72a <__floatsisf+0x6c>
 6f4:	6f 5f       	subi	r22, 0xFF	; 255
 6f6:	7f 4f       	sbci	r23, 0xFF	; 255
 6f8:	8f 4f       	sbci	r24, 0xFF	; 255
 6fa:	9f 4f       	sbci	r25, 0xFF	; 255
 6fc:	16 c0       	rjmp	.+44     	; 0x72a <__floatsisf+0x6c>
 6fe:	88 23       	and	r24, r24
 700:	11 f0       	breq	.+4      	; 0x706 <__floatsisf+0x48>
 702:	96 e9       	ldi	r25, 0x96	; 150
 704:	11 c0       	rjmp	.+34     	; 0x728 <__floatsisf+0x6a>
 706:	77 23       	and	r23, r23
 708:	21 f0       	breq	.+8      	; 0x712 <__floatsisf+0x54>
 70a:	9e e8       	ldi	r25, 0x8E	; 142
 70c:	87 2f       	mov	r24, r23
 70e:	76 2f       	mov	r23, r22
 710:	05 c0       	rjmp	.+10     	; 0x71c <__floatsisf+0x5e>
 712:	66 23       	and	r22, r22
 714:	71 f0       	breq	.+28     	; 0x732 <__floatsisf+0x74>
 716:	96 e8       	ldi	r25, 0x86	; 134
 718:	86 2f       	mov	r24, r22
 71a:	70 e0       	ldi	r23, 0x00	; 0
 71c:	60 e0       	ldi	r22, 0x00	; 0
 71e:	2a f0       	brmi	.+10     	; 0x72a <__floatsisf+0x6c>
 720:	9a 95       	dec	r25
 722:	66 0f       	add	r22, r22
 724:	77 1f       	adc	r23, r23
 726:	88 1f       	adc	r24, r24
 728:	da f7       	brpl	.-10     	; 0x720 <__floatsisf+0x62>
 72a:	88 0f       	add	r24, r24
 72c:	96 95       	lsr	r25
 72e:	87 95       	ror	r24
 730:	97 f9       	bld	r25, 7
 732:	08 95       	ret

00000734 <__fp_inf>:
 734:	97 f9       	bld	r25, 7
 736:	9f 67       	ori	r25, 0x7F	; 127
 738:	80 e8       	ldi	r24, 0x80	; 128
 73a:	70 e0       	ldi	r23, 0x00	; 0
 73c:	60 e0       	ldi	r22, 0x00	; 0
 73e:	08 95       	ret

00000740 <__fp_nan>:
 740:	9f ef       	ldi	r25, 0xFF	; 255
 742:	80 ec       	ldi	r24, 0xC0	; 192
 744:	08 95       	ret

00000746 <__fp_pscA>:
 746:	00 24       	eor	r0, r0
 748:	0a 94       	dec	r0
 74a:	16 16       	cp	r1, r22
 74c:	17 06       	cpc	r1, r23
 74e:	18 06       	cpc	r1, r24
 750:	09 06       	cpc	r0, r25
 752:	08 95       	ret

00000754 <__fp_pscB>:
 754:	00 24       	eor	r0, r0
 756:	0a 94       	dec	r0
 758:	12 16       	cp	r1, r18
 75a:	13 06       	cpc	r1, r19
 75c:	14 06       	cpc	r1, r20
 75e:	05 06       	cpc	r0, r21
 760:	08 95       	ret

00000762 <__fp_round>:
 762:	09 2e       	mov	r0, r25
 764:	03 94       	inc	r0
 766:	00 0c       	add	r0, r0
 768:	11 f4       	brne	.+4      	; 0x76e <__fp_round+0xc>
 76a:	88 23       	and	r24, r24
 76c:	52 f0       	brmi	.+20     	; 0x782 <__fp_round+0x20>
 76e:	bb 0f       	add	r27, r27
 770:	40 f4       	brcc	.+16     	; 0x782 <__fp_round+0x20>
 772:	bf 2b       	or	r27, r31
 774:	11 f4       	brne	.+4      	; 0x77a <__fp_round+0x18>
 776:	60 ff       	sbrs	r22, 0
 778:	04 c0       	rjmp	.+8      	; 0x782 <__fp_round+0x20>
 77a:	6f 5f       	subi	r22, 0xFF	; 255
 77c:	7f 4f       	sbci	r23, 0xFF	; 255
 77e:	8f 4f       	sbci	r24, 0xFF	; 255
 780:	9f 4f       	sbci	r25, 0xFF	; 255
 782:	08 95       	ret

00000784 <__fp_split3>:
 784:	57 fd       	sbrc	r21, 7
 786:	90 58       	subi	r25, 0x80	; 128
 788:	44 0f       	add	r20, r20
 78a:	55 1f       	adc	r21, r21
 78c:	59 f0       	breq	.+22     	; 0x7a4 <__fp_splitA+0x10>
 78e:	5f 3f       	cpi	r21, 0xFF	; 255
 790:	71 f0       	breq	.+28     	; 0x7ae <__fp_splitA+0x1a>
 792:	47 95       	ror	r20

00000794 <__fp_splitA>:
 794:	88 0f       	add	r24, r24
 796:	97 fb       	bst	r25, 7
 798:	99 1f       	adc	r25, r25
 79a:	61 f0       	breq	.+24     	; 0x7b4 <__fp_splitA+0x20>
 79c:	9f 3f       	cpi	r25, 0xFF	; 255
 79e:	79 f0       	breq	.+30     	; 0x7be <__fp_splitA+0x2a>
 7a0:	87 95       	ror	r24
 7a2:	08 95       	ret
 7a4:	12 16       	cp	r1, r18
 7a6:	13 06       	cpc	r1, r19
 7a8:	14 06       	cpc	r1, r20
 7aa:	55 1f       	adc	r21, r21
 7ac:	f2 cf       	rjmp	.-28     	; 0x792 <__fp_split3+0xe>
 7ae:	46 95       	lsr	r20
 7b0:	f1 df       	rcall	.-30     	; 0x794 <__fp_splitA>
 7b2:	08 c0       	rjmp	.+16     	; 0x7c4 <__fp_splitA+0x30>
 7b4:	16 16       	cp	r1, r22
 7b6:	17 06       	cpc	r1, r23
 7b8:	18 06       	cpc	r1, r24
 7ba:	99 1f       	adc	r25, r25
 7bc:	f1 cf       	rjmp	.-30     	; 0x7a0 <__fp_splitA+0xc>
 7be:	86 95       	lsr	r24
 7c0:	71 05       	cpc	r23, r1
 7c2:	61 05       	cpc	r22, r1
 7c4:	08 94       	sec
 7c6:	08 95       	ret

000007c8 <__fp_zero>:
 7c8:	e8 94       	clt

000007ca <__fp_szero>:
 7ca:	bb 27       	eor	r27, r27
 7cc:	66 27       	eor	r22, r22
 7ce:	77 27       	eor	r23, r23
 7d0:	cb 01       	movw	r24, r22
 7d2:	97 f9       	bld	r25, 7
 7d4:	08 95       	ret

000007d6 <__gesf2>:
 7d6:	0e 94 5d 04 	call	0x8ba	; 0x8ba <__fp_cmp>
 7da:	08 f4       	brcc	.+2      	; 0x7de <__gesf2+0x8>
 7dc:	8f ef       	ldi	r24, 0xFF	; 255
 7de:	08 95       	ret

000007e0 <__mulsf3>:
 7e0:	0e 94 03 04 	call	0x806	; 0x806 <__mulsf3x>
 7e4:	0c 94 b1 03 	jmp	0x762	; 0x762 <__fp_round>
 7e8:	0e 94 a3 03 	call	0x746	; 0x746 <__fp_pscA>
 7ec:	38 f0       	brcs	.+14     	; 0x7fc <__mulsf3+0x1c>
 7ee:	0e 94 aa 03 	call	0x754	; 0x754 <__fp_pscB>
 7f2:	20 f0       	brcs	.+8      	; 0x7fc <__mulsf3+0x1c>
 7f4:	95 23       	and	r25, r21
 7f6:	11 f0       	breq	.+4      	; 0x7fc <__mulsf3+0x1c>
 7f8:	0c 94 9a 03 	jmp	0x734	; 0x734 <__fp_inf>
 7fc:	0c 94 a0 03 	jmp	0x740	; 0x740 <__fp_nan>
 800:	11 24       	eor	r1, r1
 802:	0c 94 e5 03 	jmp	0x7ca	; 0x7ca <__fp_szero>

00000806 <__mulsf3x>:
 806:	0e 94 c2 03 	call	0x784	; 0x784 <__fp_split3>
 80a:	70 f3       	brcs	.-36     	; 0x7e8 <__mulsf3+0x8>

0000080c <__mulsf3_pse>:
 80c:	95 9f       	mul	r25, r21
 80e:	c1 f3       	breq	.-16     	; 0x800 <__mulsf3+0x20>
 810:	95 0f       	add	r25, r21
 812:	50 e0       	ldi	r21, 0x00	; 0
 814:	55 1f       	adc	r21, r21
 816:	62 9f       	mul	r22, r18
 818:	f0 01       	movw	r30, r0
 81a:	72 9f       	mul	r23, r18
 81c:	bb 27       	eor	r27, r27
 81e:	f0 0d       	add	r31, r0
 820:	b1 1d       	adc	r27, r1
 822:	63 9f       	mul	r22, r19
 824:	aa 27       	eor	r26, r26
 826:	f0 0d       	add	r31, r0
 828:	b1 1d       	adc	r27, r1
 82a:	aa 1f       	adc	r26, r26
 82c:	64 9f       	mul	r22, r20
 82e:	66 27       	eor	r22, r22
 830:	b0 0d       	add	r27, r0
 832:	a1 1d       	adc	r26, r1
 834:	66 1f       	adc	r22, r22
 836:	82 9f       	mul	r24, r18
 838:	22 27       	eor	r18, r18
 83a:	b0 0d       	add	r27, r0
 83c:	a1 1d       	adc	r26, r1
 83e:	62 1f       	adc	r22, r18
 840:	73 9f       	mul	r23, r19
 842:	b0 0d       	add	r27, r0
 844:	a1 1d       	adc	r26, r1
 846:	62 1f       	adc	r22, r18
 848:	83 9f       	mul	r24, r19
 84a:	a0 0d       	add	r26, r0
 84c:	61 1d       	adc	r22, r1
 84e:	22 1f       	adc	r18, r18
 850:	74 9f       	mul	r23, r20
 852:	33 27       	eor	r19, r19
 854:	a0 0d       	add	r26, r0
 856:	61 1d       	adc	r22, r1
 858:	23 1f       	adc	r18, r19
 85a:	84 9f       	mul	r24, r20
 85c:	60 0d       	add	r22, r0
 85e:	21 1d       	adc	r18, r1
 860:	82 2f       	mov	r24, r18
 862:	76 2f       	mov	r23, r22
 864:	6a 2f       	mov	r22, r26
 866:	11 24       	eor	r1, r1
 868:	9f 57       	subi	r25, 0x7F	; 127
 86a:	50 40       	sbci	r21, 0x00	; 0
 86c:	9a f0       	brmi	.+38     	; 0x894 <__mulsf3_pse+0x88>
 86e:	f1 f0       	breq	.+60     	; 0x8ac <__mulsf3_pse+0xa0>
 870:	88 23       	and	r24, r24
 872:	4a f0       	brmi	.+18     	; 0x886 <__mulsf3_pse+0x7a>
 874:	ee 0f       	add	r30, r30
 876:	ff 1f       	adc	r31, r31
 878:	bb 1f       	adc	r27, r27
 87a:	66 1f       	adc	r22, r22
 87c:	77 1f       	adc	r23, r23
 87e:	88 1f       	adc	r24, r24
 880:	91 50       	subi	r25, 0x01	; 1
 882:	50 40       	sbci	r21, 0x00	; 0
 884:	a9 f7       	brne	.-22     	; 0x870 <__mulsf3_pse+0x64>
 886:	9e 3f       	cpi	r25, 0xFE	; 254
 888:	51 05       	cpc	r21, r1
 88a:	80 f0       	brcs	.+32     	; 0x8ac <__mulsf3_pse+0xa0>
 88c:	0c 94 9a 03 	jmp	0x734	; 0x734 <__fp_inf>
 890:	0c 94 e5 03 	jmp	0x7ca	; 0x7ca <__fp_szero>
 894:	5f 3f       	cpi	r21, 0xFF	; 255
 896:	e4 f3       	brlt	.-8      	; 0x890 <__mulsf3_pse+0x84>
 898:	98 3e       	cpi	r25, 0xE8	; 232
 89a:	d4 f3       	brlt	.-12     	; 0x890 <__mulsf3_pse+0x84>
 89c:	86 95       	lsr	r24
 89e:	77 95       	ror	r23
 8a0:	67 95       	ror	r22
 8a2:	b7 95       	ror	r27
 8a4:	f7 95       	ror	r31
 8a6:	e7 95       	ror	r30
 8a8:	9f 5f       	subi	r25, 0xFF	; 255
 8aa:	c1 f7       	brne	.-16     	; 0x89c <__mulsf3_pse+0x90>
 8ac:	fe 2b       	or	r31, r30
 8ae:	88 0f       	add	r24, r24
 8b0:	91 1d       	adc	r25, r1
 8b2:	96 95       	lsr	r25
 8b4:	87 95       	ror	r24
 8b6:	97 f9       	bld	r25, 7
 8b8:	08 95       	ret

000008ba <__fp_cmp>:
 8ba:	99 0f       	add	r25, r25
 8bc:	00 08       	sbc	r0, r0
 8be:	55 0f       	add	r21, r21
 8c0:	aa 0b       	sbc	r26, r26
 8c2:	e0 e8       	ldi	r30, 0x80	; 128
 8c4:	fe ef       	ldi	r31, 0xFE	; 254
 8c6:	16 16       	cp	r1, r22
 8c8:	17 06       	cpc	r1, r23
 8ca:	e8 07       	cpc	r30, r24
 8cc:	f9 07       	cpc	r31, r25
 8ce:	c0 f0       	brcs	.+48     	; 0x900 <__stack+0x1>
 8d0:	12 16       	cp	r1, r18
 8d2:	13 06       	cpc	r1, r19
 8d4:	e4 07       	cpc	r30, r20
 8d6:	f5 07       	cpc	r31, r21
 8d8:	98 f0       	brcs	.+38     	; 0x900 <__stack+0x1>
 8da:	62 1b       	sub	r22, r18
 8dc:	73 0b       	sbc	r23, r19
 8de:	84 0b       	sbc	r24, r20
 8e0:	95 0b       	sbc	r25, r21
 8e2:	39 f4       	brne	.+14     	; 0x8f2 <__fp_cmp+0x38>
 8e4:	0a 26       	eor	r0, r26
 8e6:	61 f0       	breq	.+24     	; 0x900 <__stack+0x1>
 8e8:	23 2b       	or	r18, r19
 8ea:	24 2b       	or	r18, r20
 8ec:	25 2b       	or	r18, r21
 8ee:	21 f4       	brne	.+8      	; 0x8f8 <__fp_cmp+0x3e>
 8f0:	08 95       	ret
 8f2:	0a 26       	eor	r0, r26
 8f4:	09 f4       	brne	.+2      	; 0x8f8 <__fp_cmp+0x3e>
 8f6:	a1 40       	sbci	r26, 0x01	; 1
 8f8:	a6 95       	lsr	r26
 8fa:	8f ef       	ldi	r24, 0xFF	; 255
 8fc:	81 1d       	adc	r24, r1
 8fe:	81 1d       	adc	r24, r1
 900:	08 95       	ret

00000902 <_exit>:
 902:	f8 94       	cli

00000904 <__stop_program>:
 904:	ff cf       	rjmp	.-2      	; 0x904 <__stop_program>
