

================================================================
== Vivado HLS Report for 'max'
================================================================
* Date:           Thu Apr  8 05:49:59 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Multiplexor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.342 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.34>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%din_7_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_7_read)" [Multiplexor/max.cpp:3]   --->   Operation 3 'read' 'din_7_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%din_6_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_6_read)" [Multiplexor/max.cpp:3]   --->   Operation 4 'read' 'din_6_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%din_5_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_5_read)" [Multiplexor/max.cpp:3]   --->   Operation 5 'read' 'din_5_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%din_4_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_4_read)" [Multiplexor/max.cpp:3]   --->   Operation 6 'read' 'din_4_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%din_3_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_3_read)" [Multiplexor/max.cpp:3]   --->   Operation 7 'read' 'din_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%din_2_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_2_read)" [Multiplexor/max.cpp:3]   --->   Operation 8 'read' 'din_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%din_1_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_1_read)" [Multiplexor/max.cpp:3]   --->   Operation 9 'read' 'din_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%din_0_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_0_read)" [Multiplexor/max.cpp:3]   --->   Operation 10 'read' 'din_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.47ns)   --->   "%icmp_ln8 = icmp sgt i32 %din_0_read_2, %din_1_read_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 11 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.69ns)   --->   "%m0 = select i1 %icmp_ln8, i32 %din_0_read_2, i32 %din_1_read_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 12 'select' 'm0' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.47ns)   --->   "%icmp_ln8_1 = icmp sgt i32 %din_2_read_2, %din_3_read_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 13 'icmp' 'icmp_ln8_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.69ns)   --->   "%m1 = select i1 %icmp_ln8_1, i32 %din_2_read_2, i32 %din_3_read_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 14 'select' 'm1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.47ns)   --->   "%icmp_ln8_2 = icmp sgt i32 %m0, %m1" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 15 'icmp' 'icmp_ln8_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.69ns)   --->   "%m0_1 = select i1 %icmp_ln8_2, i32 %m0, i32 %m1" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 16 'select' 'm0_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.47ns)   --->   "%icmp_ln8_3 = icmp sgt i32 %din_4_read_2, %din_5_read_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 17 'icmp' 'icmp_ln8_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.69ns)   --->   "%m0_2 = select i1 %icmp_ln8_3, i32 %din_4_read_2, i32 %din_5_read_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 18 'select' 'm0_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.47ns)   --->   "%icmp_ln8_4 = icmp sgt i32 %din_6_read_2, %din_7_read_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 19 'icmp' 'icmp_ln8_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.69ns)   --->   "%m1_1 = select i1 %icmp_ln8_4, i32 %din_6_read_2, i32 %din_7_read_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 20 'select' 'm1_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.47ns)   --->   "%icmp_ln8_5 = icmp sgt i32 %m0_2, %m1_1" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 21 'icmp' 'icmp_ln8_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.69ns)   --->   "%m1_2 = select i1 %icmp_ln8_5, i32 %m0_2, i32 %m1_1" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 22 'select' 'm1_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.17>
ST_2 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln8_6 = icmp sgt i32 %m0_1, %m1_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 23 'icmp' 'icmp_ln8_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.69ns)   --->   "%select_ln8 = select i1 %icmp_ln8_6, i32 %m0_1, i32 %m1_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 24 'select' 'select_ln8' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret i32 %select_ln8" [Multiplexor/max.cpp:7]   --->   Operation 25 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
din_7_read_2 (read  ) [ 000]
din_6_read_2 (read  ) [ 000]
din_5_read_2 (read  ) [ 000]
din_4_read_2 (read  ) [ 000]
din_3_read_2 (read  ) [ 000]
din_2_read_2 (read  ) [ 000]
din_1_read_2 (read  ) [ 000]
din_0_read_2 (read  ) [ 000]
icmp_ln8     (icmp  ) [ 000]
m0           (select) [ 000]
icmp_ln8_1   (icmp  ) [ 000]
m1           (select) [ 000]
icmp_ln8_2   (icmp  ) [ 000]
m0_1         (select) [ 001]
icmp_ln8_3   (icmp  ) [ 000]
m0_2         (select) [ 000]
icmp_ln8_4   (icmp  ) [ 000]
m1_1         (select) [ 000]
icmp_ln8_5   (icmp  ) [ 000]
m1_2         (select) [ 001]
icmp_ln8_6   (icmp  ) [ 000]
select_ln8   (select) [ 000]
ret_ln7      (ret   ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="din_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="din_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="din_4_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_4_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="din_5_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_5_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="din_6_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_6_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="din_7_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_7_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="din_7_read_2_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="32" slack="0"/>
<pin id="21" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_7_read_2/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="din_6_read_2_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_6_read_2/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="din_5_read_2_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_5_read_2/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="din_4_read_2_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_4_read_2/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="din_3_read_2_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_3_read_2/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="din_2_read_2_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_2_read_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="din_1_read_2_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_1_read_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="din_0_read_2_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_0_read_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="icmp_ln8_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="m0_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln8_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="m1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln8_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="m0_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m0_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln8_3_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8_3/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="m0_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m0_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln8_4_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8_4/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="m1_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln8_5_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8_5/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="m1_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln8_6_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="0" index="1" bw="32" slack="1"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8_6/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln8_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="0" index="2" bw="32" slack="1"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="m0_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m0_1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="m1_2_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m1_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="16" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="14" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="16" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="12" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="16" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="10" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="16" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="60" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="54" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="66" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="60" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="54" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="48" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="42" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="80" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="48" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="42" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="72" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="86" pin="3"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="94" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="72" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="86" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="36" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="30" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="36" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="30" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="24" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="18" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="24" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="18" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="114" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="128" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="114" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="128" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="159"><net_src comp="150" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="100" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="169"><net_src comp="142" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="154" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: max : din_0_read | {1 }
	Port: max : din_1_read | {1 }
	Port: max : din_2_read | {1 }
	Port: max : din_3_read | {1 }
	Port: max : din_4_read | {1 }
	Port: max : din_5_read | {1 }
	Port: max : din_6_read | {1 }
	Port: max : din_7_read | {1 }
  - Chain level:
	State 1
		m0 : 1
		m1 : 1
		icmp_ln8_2 : 2
		m0_1 : 3
		m0_2 : 1
		m1_1 : 1
		icmp_ln8_5 : 2
		m1_2 : 3
	State 2
		select_ln8 : 1
		ret_ln7 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |         m0_fu_72        |    0    |    32   |
|          |         m1_fu_86        |    0    |    32   |
|          |       m0_1_fu_100       |    0    |    32   |
|  select  |       m0_2_fu_114       |    0    |    32   |
|          |       m1_1_fu_128       |    0    |    32   |
|          |       m1_2_fu_142       |    0    |    32   |
|          |    select_ln8_fu_154    |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |      icmp_ln8_fu_66     |    0    |    18   |
|          |     icmp_ln8_1_fu_80    |    0    |    18   |
|          |     icmp_ln8_2_fu_94    |    0    |    18   |
|   icmp   |    icmp_ln8_3_fu_108    |    0    |    18   |
|          |    icmp_ln8_4_fu_122    |    0    |    18   |
|          |    icmp_ln8_5_fu_136    |    0    |    18   |
|          |    icmp_ln8_6_fu_150    |    0    |    18   |
|----------|-------------------------|---------|---------|
|          | din_7_read_2_read_fu_18 |    0    |    0    |
|          | din_6_read_2_read_fu_24 |    0    |    0    |
|          | din_5_read_2_read_fu_30 |    0    |    0    |
|   read   | din_4_read_2_read_fu_36 |    0    |    0    |
|          | din_3_read_2_read_fu_42 |    0    |    0    |
|          | din_2_read_2_read_fu_48 |    0    |    0    |
|          | din_1_read_2_read_fu_54 |    0    |    0    |
|          | din_0_read_2_read_fu_60 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   350   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|m0_1_reg_160|   32   |
|m1_2_reg_166|   32   |
+------------+--------+
|    Total   |   64   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   350  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   64   |    -   |
+-----------+--------+--------+
|   Total   |   64   |   350  |
+-----------+--------+--------+
