I 000042 55 2401          1460156317816 a
(_unit VHDL (timer 0 5 (a 0 17 ))
	(_version vb4)
	(_time 1460156317817 2016.04.08 18:58:37)
	(_source (\./../src/timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dbde8a89808cdbcdddd9c9808eddd2dd8fdddedcd9)
	(_entity
		(_time 1460156317800)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal cm ~UNSIGNED{6~downto~0}~13 0 18 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal cs ~UNSIGNED{6~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((tm)(cm)))(_target(5))(_sensitivity(7)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((ts)(cs)))(_target(6))(_sensitivity(8)))))
			(line__24(_architecture 2 0 24 (_process (_target(7)(8))(_sensitivity(0)(1)(2)(3)(4)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 131586 )
		(50528771 131842 )
		(33686018 131586 )
		(50529026 197378 )
	)
	(_model . a 3 -1
	)
)
I 000042 55 2952          1460156329556 a
(_unit VHDL (timekeeper 0 5 (a 0 19 ))
	(_version vb4)
	(_time 1460156329557 2016.04.08 18:58:49)
	(_source (\./../src/timekeeper.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c1c39694c996c1d7c0c5839b95c7c4c6c1c7c4c6c3)
	(_entity
		(_time 1460156329554)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal pulse_h ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal th ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~124 0 15 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{6~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal ch ~UNSIGNED{6~downto~0}~13 0 20 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal cm ~UNSIGNED{6~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal cs ~UNSIGNED{6~downto~0}~13 0 22 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_alias((th)(ch)))(_target(6))(_sensitivity(9)))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((tm)(cm)))(_target(7))(_sensitivity(10)))))
			(line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((ts)(cs)))(_target(8))(_sensitivity(11)))))
			(line__28(_architecture 3 0 28 (_process (_target(9)(10)(11))(_sensitivity(0)(1)(2)(3)(4)(5)(9)(10)(11))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 131586 )
		(33686018 131586 )
		(33751554 197379 )
		(33686018 131586 )
		(50529026 197378 )
	)
	(_model . a 4 -1
	)
)
I 000042 55 1131          1460156340807 a
(_unit VHDL (pulsegen 0 4 (a 0 12 ))
	(_version vb4)
	(_time 1460156340808 2016.04.08 18:59:00)
	(_source (\./../src/pulsegen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3bcbbe6b5e4b4a4b2e1a6e9e5b5b6b5e6b4b3b4b6)
	(_entity
		(_time 1460156340805)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal btn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal pulse ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ((i 2))))))
		(_type (_internal state_t 0 13 (_enum1 s0 s1 (_to (i 0)(i 1)))))
		(_variable (_internal state state_t 0 20 (_process 0 ((i 0)))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . a 1 -1
	)
)
I 000042 55 2415          1460156353530 a
(_unit VHDL (oventimetimerfsm 0 4 (a 0 22 ))
	(_version vb4)
	(_time 1460156353531 2016.04.08 18:59:13)
	(_source (\./../src/oventimetimerfsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6236656366353374306776383a643664676566646b)
	(_entity
		(_time 1460156353528)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal pulse_settime ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal pulse_settimer ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal pulse_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cur_timer_m ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cur_timer_s ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_entity (_in ))))
		(_port (_internal set_timer ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal set_time ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal reset_timer ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal reset_time ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal buzz ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal oven ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal state_t 0 23 (_enum1 s_init s_settime s_settimer s_oven s_buzz (_to (i 0)(i 4)))))
		(_variable (_internal cur_state state_t 0 34 (_process 0 ((i 0)))))
		(_process
			(line__32(_architecture 0 0 32 (_process (_simple)(_target(7)(8)(9)(10)(11)(12))(_sensitivity(1))(_read(0)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . a 1 -1
	)
)
V 000042 55 1126          1460156358594 a
(_unit VHDL (asciizero2space 0 6 (a 0 13 ))
	(_version vb4)
	(_time 1460156358595 2016.04.08 18:59:18)
	(_source (\./../src/asciizero2space.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 287d7c2d237f7f3e217a3173282e2d2f2a2e7e2b2a)
	(_entity
		(_time 1460156358592)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ai ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50528770 33686018 )
		(33751554 33686018 )
	)
	(_model . a 1 -1
	)
)
V 000042 55 1316          1460156360204 a
(_unit VHDL (bcd2ascii 0 7 (a 0 14 ))
	(_version vb4)
	(_time 1460156360205 2016.04.08 18:59:20)
	(_source (\./../src/bcd2ascii.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 722074737325226170216329207471747b747b7470)
	(_entity
		(_time 1460156360202)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ascii ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50528770 33686018 )
	)
	(_model . a 1 -1
	)
)
V 000042 55 1889          1460156362923 a
(_unit VHDL (bin2bcd2d 0 7 (a 0 15 ))
	(_version vb4)
	(_time 1460156362924 2016.04.08 18:59:22)
	(_source (\./../src/bin2bcd2d.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 11434516194610021146034b431715121317151713)
	(_entity
		(_time 1460156362921)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal bin ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal bcd10 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal bcd1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 11 (_entity (_out ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
		(_type (_internal ~UNSIGNED{14~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_variable (_internal scratch ~UNSIGNED{14~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686274 )
	)
	(_model . a 1 -1
	)
)
V 000042 55 1582          1460156364961 a
(_unit VHDL (buzzer 0 6 (a 0 14 ))
	(_version vb4)
	(_time 1460156364962 2016.04.08 18:59:24)
	(_source (\./../src/buzzer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0f5c0a085c590a185c081a545c090d080a085e085e)
	(_entity
		(_time 1460156364946)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal buzz ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal o ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_architecture (_uni (_string \"0011"\)))))
		(_variable (_internal cnt ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(2)(3)(3(0))(3(d_3_1)))(_sensitivity(0))(_read(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50528770 )
	)
	(_model . a 1 -1
	)
)
V 000042 55 1064          1460156366745 a
(_unit VHDL (clk1hz 0 6 (a 0 13 ))
	(_version vb4)
	(_time 1460156366746 2016.04.08 18:59:26)
	(_source (\./../src/clk1hz.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0556530353520316050a1d5e050306035603570604)
	(_entity
		(_time 1460156366743)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ((i 2))))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 16 (_process 0 ((i 0)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . a 1 -1
	)
)
V 000042 55 866           1460156368698 a
(_unit VHDL (colongen 0 6 (a 0 12 ))
	(_version vb4)
	(_time 1460156368699 2016.04.08 18:59:28)
	(_source (\./../src/colongen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6f6a0f1f6f1a1b0f0f3e3fcf0a0a3a0f3a0a5a0f0)
	(_entity
		(_time 1460156368696)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal colon ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50528770 33751555 )
	)
	(_model . a 1 -1
	)
)
V 000042 55 1631          1460156370699 a
(_unit VHDL (deb 0 6 (a 0 14 ))
	(_version vb4)
	(_time 1460156370700 2016.04.08 18:59:30)
	(_source (\./../src/deb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76262677752120607022632c257072707370747072)
	(_entity
		(_time 1460156370697)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal pb ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal pb_deb ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_signal (_internal clk_deb ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal pb_sampled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~999999~13 0 19 (_scalar (_to (i 0)(i 999999)))))
		(_variable (_internal count_per ~INTEGER~range~0~to~999999~13 0 19 (_process 0 ((i 0)))))
		(_process
			(div_deb(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1)))))
			(debounce_pb(_architecture 1 0 35 (_process (_target(3)(5))(_sensitivity(0)(4)(2)(5))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . a 2 -1
	)
)
V 000045 55 6532          1460156372994 arch
(_unit VHDL (hd44780_simple 0 38 (arch 0 58 ))
	(_version vb4)
	(_time 1460156372995 2016.04.08 18:59:32)
	(_source (\./../src/hd44780_simple.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6f69616f3d3d3f7c6b6d696b77303e6a39686c6966693b)
	(_entity
		(_time 1460156372978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal CLK_FREQ ~extSTD.STANDARD.POSITIVE 0 40 \100000000\ (_entity ((i 100000000)))))
		(_type (_internal ~INTEGER~range~0~to~63~12 0 41 (_scalar (_to (i 0)(i 63)))))
		(_generic (_internal CHARS_PER_LINE ~INTEGER~range~0~to~63~12 0 41 \16\ (_entity ((i 16)))))
		(_type (_internal ~INTEGER~range~0~to~127~12 0 42 (_scalar (_to (i 0)(i 127)))))
		(_generic (_internal LINE1_ADDR_OFFSET ~INTEGER~range~0~to~127~12 0 42 \0\ (_entity ((i 0)))))
		(_type (_internal ~INTEGER~range~0~to~127~121 0 43 (_scalar (_to (i 0)(i 127)))))
		(_generic (_internal LINE2_ADDR_OFFSET ~INTEGER~range~0~to~127~121 0 43 \40\ (_entity ((i 40)))))
		(_type (_internal ~STD_LOGIC_VECTOR{{CHARS_PER_LINE*8}-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal chars_line1 ~STD_LOGIC_VECTOR{{CHARS_PER_LINE*8}-1~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{{CHARS_PER_LINE*8}-1~downto~0}~123 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal chars_line2 ~STD_LOGIC_VECTOR{{CHARS_PER_LINE*8}-1~downto~0}~123 0 47 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hd44780_db ~STD_LOGIC_VECTOR{7~downto~0}~12 0 51 (_entity (_out ((_others(i 2)))))))
		(_port (_internal hd44780_rw ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ((i 2))))))
		(_port (_internal hd44780_rs ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ((i 2))))))
		(_port (_internal hd44780_en ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ((i 2))))))
		(_type (_internal state 0 60 (_enum1 s_reset s_wait s_en_and_wait s_init_pre_fs0 s_init_pre_fs1 s_init_pre_fs2 s_init_fs s_init_disp s_init_dc s_init_ems s_disp_on s_set_ddram_addr s_wr (_to (i 0)(i 12)))))
		(_constant (_internal CLK_US_MAX ~extSTD.STANDARD.POSITIVE 0 77 (_architecture (_code 6))))
		(_constant (_internal TIMER_US_WIDTH ~extSTD.STANDARD.POSITIVE 0 78 (_architecture ((i 16)))))
		(_constant (_internal EN_CLOCKS ~extSTD.STANDARD.POSITIVE 0 79 (_architecture ((i 30)))))
		(_constant (_internal DEF_WAIT_TIME ~extSTD.STANDARD.POSITIVE 0 80 (_architecture ((i 53)))))
		(_signal (_internal clk_us ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_signal (_internal state2timer_go ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ((i 2))))))
		(_signal (_internal timer2state_done ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~{2**TIMER_US_WIDTH}-1~13 0 86 (_scalar (_to (i 0)(i 65535)))))
		(_signal (_internal timer_us_value ~INTEGER~range~0~to~{2**TIMER_US_WIDTH}-1~13 0 86 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~CLK_US_MAX-1~13 0 93 (_scalar (_to (i 0)(c 7)))))
		(_variable (_internal count ~INTEGER~range~0~to~CLK_US_MAX-1~13 0 93 (_process 1 ((i 0)))))
		(_type (_internal ~INTEGER~range~0~to~{2**TIMER_US_WIDTH}-1~131 0 111 (_scalar (_to (i 0)(i 65535)))))
		(_variable (_internal valuez ~INTEGER~range~0~to~{2**TIMER_US_WIDTH}-1~131 0 111 (_process 2 ((i 0)))))
		(_variable (_internal running ~extSTD.STANDARD.BOOLEAN 0 112 (_process 2 ((i 0)))))
		(_variable (_internal cur_state state 0 136 (_process 3 ((i 0)))))
		(_variable (_internal next_state state 0 137 (_process 3 )))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 138 (_scalar (_to (i 0)(i 3)))))
		(_variable (_internal timer_called_cnt ~INTEGER~range~0~to~3~13 0 138 (_process 3 ((i 0)))))
		(_variable (_internal en_started ~extSTD.STANDARD.BOOLEAN 0 139 (_process 3 ((i 0)))))
		(_type (_internal ~INTEGER~range~0~to~EN_CLOCKS~13 0 140 (_scalar (_to (i 0)(i 30)))))
		(_variable (_internal en_count ~INTEGER~range~0~to~EN_CLOCKS~13 0 140 (_process 3 ((i 30)))))
		(_type (_internal ~INTEGER~range~0~to~CHARS_PER_LINE~13 0 141 (_scalar (_to (i 0)(c 8)))))
		(_variable (_internal cur_ddram_addr ~INTEGER~range~0~to~CHARS_PER_LINE~13 0 141 (_process 3 ((i 0)))))
		(_type (_internal ~INTEGER~range~0~to~1~13 0 142 (_scalar (_to (i 0)(i 1)))))
		(_variable (_internal cur_line ~INTEGER~range~0~to~1~13 0 142 (_process 3 ((i 0)))))
		(_type (_internal ~INTEGER~range~0~to~255~13 0 143 (_scalar (_to (i 0)(i 255)))))
		(_variable (_internal addr ~INTEGER~range~0~to~255~13 0 143 (_process 3 )))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal char ~STD_LOGIC_VECTOR{7~downto~0}~13 0 144 (_process 3 )))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_alias((hd44780_rw)(_string \"0"\)))(_target(5)))))
			(clk_us_gen(_architecture 1 0 92 (_process (_simple)(_target(8))(_sensitivity(2)(3)))))
			(timer_us(_architecture 2 0 110 (_process (_simple)(_target(10))(_sensitivity(2)(3)(8))(_read(9)(11)))))
			(sm(_architecture 3 0 135 (_process (_simple)(_target(4)(6)(7)(9)(11))(_sensitivity(2)(3))(_read(0)(1)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 )
		(50528770 33686018 )
		(50528770 33686019 )
		(33686018 33686019 )
		(33686018 50463234 )
		(33686018 33751810 )
		(33686018 33686275 )
		(3 )
	)
	(_model . arch 9 -1
	)
)
V 000045 55 8860          1460156375075 arch
(_unit VHDL (hd44780_8chars_2lines 0 24 (arch 0 53 ))
	(_version vb4)
	(_time 1460156375076 2016.04.08 18:59:35)
	(_source (\./../src/hd44780_8chars_2lines.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8d8bd083dddfdd9e8c8e9ad2d48e8d88db8e858b8e)
	(_entity
		(_time 1460156375073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(hd44780_simple
			(_object
				(_generic (_internal CLK_FREQ ~extSTD.STANDARD.POSITIVE 0 57 (_entity -1 )))
				(_generic (_internal CHARS_PER_LINE ~INTEGER~range~0~to~63~13 0 58 (_entity -1 )))
				(_generic (_internal LINE1_ADDR_OFFSET ~INTEGER~range~0~to~127~13 0 59 (_entity -1 )))
				(_generic (_internal LINE2_ADDR_OFFSET ~INTEGER~range~0~to~127~131 0 60 (_entity -1 )))
				(_type (_internal ~STD_LOGIC_VECTOR{{CHARS_PER_LINE*8}-1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal chars_line1 ~STD_LOGIC_VECTOR{{CHARS_PER_LINE*8}-1~downto~0}~13 0 63 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{{CHARS_PER_LINE*8}-1~downto~0}~133 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal chars_line2 ~STD_LOGIC_VECTOR{{CHARS_PER_LINE*8}-1~downto~0}~133 0 64 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal hd44780_db ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_entity (_out ))))
				(_port (_internal hd44780_rw ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal hd44780_rs ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal hd44780_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation my_hd44780_simple 0 83 (_component hd44780_simple )
		(_generic
			((CLK_FREQ)((i 100000000)))
			((CHARS_PER_LINE)((i 8)))
			((LINE1_ADDR_OFFSET)((i 4)))
			((LINE2_ADDR_OFFSET)((i 44)))
		)
		(_port
			((chars_line1)(ch_line1))
			((chars_line2)(ch_line2))
			((clk)(clk))
			((reset)(reset))
			((hd44780_db)(hd44780_db))
			((hd44780_rw)(hd44780_rw))
			((hd44780_rs)(hd44780_rs))
			((hd44780_en)(hd44780_en))
		)
		(_use (_entity . hd44780_simple)
			(_generic
				((CLK_FREQ)((i 100000000)))
				((CHARS_PER_LINE)((i 8)))
				((LINE1_ADDR_OFFSET)((i 4)))
				((LINE2_ADDR_OFFSET)((i 44)))
			)
			(_port
				((chars_line1)(chars_line1))
				((chars_line2)(chars_line2))
				((clk)(clk))
				((reset)(reset))
				((hd44780_db)(hd44780_db))
				((hd44780_rw)(hd44780_rw))
				((hd44780_rs)(hd44780_rs))
				((hd44780_en)(hd44780_en))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ch_line1_0 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ch_line1_1 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ch_line1_2 ~STD_LOGIC_VECTOR{7~downto~0}~124 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ch_line1_3 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ch_line1_4 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ch_line1_5 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ch_line1_6 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ch_line1_7 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ch_line2_0 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ch_line2_1 ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1220 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ch_line2_2 ~STD_LOGIC_VECTOR{7~downto~0}~1220 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ch_line2_3 ~STD_LOGIC_VECTOR{7~downto~0}~1222 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1224 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ch_line2_4 ~STD_LOGIC_VECTOR{7~downto~0}~1224 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1226 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ch_line2_5 ~STD_LOGIC_VECTOR{7~downto~0}~1226 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1228 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ch_line2_6 ~STD_LOGIC_VECTOR{7~downto~0}~1228 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1230 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ch_line2_7 ~STD_LOGIC_VECTOR{7~downto~0}~1230 0 41 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1232 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hd44780_db ~STD_LOGIC_VECTOR{7~downto~0}~1232 0 46 (_entity (_out ((_others(i 2)))))))
		(_port (_internal hd44780_rw ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ((i 2))))))
		(_port (_internal hd44780_rs ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ((i 2))))))
		(_port (_internal hd44780_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~63~13 0 58 (_scalar (_to (i 0)(i 63)))))
		(_type (_internal ~INTEGER~range~0~to~127~13 0 59 (_scalar (_to (i 0)(i 127)))))
		(_type (_internal ~INTEGER~range~0~to~127~131 0 60 (_scalar (_to (i 0)(i 127)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{{8*8}-1~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal ch_line1 ~STD_LOGIC_VECTOR{{8*8}-1~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{{8*8}-1~downto~0}~135 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal ch_line2 ~STD_LOGIC_VECTOR{{8*8}-1~downto~0}~135 0 77 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_alias((ch_line1)(ch_line1_7)(ch_line1_6)(ch_line1_5)(ch_line1_4)(ch_line1_3)(ch_line1_2)(ch_line1_1)(ch_line1_0)))(_target(22))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_alias((ch_line2)(ch_line2_7)(ch_line2_6)(ch_line2_5)(ch_line2_4)(ch_line2_3)(ch_line2_2)(ch_line2_1)(ch_line2_0)))(_target(23))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . arch 4 -1
	)
)
V 000042 55 866           1460156377044 a
(_unit VHDL (spacegen 0 6 (a 0 12 ))
	(_version vb4)
	(_time 1460156377045 2016.04.08 18:59:37)
	(_source (\./../src/spacegen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e383b3a6b696b283d6b2b6468383b386b393d393e)
	(_entity
		(_time 1460156377042)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal space ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33751554 33686018 )
	)
	(_model . a 1 -1
	)
)
I 000044 55 28978         1460156388389 top
(_unit VHDL (top 0 28 (top 0 48 ))
	(_version vb4)
	(_time 1460156388390 2016.04.08 18:59:48)
	(_source (\./../compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8d8e8b838fdbd99a898a8e829dd6d88bdb8a8d8a898bdb)
	(_entity
		(_time 1460156388264)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clk1hz
			(_object
				(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
				(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ((i 2))))))
			)
		)
		(bcd2ascii
			(_object
				(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ascii ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(asciizero2space
			(_object
				(_port (_internal ai ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_entity (_in ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55 (_entity (_out ))))
			)
		)
		(bin2bcd2d
			(_object
				(_port (_internal bin ~STD_LOGIC_VECTOR{6~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal bcd1 ~STD_LOGIC_VECTOR{3~downto~0}~136 0 67 (_entity (_out ))))
				(_port (_internal bcd10 ~STD_LOGIC_VECTOR{3~downto~0}~138 0 68 (_entity (_out ))))
			)
		)
		(pulsegen
			(_object
				(_port (_internal btn ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_in ))))
				(_port (_internal pulse ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ((i 2))))))
			)
		)
		(deb
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal pb ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal pb_deb ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
			)
		)
		(timekeeper
			(_object
				(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal pulse_h ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_in ))))
				(_port (_internal th ~STD_LOGIC_VECTOR{6~downto~0}~1354 0 160 (_entity (_out ))))
				(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~1356 0 161 (_entity (_out ))))
				(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~1358 0 162 (_entity (_out ))))
			)
		)
		(hd44780_8chars_2lines
			(_object
				(_port (_internal ch_line1_0 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 99 (_entity (_in ))))
				(_port (_internal ch_line1_1 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 100 (_entity (_in ))))
				(_port (_internal ch_line1_2 ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 101 (_entity (_in ))))
				(_port (_internal ch_line1_3 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102 (_entity (_in ))))
				(_port (_internal ch_line1_4 ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 103 (_entity (_in ))))
				(_port (_internal ch_line1_5 ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 104 (_entity (_in ))))
				(_port (_internal ch_line1_6 ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 105 (_entity (_in ))))
				(_port (_internal ch_line1_7 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 106 (_entity (_in ))))
				(_port (_internal ch_line2_0 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 107 (_entity (_in ))))
				(_port (_internal ch_line2_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 108 (_entity (_in ))))
				(_port (_internal ch_line2_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 109 (_entity (_in ))))
				(_port (_internal ch_line2_3 ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 110 (_entity (_in ))))
				(_port (_internal ch_line2_4 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 111 (_entity (_in ))))
				(_port (_internal ch_line2_5 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal ch_line2_6 ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal ch_line2_7 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 114 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ))))
				(_port (_internal hd44780_db ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 117 (_entity (_out ((_others(i 2)))))))
				(_port (_internal hd44780_en ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ((i 2))))))
				(_port (_internal hd44780_rs ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ((i 2))))))
				(_port (_internal hd44780_rw ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ((i 2))))))
			)
		)
		(spacegen
			(_object
				(_port (_internal space ~STD_LOGIC_VECTOR{7~downto~0}~1352 0 149 (_entity (_out ))))
			)
		)
		(buzzer
			(_object
				(_port (_internal buzz ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75 (_entity (_out ((_others(i 2)))))))
			)
		)
		(timer
			(_object
				(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 167 (_entity (_in ))))
				(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_in ))))
				(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~1360 0 172 (_entity (_out ))))
				(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~1362 0 173 (_entity (_out ))))
			)
		)
		(oventimetimerfsm
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_in ))))
				(_port (_internal cur_timer_m ~STD_LOGIC_VECTOR{6~downto~0}~1348 0 126 (_entity (_in ))))
				(_port (_internal cur_timer_s ~STD_LOGIC_VECTOR{6~downto~0}~1350 0 127 (_entity (_in ))))
				(_port (_internal pulse_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal pulse_settime ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal pulse_settimer ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal buzz ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal oven ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal reset_time ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal reset_timer ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal set_time ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal set_timer ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
			)
		)
		(colongen
			(_object
				(_port (_internal colon ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 230 (_component clk1hz )
		(_port
			((clk_100mhz)(clk))
			((clk_1hz)(clk_1hz))
		)
		(_use (_entity . clk1hz)
		)
	)
	(_instantiation U10 0 236 (_component bcd2ascii )
		(_port
			((bcd)(BUS279))
			((ascii)(BUS2456))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U11 0 242 (_component bcd2ascii )
		(_port
			((bcd)(BUS269))
			((ascii)(BUS2460))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U12 0 248 (_component bcd2ascii )
		(_port
			((bcd)(BUS260))
			((ascii)(BUS2468))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U13 0 254 (_component asciizero2space )
		(_port
			((ai)(BUS320))
			((ao)(BUS2432))
		)
		(_use (_entity . asciizero2space)
		)
	)
	(_instantiation U14 0 260 (_component bin2bcd2d )
		(_port
			((bin)(timer_m))
			((bcd1)(BUS1985))
			((bcd10)(BUS1989))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U15 0 267 (_component pulsegen )
		(_port
			((btn)(NET898))
			((clk)(clk))
			((pulse)(pulse_hour))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U16 0 274 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_hour))
			((rst)(rst))
			((pb_deb)(NET898))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U17 0 282 (_component pulsegen )
		(_port
			((btn)(NET972))
			((clk)(clk))
			((pulse)(pulse_min))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U18 0 289 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_min))
			((rst)(rst))
			((pb_deb)(NET972))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U19 0 297 (_component pulsegen )
		(_port
			((btn)(NET1397))
			((clk)(clk))
			((pulse)(pulse_settime))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U2 0 304 (_component timekeeper )
		(_port
			((clk_100mhz)(clk))
			((clk_1hz)(clk_1hz))
			((pulse_h)(pulse_hour))
			((pulse_m)(pulse_min))
			((rst)(fsm_resettime))
			((set)(fsm_settime))
			((th)(time_h))
			((tm)(time_m))
			((ts)(time_s))
		)
		(_use (_entity . timekeeper)
			(_port
				((clk_100mhz)(clk_100mhz))
				((clk_1hz)(clk_1hz))
				((rst)(rst))
				((pulse_h)(pulse_h))
				((pulse_m)(pulse_m))
				((set)(set))
				((th)(th))
				((tm)(tm))
				((ts)(ts))
			)
		)
	)
	(_instantiation U20 0 317 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_settime))
			((rst)(rst))
			((pb_deb)(NET1397))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U21 0 325 (_component pulsegen )
		(_port
			((btn)(NET1460))
			((clk)(clk))
			((pulse)(pulse_settimer))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U22 0 332 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_settimer))
			((rst)(rst))
			((pb_deb)(NET1460))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U23 0 340 (_component pulsegen )
		(_port
			((btn)(NET1565))
			((clk)(clk))
			((pulse)(pulse_canceltimer))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U24 0 347 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_canceltimer))
			((rst)(rst))
			((pb_deb)(NET1565))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U25 0 355 (_component bcd2ascii )
		(_port
			((bcd)(BUS1989))
			((ascii)(BUS5450))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U26 0 361 (_component bcd2ascii )
		(_port
			((bcd)(BUS1985))
			((ascii)(BUS2559))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U27 0 367 (_component bin2bcd2d )
		(_port
			((bin)(timer_s))
			((bcd1)(BUS2042))
			((bcd10)(BUS2046))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U28 0 374 (_component bcd2ascii )
		(_port
			((bcd)(BUS2046))
			((ascii)(BUS2551))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U29 0 380 (_component bcd2ascii )
		(_port
			((bcd)(BUS2042))
			((ascii)(BUS2543))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U3 0 386 (_component bin2bcd2d )
		(_port
			((bin)(time_h))
			((bcd1)(BUS297))
			((bcd10)(BUS306))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U30 0 393 (_component hd44780_8chars_2lines )
		(_port
			((ch_line1_0)(BUS2432))
			((ch_line1_1)(BUS2440))
			((ch_line1_2)(ascii_colon))
			((ch_line1_3)(BUS2448))
			((ch_line1_4)(BUS2456))
			((ch_line1_5)(ascii_colon))
			((ch_line1_6)(BUS2460))
			((ch_line1_7)(BUS2468))
			((ch_line2_0)(ascii_space))
			((ch_line2_1)(ascii_space))
			((ch_line2_2)(ascii_space))
			((ch_line2_3)(BUS5453))
			((ch_line2_4)(BUS2559))
			((ch_line2_5)(ascii_colon))
			((ch_line2_6)(BUS2551))
			((ch_line2_7)(BUS2543))
			((clk)(clk))
			((reset)(rst))
			((hd44780_db)(hd44780_db))
			((hd44780_en)(hd44780_en))
			((hd44780_rs)(hd44780_rs))
			((hd44780_rw)(hd44780_rw))
		)
		(_use (_entity . hd44780_8chars_2lines)
			(_port
				((ch_line1_0)(ch_line1_0))
				((ch_line1_1)(ch_line1_1))
				((ch_line1_2)(ch_line1_2))
				((ch_line1_3)(ch_line1_3))
				((ch_line1_4)(ch_line1_4))
				((ch_line1_5)(ch_line1_5))
				((ch_line1_6)(ch_line1_6))
				((ch_line1_7)(ch_line1_7))
				((ch_line2_0)(ch_line2_0))
				((ch_line2_1)(ch_line2_1))
				((ch_line2_2)(ch_line2_2))
				((ch_line2_3)(ch_line2_3))
				((ch_line2_4)(ch_line2_4))
				((ch_line2_5)(ch_line2_5))
				((ch_line2_6)(ch_line2_6))
				((ch_line2_7)(ch_line2_7))
				((clk)(clk))
				((reset)(reset))
				((hd44780_db)(hd44780_db))
				((hd44780_rw)(hd44780_rw))
				((hd44780_rs)(hd44780_rs))
				((hd44780_en)(hd44780_en))
			)
		)
	)
	(_instantiation U31 0 419 (_component spacegen )
		(_port
			((space)(ascii_space))
		)
		(_use (_entity . spacegen)
		)
	)
	(_instantiation U34 0 428 (_component buzzer )
		(_port
			((buzz)(fsm_buzz))
			((clk)(clk))
			((leds)(buzzerleds))
		)
		(_use (_entity . buzzer)
			(_port
				((clk)(clk))
				((buzz)(buzz))
				((leds)(leds))
			)
		)
	)
	(_instantiation U36 0 437 (_component timer )
		(_port
			((clk_100mhz)(clk))
			((clk_1hz)(clk_1hz))
			((pulse_m)(pulse_min))
			((rst)(fsm_resettimer))
			((set)(fsm_settimer))
			((tm)(timer_m))
			((ts)(timer_s))
		)
		(_use (_entity . timer)
			(_port
				((clk_100mhz)(clk_100mhz))
				((clk_1hz)(clk_1hz))
				((rst)(rst))
				((pulse_m)(pulse_m))
				((set)(set))
				((tm)(tm))
				((ts)(ts))
			)
		)
	)
	(_instantiation U37 0 448 (_component oventimetimerfsm )
		(_port
			((clk)(clk))
			((cur_timer_m)(timer_m))
			((cur_timer_s)(timer_s))
			((pulse_canceltimer)(pulse_canceltimer))
			((pulse_settime)(pulse_settime))
			((pulse_settimer)(pulse_settimer))
			((rst)(rst))
			((buzz)(fsm_buzz))
			((oven)(fsm_oven))
			((reset_time)(fsm_resettime))
			((reset_timer)(fsm_resettimer))
			((set_time)(fsm_settime))
			((set_timer)(fsm_settimer))
		)
		(_use (_entity . oventimetimerfsm)
			(_port
				((rst)(rst))
				((clk)(clk))
				((pulse_settime)(pulse_settime))
				((pulse_settimer)(pulse_settimer))
				((pulse_canceltimer)(pulse_canceltimer))
				((cur_timer_m)(cur_timer_m))
				((cur_timer_s)(cur_timer_s))
				((set_timer)(set_timer))
				((set_time)(set_time))
				((reset_timer)(reset_timer))
				((reset_time)(reset_time))
				((buzz)(buzz))
				((oven)(oven))
			)
		)
	)
	(_instantiation U38 0 465 (_component asciizero2space )
		(_port
			((ai)(BUS5450))
			((ao)(BUS5453))
		)
		(_use (_entity . asciizero2space)
		)
	)
	(_instantiation U4 0 471 (_component colongen )
		(_port
			((colon)(ascii_colon))
		)
		(_use (_entity . colongen)
		)
	)
	(_instantiation U5 0 476 (_component bin2bcd2d )
		(_port
			((bin)(time_m))
			((bcd1)(BUS279))
			((bcd10)(BUS288))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U6 0 483 (_component bin2bcd2d )
		(_port
			((bin)(time_s))
			((bcd1)(BUS260))
			((bcd10)(BUS269))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U7 0 490 (_component bcd2ascii )
		(_port
			((bcd)(BUS306))
			((ascii)(BUS320))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U8 0 496 (_component bcd2ascii )
		(_port
			((bcd)(BUS297))
			((ascii)(BUS2440))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U9 0 502 (_component bcd2ascii )
		(_port
			((bcd)(BUS288))
			((ascii)(BUS2448))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal pb_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal pb_hour ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal pb_min ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal pb_settime ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal pb_settimer ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal hd44780_en ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal hd44780_rs ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal hd44780_rw ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal ovenout ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal settingtimeout ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal settingtimerout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal buzzerleds ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hd44780_db ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1348 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1350 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1352 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1354 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1356 0 161 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1358 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1360 0 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 179 (_architecture (_uni ))))
		(_signal (_internal fsm_buzz ~extieee.std_logic_1164.STD_LOGIC 0 180 (_architecture (_uni ))))
		(_signal (_internal fsm_oven ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ))))
		(_signal (_internal fsm_resettime ~extieee.std_logic_1164.STD_LOGIC 0 182 (_architecture (_uni ))))
		(_signal (_internal fsm_resettimer ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal fsm_settime ~extieee.std_logic_1164.STD_LOGIC 0 184 (_architecture (_uni ))))
		(_signal (_internal fsm_settimer ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal NET1397 ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal NET1460 ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal NET1565 ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal NET898 ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal NET972 ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal pulse_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ))))
		(_signal (_internal pulse_hour ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_signal (_internal pulse_min ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ))))
		(_signal (_internal pulse_settime ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal pulse_settimer ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ascii_colon ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 196 (_architecture (_uni ))))
		(_signal (_internal ascii_space ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 197 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 198 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS1985 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 198 (_architecture (_uni ))))
		(_signal (_internal BUS1989 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 199 (_architecture (_uni ))))
		(_signal (_internal BUS2042 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 200 (_architecture (_uni ))))
		(_signal (_internal BUS2046 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 201 (_architecture (_uni ))))
		(_signal (_internal BUS2432 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 202 (_architecture (_uni ))))
		(_signal (_internal BUS2440 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 203 (_architecture (_uni ))))
		(_signal (_internal BUS2448 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 204 (_architecture (_uni ))))
		(_signal (_internal BUS2456 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 205 (_architecture (_uni ))))
		(_signal (_internal BUS2460 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 206 (_architecture (_uni ))))
		(_signal (_internal BUS2468 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 207 (_architecture (_uni ))))
		(_signal (_internal BUS2543 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 208 (_architecture (_uni ))))
		(_signal (_internal BUS2551 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 209 (_architecture (_uni ))))
		(_signal (_internal BUS2559 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 210 (_architecture (_uni ))))
		(_signal (_internal BUS260 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 211 (_architecture (_uni ))))
		(_signal (_internal BUS269 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 212 (_architecture (_uni ))))
		(_signal (_internal BUS279 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 213 (_architecture (_uni ))))
		(_signal (_internal BUS288 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 214 (_architecture (_uni ))))
		(_signal (_internal BUS297 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 215 (_architecture (_uni ))))
		(_signal (_internal BUS306 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 216 (_architecture (_uni ))))
		(_signal (_internal BUS320 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 217 (_architecture (_uni ))))
		(_signal (_internal BUS5450 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 218 (_architecture (_uni ))))
		(_signal (_internal BUS5453 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 219 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal timer_m ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 220 (_architecture (_uni ))))
		(_signal (_internal timer_s ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 221 (_architecture (_uni ))))
		(_signal (_internal time_h ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 222 (_architecture (_uni ))))
		(_signal (_internal time_m ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 223 (_architecture (_uni ))))
		(_signal (_internal time_s ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 224 (_architecture (_uni ))))
		(_process
			(line__424(_architecture 0 0 424 (_assignment (_simple)(_alias((settingtimeout)(fsm_settime)))(_simpleassign BUF)(_target(11))(_sensitivity(20)))))
			(line__426(_architecture 1 0 426 (_assignment (_simple)(_alias((settingtimerout)(fsm_settimer)))(_simpleassign BUF)(_target(12))(_sensitivity(21)))))
			(line__435(_architecture 2 0 435 (_assignment (_simple)(_alias((ovenout)(fsm_oven)))(_simpleassign BUF)(_target(10))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 3 -1
	)
)
I 000044 55 28978         1460156410941 top
(_unit VHDL (top 0 28 (top 0 48 ))
	(_version vb4)
	(_time 1460156410942 2016.04.08 19:00:10)
	(_source (\./../compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a0aef5f7f6f6f4b7a4a7a3afb0fbf5a6f6a7a0a7a4a6f6)
	(_entity
		(_time 1460156388263)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clk1hz
			(_object
				(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
				(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ((i 2))))))
			)
		)
		(bcd2ascii
			(_object
				(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ascii ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(asciizero2space
			(_object
				(_port (_internal ai ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_entity (_in ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55 (_entity (_out ))))
			)
		)
		(bin2bcd2d
			(_object
				(_port (_internal bin ~STD_LOGIC_VECTOR{6~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal bcd1 ~STD_LOGIC_VECTOR{3~downto~0}~136 0 67 (_entity (_out ))))
				(_port (_internal bcd10 ~STD_LOGIC_VECTOR{3~downto~0}~138 0 68 (_entity (_out ))))
			)
		)
		(pulsegen
			(_object
				(_port (_internal btn ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_in ))))
				(_port (_internal pulse ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ((i 2))))))
			)
		)
		(deb
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal pb ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal pb_deb ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
			)
		)
		(timekeeper
			(_object
				(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal pulse_h ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_in ))))
				(_port (_internal th ~STD_LOGIC_VECTOR{6~downto~0}~1354 0 160 (_entity (_out ))))
				(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~1356 0 161 (_entity (_out ))))
				(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~1358 0 162 (_entity (_out ))))
			)
		)
		(hd44780_8chars_2lines
			(_object
				(_port (_internal ch_line1_0 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 99 (_entity (_in ))))
				(_port (_internal ch_line1_1 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 100 (_entity (_in ))))
				(_port (_internal ch_line1_2 ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 101 (_entity (_in ))))
				(_port (_internal ch_line1_3 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102 (_entity (_in ))))
				(_port (_internal ch_line1_4 ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 103 (_entity (_in ))))
				(_port (_internal ch_line1_5 ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 104 (_entity (_in ))))
				(_port (_internal ch_line1_6 ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 105 (_entity (_in ))))
				(_port (_internal ch_line1_7 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 106 (_entity (_in ))))
				(_port (_internal ch_line2_0 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 107 (_entity (_in ))))
				(_port (_internal ch_line2_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 108 (_entity (_in ))))
				(_port (_internal ch_line2_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 109 (_entity (_in ))))
				(_port (_internal ch_line2_3 ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 110 (_entity (_in ))))
				(_port (_internal ch_line2_4 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 111 (_entity (_in ))))
				(_port (_internal ch_line2_5 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal ch_line2_6 ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal ch_line2_7 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 114 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ))))
				(_port (_internal hd44780_db ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 117 (_entity (_out ((_others(i 2)))))))
				(_port (_internal hd44780_en ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ((i 2))))))
				(_port (_internal hd44780_rs ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ((i 2))))))
				(_port (_internal hd44780_rw ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ((i 2))))))
			)
		)
		(spacegen
			(_object
				(_port (_internal space ~STD_LOGIC_VECTOR{7~downto~0}~1352 0 149 (_entity (_out ))))
			)
		)
		(buzzer
			(_object
				(_port (_internal buzz ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75 (_entity (_out ((_others(i 2)))))))
			)
		)
		(timer
			(_object
				(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 167 (_entity (_in ))))
				(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_in ))))
				(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~1360 0 172 (_entity (_out ))))
				(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~1362 0 173 (_entity (_out ))))
			)
		)
		(oventimetimerfsm
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_in ))))
				(_port (_internal cur_timer_m ~STD_LOGIC_VECTOR{6~downto~0}~1348 0 126 (_entity (_in ))))
				(_port (_internal cur_timer_s ~STD_LOGIC_VECTOR{6~downto~0}~1350 0 127 (_entity (_in ))))
				(_port (_internal pulse_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal pulse_settime ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal pulse_settimer ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal buzz ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal oven ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal reset_time ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal reset_timer ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal set_time ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal set_timer ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
			)
		)
		(colongen
			(_object
				(_port (_internal colon ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 230 (_component clk1hz )
		(_port
			((clk_100mhz)(clk))
			((clk_1hz)(clk_1hz))
		)
		(_use (_entity . clk1hz)
		)
	)
	(_instantiation U10 0 236 (_component bcd2ascii )
		(_port
			((bcd)(BUS279))
			((ascii)(BUS2456))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U11 0 242 (_component bcd2ascii )
		(_port
			((bcd)(BUS269))
			((ascii)(BUS2460))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U12 0 248 (_component bcd2ascii )
		(_port
			((bcd)(BUS260))
			((ascii)(BUS2468))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U13 0 254 (_component asciizero2space )
		(_port
			((ai)(BUS320))
			((ao)(BUS2432))
		)
		(_use (_entity . asciizero2space)
		)
	)
	(_instantiation U14 0 260 (_component bin2bcd2d )
		(_port
			((bin)(timer_m))
			((bcd1)(BUS1985))
			((bcd10)(BUS1989))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U15 0 267 (_component pulsegen )
		(_port
			((btn)(NET898))
			((clk)(clk))
			((pulse)(pulse_hour))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U16 0 274 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_hour))
			((rst)(rst))
			((pb_deb)(NET898))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U17 0 282 (_component pulsegen )
		(_port
			((btn)(NET972))
			((clk)(clk))
			((pulse)(pulse_min))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U18 0 289 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_min))
			((rst)(rst))
			((pb_deb)(NET972))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U19 0 297 (_component pulsegen )
		(_port
			((btn)(NET1397))
			((clk)(clk))
			((pulse)(pulse_settime))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U2 0 304 (_component timekeeper )
		(_port
			((clk_100mhz)(clk))
			((clk_1hz)(clk_1hz))
			((pulse_h)(pulse_hour))
			((pulse_m)(pulse_min))
			((rst)(fsm_resettime))
			((set)(fsm_settime))
			((th)(time_h))
			((tm)(time_m))
			((ts)(time_s))
		)
		(_use (_entity . timekeeper)
			(_port
				((clk_100mhz)(clk_100mhz))
				((clk_1hz)(clk_1hz))
				((rst)(rst))
				((pulse_h)(pulse_h))
				((pulse_m)(pulse_m))
				((set)(set))
				((th)(th))
				((tm)(tm))
				((ts)(ts))
			)
		)
	)
	(_instantiation U20 0 317 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_settime))
			((rst)(rst))
			((pb_deb)(NET1397))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U21 0 325 (_component pulsegen )
		(_port
			((btn)(NET1460))
			((clk)(clk))
			((pulse)(pulse_settimer))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U22 0 332 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_settimer))
			((rst)(rst))
			((pb_deb)(NET1460))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U23 0 340 (_component pulsegen )
		(_port
			((btn)(NET1565))
			((clk)(clk))
			((pulse)(pulse_canceltimer))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U24 0 347 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_canceltimer))
			((rst)(rst))
			((pb_deb)(NET1565))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U25 0 355 (_component bcd2ascii )
		(_port
			((bcd)(BUS1989))
			((ascii)(BUS5450))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U26 0 361 (_component bcd2ascii )
		(_port
			((bcd)(BUS1985))
			((ascii)(BUS2559))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U27 0 367 (_component bin2bcd2d )
		(_port
			((bin)(timer_s))
			((bcd1)(BUS2042))
			((bcd10)(BUS2046))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U28 0 374 (_component bcd2ascii )
		(_port
			((bcd)(BUS2046))
			((ascii)(BUS2551))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U29 0 380 (_component bcd2ascii )
		(_port
			((bcd)(BUS2042))
			((ascii)(BUS2543))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U3 0 386 (_component bin2bcd2d )
		(_port
			((bin)(time_h))
			((bcd1)(BUS297))
			((bcd10)(BUS306))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U30 0 393 (_component hd44780_8chars_2lines )
		(_port
			((ch_line1_0)(BUS2432))
			((ch_line1_1)(BUS2440))
			((ch_line1_2)(ascii_colon))
			((ch_line1_3)(BUS2448))
			((ch_line1_4)(BUS2456))
			((ch_line1_5)(ascii_colon))
			((ch_line1_6)(BUS2460))
			((ch_line1_7)(BUS2468))
			((ch_line2_0)(ascii_space))
			((ch_line2_1)(ascii_space))
			((ch_line2_2)(ascii_space))
			((ch_line2_3)(BUS5453))
			((ch_line2_4)(BUS2559))
			((ch_line2_5)(ascii_colon))
			((ch_line2_6)(BUS2551))
			((ch_line2_7)(BUS2543))
			((clk)(clk))
			((reset)(rst))
			((hd44780_db)(hd44780_db))
			((hd44780_en)(hd44780_en))
			((hd44780_rs)(hd44780_rs))
			((hd44780_rw)(hd44780_rw))
		)
		(_use (_entity . hd44780_8chars_2lines)
			(_port
				((ch_line1_0)(ch_line1_0))
				((ch_line1_1)(ch_line1_1))
				((ch_line1_2)(ch_line1_2))
				((ch_line1_3)(ch_line1_3))
				((ch_line1_4)(ch_line1_4))
				((ch_line1_5)(ch_line1_5))
				((ch_line1_6)(ch_line1_6))
				((ch_line1_7)(ch_line1_7))
				((ch_line2_0)(ch_line2_0))
				((ch_line2_1)(ch_line2_1))
				((ch_line2_2)(ch_line2_2))
				((ch_line2_3)(ch_line2_3))
				((ch_line2_4)(ch_line2_4))
				((ch_line2_5)(ch_line2_5))
				((ch_line2_6)(ch_line2_6))
				((ch_line2_7)(ch_line2_7))
				((clk)(clk))
				((reset)(reset))
				((hd44780_db)(hd44780_db))
				((hd44780_rw)(hd44780_rw))
				((hd44780_rs)(hd44780_rs))
				((hd44780_en)(hd44780_en))
			)
		)
	)
	(_instantiation U31 0 419 (_component spacegen )
		(_port
			((space)(ascii_space))
		)
		(_use (_entity . spacegen)
		)
	)
	(_instantiation U34 0 428 (_component buzzer )
		(_port
			((buzz)(fsm_buzz))
			((clk)(clk))
			((leds)(buzzerleds))
		)
		(_use (_entity . buzzer)
			(_port
				((clk)(clk))
				((buzz)(buzz))
				((leds)(leds))
			)
		)
	)
	(_instantiation U36 0 437 (_component timer )
		(_port
			((clk_100mhz)(clk))
			((clk_1hz)(clk_1hz))
			((pulse_m)(pulse_min))
			((rst)(fsm_resettimer))
			((set)(fsm_settimer))
			((tm)(timer_m))
			((ts)(timer_s))
		)
		(_use (_entity . timer)
			(_port
				((clk_100mhz)(clk_100mhz))
				((clk_1hz)(clk_1hz))
				((rst)(rst))
				((pulse_m)(pulse_m))
				((set)(set))
				((tm)(tm))
				((ts)(ts))
			)
		)
	)
	(_instantiation U37 0 448 (_component oventimetimerfsm )
		(_port
			((clk)(clk))
			((cur_timer_m)(timer_m))
			((cur_timer_s)(timer_s))
			((pulse_canceltimer)(pulse_canceltimer))
			((pulse_settime)(pulse_settime))
			((pulse_settimer)(pulse_settimer))
			((rst)(rst))
			((buzz)(fsm_buzz))
			((oven)(fsm_oven))
			((reset_time)(fsm_resettime))
			((reset_timer)(fsm_resettimer))
			((set_time)(fsm_settime))
			((set_timer)(fsm_settimer))
		)
		(_use (_entity . oventimetimerfsm)
			(_port
				((rst)(rst))
				((clk)(clk))
				((pulse_settime)(pulse_settime))
				((pulse_settimer)(pulse_settimer))
				((pulse_canceltimer)(pulse_canceltimer))
				((cur_timer_m)(cur_timer_m))
				((cur_timer_s)(cur_timer_s))
				((set_timer)(set_timer))
				((set_time)(set_time))
				((reset_timer)(reset_timer))
				((reset_time)(reset_time))
				((buzz)(buzz))
				((oven)(oven))
			)
		)
	)
	(_instantiation U38 0 465 (_component asciizero2space )
		(_port
			((ai)(BUS5450))
			((ao)(BUS5453))
		)
		(_use (_entity . asciizero2space)
		)
	)
	(_instantiation U4 0 471 (_component colongen )
		(_port
			((colon)(ascii_colon))
		)
		(_use (_entity . colongen)
		)
	)
	(_instantiation U5 0 476 (_component bin2bcd2d )
		(_port
			((bin)(time_m))
			((bcd1)(BUS279))
			((bcd10)(BUS288))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U6 0 483 (_component bin2bcd2d )
		(_port
			((bin)(time_s))
			((bcd1)(BUS260))
			((bcd10)(BUS269))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U7 0 490 (_component bcd2ascii )
		(_port
			((bcd)(BUS306))
			((ascii)(BUS320))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U8 0 496 (_component bcd2ascii )
		(_port
			((bcd)(BUS297))
			((ascii)(BUS2440))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U9 0 502 (_component bcd2ascii )
		(_port
			((bcd)(BUS288))
			((ascii)(BUS2448))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal pb_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal pb_hour ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal pb_min ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal pb_settime ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal pb_settimer ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal hd44780_en ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal hd44780_rs ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal hd44780_rw ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal ovenout ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal settingtimeout ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal settingtimerout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal buzzerleds ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hd44780_db ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1348 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1350 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1352 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1354 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1356 0 161 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1358 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1360 0 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 179 (_architecture (_uni ))))
		(_signal (_internal fsm_buzz ~extieee.std_logic_1164.STD_LOGIC 0 180 (_architecture (_uni ))))
		(_signal (_internal fsm_oven ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ))))
		(_signal (_internal fsm_resettime ~extieee.std_logic_1164.STD_LOGIC 0 182 (_architecture (_uni ))))
		(_signal (_internal fsm_resettimer ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal fsm_settime ~extieee.std_logic_1164.STD_LOGIC 0 184 (_architecture (_uni ))))
		(_signal (_internal fsm_settimer ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal NET1397 ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal NET1460 ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal NET1565 ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal NET898 ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal NET972 ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal pulse_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ))))
		(_signal (_internal pulse_hour ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_signal (_internal pulse_min ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ))))
		(_signal (_internal pulse_settime ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal pulse_settimer ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ascii_colon ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 196 (_architecture (_uni ))))
		(_signal (_internal ascii_space ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 197 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 198 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS1985 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 198 (_architecture (_uni ))))
		(_signal (_internal BUS1989 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 199 (_architecture (_uni ))))
		(_signal (_internal BUS2042 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 200 (_architecture (_uni ))))
		(_signal (_internal BUS2046 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 201 (_architecture (_uni ))))
		(_signal (_internal BUS2432 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 202 (_architecture (_uni ))))
		(_signal (_internal BUS2440 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 203 (_architecture (_uni ))))
		(_signal (_internal BUS2448 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 204 (_architecture (_uni ))))
		(_signal (_internal BUS2456 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 205 (_architecture (_uni ))))
		(_signal (_internal BUS2460 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 206 (_architecture (_uni ))))
		(_signal (_internal BUS2468 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 207 (_architecture (_uni ))))
		(_signal (_internal BUS2543 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 208 (_architecture (_uni ))))
		(_signal (_internal BUS2551 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 209 (_architecture (_uni ))))
		(_signal (_internal BUS2559 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 210 (_architecture (_uni ))))
		(_signal (_internal BUS260 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 211 (_architecture (_uni ))))
		(_signal (_internal BUS269 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 212 (_architecture (_uni ))))
		(_signal (_internal BUS279 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 213 (_architecture (_uni ))))
		(_signal (_internal BUS288 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 214 (_architecture (_uni ))))
		(_signal (_internal BUS297 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 215 (_architecture (_uni ))))
		(_signal (_internal BUS306 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 216 (_architecture (_uni ))))
		(_signal (_internal BUS320 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 217 (_architecture (_uni ))))
		(_signal (_internal BUS5450 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 218 (_architecture (_uni ))))
		(_signal (_internal BUS5453 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 219 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal timer_m ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 220 (_architecture (_uni ))))
		(_signal (_internal timer_s ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 221 (_architecture (_uni ))))
		(_signal (_internal time_h ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 222 (_architecture (_uni ))))
		(_signal (_internal time_m ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 223 (_architecture (_uni ))))
		(_signal (_internal time_s ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 224 (_architecture (_uni ))))
		(_process
			(line__424(_architecture 0 0 424 (_assignment (_simple)(_alias((settingtimeout)(fsm_settime)))(_simpleassign BUF)(_target(11))(_sensitivity(20)))))
			(line__426(_architecture 1 0 426 (_assignment (_simple)(_alias((settingtimerout)(fsm_settimer)))(_simpleassign BUF)(_target(12))(_sensitivity(21)))))
			(line__435(_architecture 2 0 435 (_assignment (_simple)(_alias((ovenout)(fsm_oven)))(_simpleassign BUF)(_target(10))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 3 -1
	)
)
I 000042 55 2401          1460158192278 a
(_unit VHDL (timer 0 5 (a 0 17 ))
	(_version vb4)
	(_time 1460158192279 2016.04.08 19:29:52)
	(_source (\./../src/timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 00540d06095700160602125b550609065406050702)
	(_entity
		(_time 1460156317799)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal cm ~UNSIGNED{6~downto~0}~13 0 18 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal cs ~UNSIGNED{6~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((tm)(cm)))(_target(5))(_sensitivity(7)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((ts)(cs)))(_target(6))(_sensitivity(8)))))
			(line__24(_architecture 2 0 24 (_process (_target(7)(8))(_sensitivity(0)(1)(2)(3)(4)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 131586 )
		(50528771 131842 )
		(33686018 131586 )
		(50529026 197378 )
	)
	(_model . a 3 -1
	)
)
I 000042 55 2401          1460158200868 a
(_unit VHDL (timer 0 5 (a 0 17 ))
	(_version vb4)
	(_time 1460158200869 2016.04.08 19:30:00)
	(_source (\./../src/timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 92c0c79d99c59284949080c9c7949b94c694979590)
	(_entity
		(_time 1460156317799)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal cm ~UNSIGNED{6~downto~0}~13 0 18 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal cs ~UNSIGNED{6~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((tm)(cm)))(_target(5))(_sensitivity(7)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((ts)(cs)))(_target(6))(_sensitivity(8)))))
			(line__24(_architecture 2 0 24 (_process (_target(7)(8))(_sensitivity(0)(1)(2)(3)(4)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 131586 )
		(50528771 131842 )
		(33686018 131586 )
		(50529026 197378 )
	)
	(_model . a 3 -1
	)
)
I 000042 55 2401          1460158212061 a
(_unit VHDL (timer 0 5 (a 0 17 ))
	(_version vb4)
	(_time 1460158212062 2016.04.08 19:30:12)
	(_source (\./../src/timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 45434747491245534347571e10434c431143404247)
	(_entity
		(_time 1460156317799)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal cm ~UNSIGNED{6~downto~0}~13 0 18 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal cs ~UNSIGNED{6~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((tm)(cm)))(_target(5))(_sensitivity(7)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((ts)(cs)))(_target(6))(_sensitivity(8)))))
			(line__24(_architecture 2 0 24 (_process (_target(7)(8))(_sensitivity(0)(1)(2)(3)(4)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 131586 )
		(50528771 131842 )
		(33686018 131586 )
		(50529026 197378 )
	)
	(_model . a 3 -1
	)
)
I 000042 55 2401          1460158221523 a
(_unit VHDL (timer 0 5 (a 0 17 ))
	(_version vb4)
	(_time 1460158221524 2016.04.08 19:30:21)
	(_source (\./../src/timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 42461440491542544440501917444b441644474540)
	(_entity
		(_time 1460156317799)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal cm ~UNSIGNED{6~downto~0}~13 0 18 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal cs ~UNSIGNED{6~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((tm)(cm)))(_target(5))(_sensitivity(7)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((ts)(cs)))(_target(6))(_sensitivity(8)))))
			(line__24(_architecture 2 0 24 (_process (_target(7)(8))(_sensitivity(0)(1)(2)(3)(4)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 131586 )
		(50528771 131842 )
		(33686018 131586 )
		(50529026 197378 )
	)
	(_model . a 3 -1
	)
)
I 000042 55 2401          1460158223929 a
(_unit VHDL (timer 0 5 (a 0 17 ))
	(_version vb4)
	(_time 1460158223930 2016.04.08 19:30:23)
	(_source (\./../src/timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a8aba8ffa9ffa8beaeaabaf3fdaea1aefcaeadafaa)
	(_entity
		(_time 1460156317799)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal cm ~UNSIGNED{6~downto~0}~13 0 18 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal cs ~UNSIGNED{6~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((tm)(cm)))(_target(5))(_sensitivity(7)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((ts)(cs)))(_target(6))(_sensitivity(8)))))
			(line__24(_architecture 2 0 24 (_process (_target(7)(8))(_sensitivity(0)(1)(2)(3)(4)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 131586 )
		(50528771 131842 )
		(33686018 131586 )
		(50529026 197378 )
	)
	(_model . a 3 -1
	)
)
V 000042 55 2401          1460158258688 a
(_unit VHDL (timer 0 5 (a 0 17 ))
	(_version vb4)
	(_time 1460158258689 2016.04.08 19:30:58)
	(_source (\./../src/timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 66323166693166706064743d33606f603260636164)
	(_entity
		(_time 1460156317799)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal cm ~UNSIGNED{6~downto~0}~13 0 18 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal cs ~UNSIGNED{6~downto~0}~13 0 19 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((tm)(cm)))(_target(5))(_sensitivity(7)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((ts)(cs)))(_target(6))(_sensitivity(8)))))
			(line__24(_architecture 2 0 24 (_process (_target(7)(8))(_sensitivity(0)(1)(2)(3)(4)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 131586 )
		(50528771 131842 )
		(33686018 131586 )
		(50529026 197378 )
	)
	(_model . a 3 -1
	)
)
I 000044 55 28978         1460158340532 top
(_unit VHDL (top 0 28 (top 0 48 ))
	(_version vb4)
	(_time 1460158340533 2016.04.08 19:32:20)
	(_source (\./../compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1a1d4d1d1d4c4e0d1e1d19150a414f1c4c1d1a1d1e1c4c)
	(_entity
		(_time 1460156388263)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clk1hz
			(_object
				(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
				(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ((i 2))))))
			)
		)
		(bcd2ascii
			(_object
				(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ascii ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(asciizero2space
			(_object
				(_port (_internal ai ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_entity (_in ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55 (_entity (_out ))))
			)
		)
		(bin2bcd2d
			(_object
				(_port (_internal bin ~STD_LOGIC_VECTOR{6~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal bcd1 ~STD_LOGIC_VECTOR{3~downto~0}~136 0 67 (_entity (_out ))))
				(_port (_internal bcd10 ~STD_LOGIC_VECTOR{3~downto~0}~138 0 68 (_entity (_out ))))
			)
		)
		(pulsegen
			(_object
				(_port (_internal btn ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_in ))))
				(_port (_internal pulse ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ((i 2))))))
			)
		)
		(deb
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal pb ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal pb_deb ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
			)
		)
		(timekeeper
			(_object
				(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal pulse_h ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_in ))))
				(_port (_internal th ~STD_LOGIC_VECTOR{6~downto~0}~1354 0 160 (_entity (_out ))))
				(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~1356 0 161 (_entity (_out ))))
				(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~1358 0 162 (_entity (_out ))))
			)
		)
		(hd44780_8chars_2lines
			(_object
				(_port (_internal ch_line1_0 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 99 (_entity (_in ))))
				(_port (_internal ch_line1_1 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 100 (_entity (_in ))))
				(_port (_internal ch_line1_2 ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 101 (_entity (_in ))))
				(_port (_internal ch_line1_3 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102 (_entity (_in ))))
				(_port (_internal ch_line1_4 ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 103 (_entity (_in ))))
				(_port (_internal ch_line1_5 ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 104 (_entity (_in ))))
				(_port (_internal ch_line1_6 ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 105 (_entity (_in ))))
				(_port (_internal ch_line1_7 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 106 (_entity (_in ))))
				(_port (_internal ch_line2_0 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 107 (_entity (_in ))))
				(_port (_internal ch_line2_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 108 (_entity (_in ))))
				(_port (_internal ch_line2_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 109 (_entity (_in ))))
				(_port (_internal ch_line2_3 ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 110 (_entity (_in ))))
				(_port (_internal ch_line2_4 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 111 (_entity (_in ))))
				(_port (_internal ch_line2_5 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal ch_line2_6 ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal ch_line2_7 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 114 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ))))
				(_port (_internal hd44780_db ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 117 (_entity (_out ((_others(i 2)))))))
				(_port (_internal hd44780_en ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ((i 2))))))
				(_port (_internal hd44780_rs ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ((i 2))))))
				(_port (_internal hd44780_rw ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ((i 2))))))
			)
		)
		(spacegen
			(_object
				(_port (_internal space ~STD_LOGIC_VECTOR{7~downto~0}~1352 0 149 (_entity (_out ))))
			)
		)
		(buzzer
			(_object
				(_port (_internal buzz ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75 (_entity (_out ((_others(i 2)))))))
			)
		)
		(timer
			(_object
				(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 167 (_entity (_in ))))
				(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_in ))))
				(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~1360 0 172 (_entity (_out ))))
				(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~1362 0 173 (_entity (_out ))))
			)
		)
		(oventimetimerfsm
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_in ))))
				(_port (_internal cur_timer_m ~STD_LOGIC_VECTOR{6~downto~0}~1348 0 126 (_entity (_in ))))
				(_port (_internal cur_timer_s ~STD_LOGIC_VECTOR{6~downto~0}~1350 0 127 (_entity (_in ))))
				(_port (_internal pulse_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal pulse_settime ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal pulse_settimer ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal buzz ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal oven ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal reset_time ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal reset_timer ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal set_time ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal set_timer ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
			)
		)
		(colongen
			(_object
				(_port (_internal colon ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 230 (_component clk1hz )
		(_port
			((clk_100mhz)(clk))
			((clk_1hz)(clk_1hz))
		)
		(_use (_entity . clk1hz)
		)
	)
	(_instantiation U10 0 236 (_component bcd2ascii )
		(_port
			((bcd)(BUS279))
			((ascii)(BUS2456))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U11 0 242 (_component bcd2ascii )
		(_port
			((bcd)(BUS269))
			((ascii)(BUS2460))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U12 0 248 (_component bcd2ascii )
		(_port
			((bcd)(BUS260))
			((ascii)(BUS2468))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U13 0 254 (_component asciizero2space )
		(_port
			((ai)(BUS320))
			((ao)(BUS2432))
		)
		(_use (_entity . asciizero2space)
		)
	)
	(_instantiation U14 0 260 (_component bin2bcd2d )
		(_port
			((bin)(timer_m))
			((bcd1)(BUS1985))
			((bcd10)(BUS1989))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U15 0 267 (_component pulsegen )
		(_port
			((btn)(NET898))
			((clk)(clk))
			((pulse)(pulse_hour))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U16 0 274 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_hour))
			((rst)(rst))
			((pb_deb)(NET898))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U17 0 282 (_component pulsegen )
		(_port
			((btn)(NET972))
			((clk)(clk))
			((pulse)(pulse_min))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U18 0 289 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_min))
			((rst)(rst))
			((pb_deb)(NET972))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U19 0 297 (_component pulsegen )
		(_port
			((btn)(NET1397))
			((clk)(clk))
			((pulse)(pulse_settime))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U2 0 304 (_component timekeeper )
		(_port
			((clk_100mhz)(clk))
			((clk_1hz)(clk_1hz))
			((pulse_h)(pulse_hour))
			((pulse_m)(pulse_min))
			((rst)(fsm_resettime))
			((set)(fsm_settime))
			((th)(time_h))
			((tm)(time_m))
			((ts)(time_s))
		)
		(_use (_entity . timekeeper)
			(_port
				((clk_100mhz)(clk_100mhz))
				((clk_1hz)(clk_1hz))
				((rst)(rst))
				((pulse_h)(pulse_h))
				((pulse_m)(pulse_m))
				((set)(set))
				((th)(th))
				((tm)(tm))
				((ts)(ts))
			)
		)
	)
	(_instantiation U20 0 317 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_settime))
			((rst)(rst))
			((pb_deb)(NET1397))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U21 0 325 (_component pulsegen )
		(_port
			((btn)(NET1460))
			((clk)(clk))
			((pulse)(pulse_settimer))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U22 0 332 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_settimer))
			((rst)(rst))
			((pb_deb)(NET1460))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U23 0 340 (_component pulsegen )
		(_port
			((btn)(NET1565))
			((clk)(clk))
			((pulse)(pulse_canceltimer))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U24 0 347 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_canceltimer))
			((rst)(rst))
			((pb_deb)(NET1565))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U25 0 355 (_component bcd2ascii )
		(_port
			((bcd)(BUS1989))
			((ascii)(BUS5450))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U26 0 361 (_component bcd2ascii )
		(_port
			((bcd)(BUS1985))
			((ascii)(BUS2559))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U27 0 367 (_component bin2bcd2d )
		(_port
			((bin)(timer_s))
			((bcd1)(BUS2042))
			((bcd10)(BUS2046))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U28 0 374 (_component bcd2ascii )
		(_port
			((bcd)(BUS2046))
			((ascii)(BUS2551))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U29 0 380 (_component bcd2ascii )
		(_port
			((bcd)(BUS2042))
			((ascii)(BUS2543))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U3 0 386 (_component bin2bcd2d )
		(_port
			((bin)(time_h))
			((bcd1)(BUS297))
			((bcd10)(BUS306))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U30 0 393 (_component hd44780_8chars_2lines )
		(_port
			((ch_line1_0)(BUS2432))
			((ch_line1_1)(BUS2440))
			((ch_line1_2)(ascii_colon))
			((ch_line1_3)(BUS2448))
			((ch_line1_4)(BUS2456))
			((ch_line1_5)(ascii_colon))
			((ch_line1_6)(BUS2460))
			((ch_line1_7)(BUS2468))
			((ch_line2_0)(ascii_space))
			((ch_line2_1)(ascii_space))
			((ch_line2_2)(ascii_space))
			((ch_line2_3)(BUS5453))
			((ch_line2_4)(BUS2559))
			((ch_line2_5)(ascii_colon))
			((ch_line2_6)(BUS2551))
			((ch_line2_7)(BUS2543))
			((clk)(clk))
			((reset)(rst))
			((hd44780_db)(hd44780_db))
			((hd44780_en)(hd44780_en))
			((hd44780_rs)(hd44780_rs))
			((hd44780_rw)(hd44780_rw))
		)
		(_use (_entity . hd44780_8chars_2lines)
			(_port
				((ch_line1_0)(ch_line1_0))
				((ch_line1_1)(ch_line1_1))
				((ch_line1_2)(ch_line1_2))
				((ch_line1_3)(ch_line1_3))
				((ch_line1_4)(ch_line1_4))
				((ch_line1_5)(ch_line1_5))
				((ch_line1_6)(ch_line1_6))
				((ch_line1_7)(ch_line1_7))
				((ch_line2_0)(ch_line2_0))
				((ch_line2_1)(ch_line2_1))
				((ch_line2_2)(ch_line2_2))
				((ch_line2_3)(ch_line2_3))
				((ch_line2_4)(ch_line2_4))
				((ch_line2_5)(ch_line2_5))
				((ch_line2_6)(ch_line2_6))
				((ch_line2_7)(ch_line2_7))
				((clk)(clk))
				((reset)(reset))
				((hd44780_db)(hd44780_db))
				((hd44780_rw)(hd44780_rw))
				((hd44780_rs)(hd44780_rs))
				((hd44780_en)(hd44780_en))
			)
		)
	)
	(_instantiation U31 0 419 (_component spacegen )
		(_port
			((space)(ascii_space))
		)
		(_use (_entity . spacegen)
		)
	)
	(_instantiation U34 0 428 (_component buzzer )
		(_port
			((buzz)(fsm_buzz))
			((clk)(clk))
			((leds)(buzzerleds))
		)
		(_use (_entity . buzzer)
			(_port
				((clk)(clk))
				((buzz)(buzz))
				((leds)(leds))
			)
		)
	)
	(_instantiation U36 0 437 (_component timer )
		(_port
			((clk_100mhz)(clk))
			((clk_1hz)(clk_1hz))
			((pulse_m)(pulse_min))
			((rst)(fsm_resettimer))
			((set)(fsm_settimer))
			((tm)(timer_m))
			((ts)(timer_s))
		)
		(_use (_entity . timer)
			(_port
				((clk_100mhz)(clk_100mhz))
				((clk_1hz)(clk_1hz))
				((rst)(rst))
				((pulse_m)(pulse_m))
				((set)(set))
				((tm)(tm))
				((ts)(ts))
			)
		)
	)
	(_instantiation U37 0 448 (_component oventimetimerfsm )
		(_port
			((clk)(clk))
			((cur_timer_m)(timer_m))
			((cur_timer_s)(timer_s))
			((pulse_canceltimer)(pulse_canceltimer))
			((pulse_settime)(pulse_settime))
			((pulse_settimer)(pulse_settimer))
			((rst)(rst))
			((buzz)(fsm_buzz))
			((oven)(fsm_oven))
			((reset_time)(fsm_resettime))
			((reset_timer)(fsm_resettimer))
			((set_time)(fsm_settime))
			((set_timer)(fsm_settimer))
		)
		(_use (_entity . oventimetimerfsm)
			(_port
				((rst)(rst))
				((clk)(clk))
				((pulse_settime)(pulse_settime))
				((pulse_settimer)(pulse_settimer))
				((pulse_canceltimer)(pulse_canceltimer))
				((cur_timer_m)(cur_timer_m))
				((cur_timer_s)(cur_timer_s))
				((set_timer)(set_timer))
				((set_time)(set_time))
				((reset_timer)(reset_timer))
				((reset_time)(reset_time))
				((buzz)(buzz))
				((oven)(oven))
			)
		)
	)
	(_instantiation U38 0 465 (_component asciizero2space )
		(_port
			((ai)(BUS5450))
			((ao)(BUS5453))
		)
		(_use (_entity . asciizero2space)
		)
	)
	(_instantiation U4 0 471 (_component colongen )
		(_port
			((colon)(ascii_colon))
		)
		(_use (_entity . colongen)
		)
	)
	(_instantiation U5 0 476 (_component bin2bcd2d )
		(_port
			((bin)(time_m))
			((bcd1)(BUS279))
			((bcd10)(BUS288))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U6 0 483 (_component bin2bcd2d )
		(_port
			((bin)(time_s))
			((bcd1)(BUS260))
			((bcd10)(BUS269))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U7 0 490 (_component bcd2ascii )
		(_port
			((bcd)(BUS306))
			((ascii)(BUS320))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U8 0 496 (_component bcd2ascii )
		(_port
			((bcd)(BUS297))
			((ascii)(BUS2440))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U9 0 502 (_component bcd2ascii )
		(_port
			((bcd)(BUS288))
			((ascii)(BUS2448))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal pb_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal pb_hour ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal pb_min ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal pb_settime ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal pb_settimer ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal hd44780_en ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal hd44780_rs ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal hd44780_rw ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal ovenout ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal settingtimeout ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal settingtimerout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal buzzerleds ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hd44780_db ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1348 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1350 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1352 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1354 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1356 0 161 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1358 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1360 0 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 179 (_architecture (_uni ))))
		(_signal (_internal fsm_buzz ~extieee.std_logic_1164.STD_LOGIC 0 180 (_architecture (_uni ))))
		(_signal (_internal fsm_oven ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ))))
		(_signal (_internal fsm_resettime ~extieee.std_logic_1164.STD_LOGIC 0 182 (_architecture (_uni ))))
		(_signal (_internal fsm_resettimer ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal fsm_settime ~extieee.std_logic_1164.STD_LOGIC 0 184 (_architecture (_uni ))))
		(_signal (_internal fsm_settimer ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal NET1397 ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal NET1460 ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal NET1565 ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal NET898 ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal NET972 ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal pulse_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ))))
		(_signal (_internal pulse_hour ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_signal (_internal pulse_min ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ))))
		(_signal (_internal pulse_settime ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal pulse_settimer ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ascii_colon ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 196 (_architecture (_uni ))))
		(_signal (_internal ascii_space ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 197 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 198 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS1985 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 198 (_architecture (_uni ))))
		(_signal (_internal BUS1989 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 199 (_architecture (_uni ))))
		(_signal (_internal BUS2042 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 200 (_architecture (_uni ))))
		(_signal (_internal BUS2046 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 201 (_architecture (_uni ))))
		(_signal (_internal BUS2432 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 202 (_architecture (_uni ))))
		(_signal (_internal BUS2440 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 203 (_architecture (_uni ))))
		(_signal (_internal BUS2448 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 204 (_architecture (_uni ))))
		(_signal (_internal BUS2456 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 205 (_architecture (_uni ))))
		(_signal (_internal BUS2460 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 206 (_architecture (_uni ))))
		(_signal (_internal BUS2468 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 207 (_architecture (_uni ))))
		(_signal (_internal BUS2543 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 208 (_architecture (_uni ))))
		(_signal (_internal BUS2551 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 209 (_architecture (_uni ))))
		(_signal (_internal BUS2559 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 210 (_architecture (_uni ))))
		(_signal (_internal BUS260 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 211 (_architecture (_uni ))))
		(_signal (_internal BUS269 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 212 (_architecture (_uni ))))
		(_signal (_internal BUS279 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 213 (_architecture (_uni ))))
		(_signal (_internal BUS288 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 214 (_architecture (_uni ))))
		(_signal (_internal BUS297 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 215 (_architecture (_uni ))))
		(_signal (_internal BUS306 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 216 (_architecture (_uni ))))
		(_signal (_internal BUS320 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 217 (_architecture (_uni ))))
		(_signal (_internal BUS5450 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 218 (_architecture (_uni ))))
		(_signal (_internal BUS5453 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 219 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal timer_m ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 220 (_architecture (_uni ))))
		(_signal (_internal timer_s ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 221 (_architecture (_uni ))))
		(_signal (_internal time_h ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 222 (_architecture (_uni ))))
		(_signal (_internal time_m ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 223 (_architecture (_uni ))))
		(_signal (_internal time_s ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 224 (_architecture (_uni ))))
		(_process
			(line__424(_architecture 0 0 424 (_assignment (_simple)(_alias((settingtimeout)(fsm_settime)))(_simpleassign BUF)(_target(11))(_sensitivity(20)))))
			(line__426(_architecture 1 0 426 (_assignment (_simple)(_alias((settingtimerout)(fsm_settimer)))(_simpleassign BUF)(_target(12))(_sensitivity(21)))))
			(line__435(_architecture 2 0 435 (_assignment (_simple)(_alias((ovenout)(fsm_oven)))(_simpleassign BUF)(_target(10))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 3 -1
	)
)
I 000042 55 2415          1460158803128 a
(_unit VHDL (oventimetimerfsm 0 4 (a 0 22 ))
	(_version vb4)
	(_time 1460158803129 2016.04.08 19:40:03)
	(_source (\./../src/oventimetimerfsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1c1b181a494b4d0a4e190846441a481a191b181a15)
	(_entity
		(_time 1460156353527)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal pulse_settime ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal pulse_settimer ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal pulse_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cur_timer_m ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cur_timer_s ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_entity (_in ))))
		(_port (_internal set_timer ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal set_time ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal reset_timer ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal reset_time ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal buzz ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal oven ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal state_t 0 23 (_enum1 s_init s_settime s_settimer s_oven s_buzz (_to (i 0)(i 4)))))
		(_variable (_internal cur_state state_t 0 34 (_process 0 ((i 0)))))
		(_process
			(line__32(_architecture 0 0 32 (_process (_simple)(_target(7)(8)(9)(10)(11)(12))(_sensitivity(1))(_read(0)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . a 1 -1
	)
)
I 000042 55 1131          1460158811650 a
(_unit VHDL (pulsegen 0 4 (a 0 12 ))
	(_version vb4)
	(_time 1460158811651 2016.04.08 19:40:11)
	(_source (\./../src/pulsegen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f6b3c6e3c3868786e3d7a3539696a693a686f686a)
	(_entity
		(_time 1460156340789)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal btn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal pulse ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ((i 2))))))
		(_type (_internal state_t 0 13 (_enum1 s0 s1 (_to (i 0)(i 1)))))
		(_variable (_internal state state_t 0 20 (_process 0 ((i 0)))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . a 1 -1
	)
)
I 000042 55 1131          1460159600117 a
(_unit VHDL (pulsegen 0 4 (a 0 12 ))
	(_version vb4)
	(_time 1460159600118 2016.04.08 19:53:20)
	(_source (\./../src/pulsegen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 64676065653363736536713e326261623163646361)
	(_entity
		(_time 1460156340789)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal btn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal pulse ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ((i 2))))))
		(_type (_internal state_t 0 13 (_enum1 s0 s1 (_to (i 0)(i 1)))))
		(_variable (_internal state state_t 0 20 (_process 0 ((i 0)))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . a 1 -1
	)
)
I 000042 55 1131          1460159686914 a
(_unit VHDL (pulsegen 0 4 (a 0 12 ))
	(_version vb4)
	(_time 1460159686915 2016.04.08 19:54:46)
	(_source (\./../src/pulsegen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 717f7671752676667021642b277774772476717674)
	(_entity
		(_time 1460156340789)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal btn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal pulse ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ((i 2))))))
		(_type (_internal state_t 0 13 (_enum1 s0 s1 (_to (i 0)(i 1)))))
		(_variable (_internal state state_t 0 20 (_process 0 ((i 0)))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . a 1 -1
	)
)
I 000042 55 1131          1460160049768 a
(_unit VHDL (pulsegen 0 4 (a 0 12 ))
	(_version vb4)
	(_time 1460160049769 2016.04.08 20:00:49)
	(_source (\./../src/pulsegen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ccc9cc989a9bcbdbcd9ed9969acac9ca99cbcccbc9)
	(_entity
		(_time 1460156340789)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal btn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal pulse ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ((i 2))))))
		(_type (_internal state_t 0 13 (_enum1 s0 s1 (_to (i 0)(i 1)))))
		(_variable (_internal state state_t 0 20 (_process 0 ((i 0)))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . a 1 -1
	)
)
I 000042 55 1131          1460160403161 a
(_unit VHDL (pulsegen 0 4 (a 0 12 ))
	(_version vb4)
	(_time 1460160403162 2016.04.08 20:06:43)
	(_source (\./../src/pulsegen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b343e3f6c6c3c2c3a6b2e616d3d3e3d6e3c3b3c3e)
	(_entity
		(_time 1460156340789)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal btn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal pulse ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ((i 2))))))
		(_type (_internal state_t 0 13 (_enum1 s0 s1 (_to (i 0)(i 1)))))
		(_variable (_internal state state_t 0 20 (_process 0 ((i 0)))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . a 1 -1
	)
)
I 000042 55 1131          1460160643788 a
(_unit VHDL (pulsegen 0 4 (a 0 12 ))
	(_version vb4)
	(_time 1460160643789 2016.04.08 20:10:43)
	(_source (\./../src/pulsegen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c282d297a7b2b3b2d7839767a2a292a792b2c2b29)
	(_entity
		(_time 1460156340789)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal btn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal pulse ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ((i 2))))))
		(_type (_internal state_t 0 13 (_enum1 s0 s1 (_to (i 0)(i 1)))))
		(_variable (_internal state state_t 0 20 (_process 0 ((i 0)))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . a 1 -1
	)
)
I 000044 55 28978         1460166705659 top
(_unit VHDL (top 0 28 (top 0 48 ))
	(_version vb4)
	(_time 1460166705660 2016.04.08 21:51:45)
	(_source (\./../compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5f0a5b5c5f090b485b585c504f040a5909585f585b5909)
	(_entity
		(_time 1460156388263)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clk1hz
			(_object
				(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
				(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ((i 2))))))
			)
		)
		(bcd2ascii
			(_object
				(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ascii ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(asciizero2space
			(_object
				(_port (_internal ai ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_entity (_in ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55 (_entity (_out ))))
			)
		)
		(bin2bcd2d
			(_object
				(_port (_internal bin ~STD_LOGIC_VECTOR{6~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal bcd1 ~STD_LOGIC_VECTOR{3~downto~0}~136 0 67 (_entity (_out ))))
				(_port (_internal bcd10 ~STD_LOGIC_VECTOR{3~downto~0}~138 0 68 (_entity (_out ))))
			)
		)
		(pulsegen
			(_object
				(_port (_internal btn ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_in ))))
				(_port (_internal pulse ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ((i 2))))))
			)
		)
		(deb
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal pb ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal pb_deb ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
			)
		)
		(timekeeper
			(_object
				(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal pulse_h ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_in ))))
				(_port (_internal th ~STD_LOGIC_VECTOR{6~downto~0}~1354 0 160 (_entity (_out ))))
				(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~1356 0 161 (_entity (_out ))))
				(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~1358 0 162 (_entity (_out ))))
			)
		)
		(hd44780_8chars_2lines
			(_object
				(_port (_internal ch_line1_0 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 99 (_entity (_in ))))
				(_port (_internal ch_line1_1 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 100 (_entity (_in ))))
				(_port (_internal ch_line1_2 ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 101 (_entity (_in ))))
				(_port (_internal ch_line1_3 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102 (_entity (_in ))))
				(_port (_internal ch_line1_4 ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 103 (_entity (_in ))))
				(_port (_internal ch_line1_5 ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 104 (_entity (_in ))))
				(_port (_internal ch_line1_6 ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 105 (_entity (_in ))))
				(_port (_internal ch_line1_7 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 106 (_entity (_in ))))
				(_port (_internal ch_line2_0 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 107 (_entity (_in ))))
				(_port (_internal ch_line2_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 108 (_entity (_in ))))
				(_port (_internal ch_line2_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 109 (_entity (_in ))))
				(_port (_internal ch_line2_3 ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 110 (_entity (_in ))))
				(_port (_internal ch_line2_4 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 111 (_entity (_in ))))
				(_port (_internal ch_line2_5 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal ch_line2_6 ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal ch_line2_7 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 114 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ))))
				(_port (_internal hd44780_db ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 117 (_entity (_out ((_others(i 2)))))))
				(_port (_internal hd44780_en ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ((i 2))))))
				(_port (_internal hd44780_rs ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ((i 2))))))
				(_port (_internal hd44780_rw ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ((i 2))))))
			)
		)
		(spacegen
			(_object
				(_port (_internal space ~STD_LOGIC_VECTOR{7~downto~0}~1352 0 149 (_entity (_out ))))
			)
		)
		(buzzer
			(_object
				(_port (_internal buzz ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75 (_entity (_out ((_others(i 2)))))))
			)
		)
		(timer
			(_object
				(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 167 (_entity (_in ))))
				(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_in ))))
				(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~1360 0 172 (_entity (_out ))))
				(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~1362 0 173 (_entity (_out ))))
			)
		)
		(oventimetimerfsm
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_in ))))
				(_port (_internal cur_timer_m ~STD_LOGIC_VECTOR{6~downto~0}~1348 0 126 (_entity (_in ))))
				(_port (_internal cur_timer_s ~STD_LOGIC_VECTOR{6~downto~0}~1350 0 127 (_entity (_in ))))
				(_port (_internal pulse_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal pulse_settime ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal pulse_settimer ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal buzz ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal oven ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal reset_time ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal reset_timer ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal set_time ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal set_timer ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
			)
		)
		(colongen
			(_object
				(_port (_internal colon ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 230 (_component clk1hz )
		(_port
			((clk_100mhz)(clk))
			((clk_1hz)(clk_1hz))
		)
		(_use (_entity . clk1hz)
		)
	)
	(_instantiation U10 0 236 (_component bcd2ascii )
		(_port
			((bcd)(BUS279))
			((ascii)(BUS2456))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U11 0 242 (_component bcd2ascii )
		(_port
			((bcd)(BUS269))
			((ascii)(BUS2460))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U12 0 248 (_component bcd2ascii )
		(_port
			((bcd)(BUS260))
			((ascii)(BUS2468))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U13 0 254 (_component asciizero2space )
		(_port
			((ai)(BUS320))
			((ao)(BUS2432))
		)
		(_use (_entity . asciizero2space)
		)
	)
	(_instantiation U14 0 260 (_component bin2bcd2d )
		(_port
			((bin)(timer_m))
			((bcd1)(BUS1985))
			((bcd10)(BUS1989))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U15 0 267 (_component pulsegen )
		(_port
			((btn)(NET898))
			((clk)(clk))
			((pulse)(pulse_hour))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U16 0 274 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_hour))
			((rst)(rst))
			((pb_deb)(NET898))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U17 0 282 (_component pulsegen )
		(_port
			((btn)(NET972))
			((clk)(clk))
			((pulse)(pulse_min))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U18 0 289 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_min))
			((rst)(rst))
			((pb_deb)(NET972))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U19 0 297 (_component pulsegen )
		(_port
			((btn)(NET1397))
			((clk)(clk))
			((pulse)(pulse_settime))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U2 0 304 (_component timekeeper )
		(_port
			((clk_100mhz)(clk))
			((clk_1hz)(clk_1hz))
			((pulse_h)(pulse_hour))
			((pulse_m)(pulse_min))
			((rst)(fsm_resettime))
			((set)(fsm_settime))
			((th)(time_h))
			((tm)(time_m))
			((ts)(time_s))
		)
		(_use (_entity . timekeeper)
			(_port
				((clk_100mhz)(clk_100mhz))
				((clk_1hz)(clk_1hz))
				((rst)(rst))
				((pulse_h)(pulse_h))
				((pulse_m)(pulse_m))
				((set)(set))
				((th)(th))
				((tm)(tm))
				((ts)(ts))
			)
		)
	)
	(_instantiation U20 0 317 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_settime))
			((rst)(rst))
			((pb_deb)(NET1397))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U21 0 325 (_component pulsegen )
		(_port
			((btn)(NET1460))
			((clk)(clk))
			((pulse)(pulse_settimer))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U22 0 332 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_settimer))
			((rst)(rst))
			((pb_deb)(NET1460))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U23 0 340 (_component pulsegen )
		(_port
			((btn)(NET1565))
			((clk)(clk))
			((pulse)(pulse_canceltimer))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U24 0 347 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_canceltimer))
			((rst)(rst))
			((pb_deb)(NET1565))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U25 0 355 (_component bcd2ascii )
		(_port
			((bcd)(BUS1989))
			((ascii)(BUS5450))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U26 0 361 (_component bcd2ascii )
		(_port
			((bcd)(BUS1985))
			((ascii)(BUS2559))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U27 0 367 (_component bin2bcd2d )
		(_port
			((bin)(timer_s))
			((bcd1)(BUS2042))
			((bcd10)(BUS2046))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U28 0 374 (_component bcd2ascii )
		(_port
			((bcd)(BUS2046))
			((ascii)(BUS2551))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U29 0 380 (_component bcd2ascii )
		(_port
			((bcd)(BUS2042))
			((ascii)(BUS2543))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U3 0 386 (_component bin2bcd2d )
		(_port
			((bin)(time_h))
			((bcd1)(BUS297))
			((bcd10)(BUS306))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U30 0 393 (_component hd44780_8chars_2lines )
		(_port
			((ch_line1_0)(BUS2432))
			((ch_line1_1)(BUS2440))
			((ch_line1_2)(ascii_colon))
			((ch_line1_3)(BUS2448))
			((ch_line1_4)(BUS2456))
			((ch_line1_5)(ascii_colon))
			((ch_line1_6)(BUS2460))
			((ch_line1_7)(BUS2468))
			((ch_line2_0)(ascii_space))
			((ch_line2_1)(ascii_space))
			((ch_line2_2)(ascii_space))
			((ch_line2_3)(BUS5453))
			((ch_line2_4)(BUS2559))
			((ch_line2_5)(ascii_colon))
			((ch_line2_6)(BUS2551))
			((ch_line2_7)(BUS2543))
			((clk)(clk))
			((reset)(rst))
			((hd44780_db)(hd44780_db))
			((hd44780_en)(hd44780_en))
			((hd44780_rs)(hd44780_rs))
			((hd44780_rw)(hd44780_rw))
		)
		(_use (_entity . hd44780_8chars_2lines)
			(_port
				((ch_line1_0)(ch_line1_0))
				((ch_line1_1)(ch_line1_1))
				((ch_line1_2)(ch_line1_2))
				((ch_line1_3)(ch_line1_3))
				((ch_line1_4)(ch_line1_4))
				((ch_line1_5)(ch_line1_5))
				((ch_line1_6)(ch_line1_6))
				((ch_line1_7)(ch_line1_7))
				((ch_line2_0)(ch_line2_0))
				((ch_line2_1)(ch_line2_1))
				((ch_line2_2)(ch_line2_2))
				((ch_line2_3)(ch_line2_3))
				((ch_line2_4)(ch_line2_4))
				((ch_line2_5)(ch_line2_5))
				((ch_line2_6)(ch_line2_6))
				((ch_line2_7)(ch_line2_7))
				((clk)(clk))
				((reset)(reset))
				((hd44780_db)(hd44780_db))
				((hd44780_rw)(hd44780_rw))
				((hd44780_rs)(hd44780_rs))
				((hd44780_en)(hd44780_en))
			)
		)
	)
	(_instantiation U31 0 419 (_component spacegen )
		(_port
			((space)(ascii_space))
		)
		(_use (_entity . spacegen)
		)
	)
	(_instantiation U34 0 428 (_component buzzer )
		(_port
			((buzz)(fsm_buzz))
			((clk)(clk))
			((leds)(buzzerleds))
		)
		(_use (_entity . buzzer)
			(_port
				((clk)(clk))
				((buzz)(buzz))
				((leds)(leds))
			)
		)
	)
	(_instantiation U36 0 437 (_component timer )
		(_port
			((clk_100mhz)(clk))
			((clk_1hz)(clk_1hz))
			((pulse_m)(pulse_min))
			((rst)(fsm_resettimer))
			((set)(fsm_settimer))
			((tm)(timer_m))
			((ts)(timer_s))
		)
		(_use (_entity . timer)
			(_port
				((clk_100mhz)(clk_100mhz))
				((clk_1hz)(clk_1hz))
				((rst)(rst))
				((pulse_m)(pulse_m))
				((set)(set))
				((tm)(tm))
				((ts)(ts))
			)
		)
	)
	(_instantiation U37 0 448 (_component oventimetimerfsm )
		(_port
			((clk)(clk))
			((cur_timer_m)(timer_m))
			((cur_timer_s)(timer_s))
			((pulse_canceltimer)(pulse_canceltimer))
			((pulse_settime)(pulse_settime))
			((pulse_settimer)(pulse_settimer))
			((rst)(rst))
			((buzz)(fsm_buzz))
			((oven)(fsm_oven))
			((reset_time)(fsm_resettime))
			((reset_timer)(fsm_resettimer))
			((set_time)(fsm_settime))
			((set_timer)(fsm_settimer))
		)
		(_use (_entity . oventimetimerfsm)
			(_port
				((rst)(rst))
				((clk)(clk))
				((pulse_settime)(pulse_settime))
				((pulse_settimer)(pulse_settimer))
				((pulse_canceltimer)(pulse_canceltimer))
				((cur_timer_m)(cur_timer_m))
				((cur_timer_s)(cur_timer_s))
				((set_timer)(set_timer))
				((set_time)(set_time))
				((reset_timer)(reset_timer))
				((reset_time)(reset_time))
				((buzz)(buzz))
				((oven)(oven))
			)
		)
	)
	(_instantiation U38 0 465 (_component asciizero2space )
		(_port
			((ai)(BUS5450))
			((ao)(BUS5453))
		)
		(_use (_entity . asciizero2space)
		)
	)
	(_instantiation U4 0 471 (_component colongen )
		(_port
			((colon)(ascii_colon))
		)
		(_use (_entity . colongen)
		)
	)
	(_instantiation U5 0 476 (_component bin2bcd2d )
		(_port
			((bin)(time_m))
			((bcd1)(BUS279))
			((bcd10)(BUS288))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U6 0 483 (_component bin2bcd2d )
		(_port
			((bin)(time_s))
			((bcd1)(BUS260))
			((bcd10)(BUS269))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U7 0 490 (_component bcd2ascii )
		(_port
			((bcd)(BUS306))
			((ascii)(BUS320))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U8 0 496 (_component bcd2ascii )
		(_port
			((bcd)(BUS297))
			((ascii)(BUS2440))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U9 0 502 (_component bcd2ascii )
		(_port
			((bcd)(BUS288))
			((ascii)(BUS2448))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal pb_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal pb_hour ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal pb_min ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal pb_settime ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal pb_settimer ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal hd44780_en ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal hd44780_rs ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal hd44780_rw ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal ovenout ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal settingtimeout ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal settingtimerout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal buzzerleds ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hd44780_db ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1348 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1350 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1352 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1354 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1356 0 161 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1358 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1360 0 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 179 (_architecture (_uni ))))
		(_signal (_internal fsm_buzz ~extieee.std_logic_1164.STD_LOGIC 0 180 (_architecture (_uni ))))
		(_signal (_internal fsm_oven ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ))))
		(_signal (_internal fsm_resettime ~extieee.std_logic_1164.STD_LOGIC 0 182 (_architecture (_uni ))))
		(_signal (_internal fsm_resettimer ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal fsm_settime ~extieee.std_logic_1164.STD_LOGIC 0 184 (_architecture (_uni ))))
		(_signal (_internal fsm_settimer ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal NET1397 ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal NET1460 ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal NET1565 ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal NET898 ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal NET972 ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal pulse_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ))))
		(_signal (_internal pulse_hour ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_signal (_internal pulse_min ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ))))
		(_signal (_internal pulse_settime ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal pulse_settimer ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ascii_colon ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 196 (_architecture (_uni ))))
		(_signal (_internal ascii_space ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 197 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 198 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS1985 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 198 (_architecture (_uni ))))
		(_signal (_internal BUS1989 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 199 (_architecture (_uni ))))
		(_signal (_internal BUS2042 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 200 (_architecture (_uni ))))
		(_signal (_internal BUS2046 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 201 (_architecture (_uni ))))
		(_signal (_internal BUS2432 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 202 (_architecture (_uni ))))
		(_signal (_internal BUS2440 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 203 (_architecture (_uni ))))
		(_signal (_internal BUS2448 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 204 (_architecture (_uni ))))
		(_signal (_internal BUS2456 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 205 (_architecture (_uni ))))
		(_signal (_internal BUS2460 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 206 (_architecture (_uni ))))
		(_signal (_internal BUS2468 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 207 (_architecture (_uni ))))
		(_signal (_internal BUS2543 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 208 (_architecture (_uni ))))
		(_signal (_internal BUS2551 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 209 (_architecture (_uni ))))
		(_signal (_internal BUS2559 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 210 (_architecture (_uni ))))
		(_signal (_internal BUS260 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 211 (_architecture (_uni ))))
		(_signal (_internal BUS269 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 212 (_architecture (_uni ))))
		(_signal (_internal BUS279 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 213 (_architecture (_uni ))))
		(_signal (_internal BUS288 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 214 (_architecture (_uni ))))
		(_signal (_internal BUS297 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 215 (_architecture (_uni ))))
		(_signal (_internal BUS306 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 216 (_architecture (_uni ))))
		(_signal (_internal BUS320 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 217 (_architecture (_uni ))))
		(_signal (_internal BUS5450 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 218 (_architecture (_uni ))))
		(_signal (_internal BUS5453 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 219 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal timer_m ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 220 (_architecture (_uni ))))
		(_signal (_internal timer_s ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 221 (_architecture (_uni ))))
		(_signal (_internal time_h ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 222 (_architecture (_uni ))))
		(_signal (_internal time_m ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 223 (_architecture (_uni ))))
		(_signal (_internal time_s ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 224 (_architecture (_uni ))))
		(_process
			(line__424(_architecture 0 0 424 (_assignment (_simple)(_alias((settingtimeout)(fsm_settime)))(_simpleassign BUF)(_target(11))(_sensitivity(20)))))
			(line__426(_architecture 1 0 426 (_assignment (_simple)(_alias((settingtimerout)(fsm_settimer)))(_simpleassign BUF)(_target(12))(_sensitivity(21)))))
			(line__435(_architecture 2 0 435 (_assignment (_simple)(_alias((ovenout)(fsm_oven)))(_simpleassign BUF)(_target(10))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 3 -1
	)
)
I 000042 55 1131          1460167177384 a
(_unit VHDL (pulsegen 0 4 (a 0 12 ))
	(_version vb4)
	(_time 1460167177385 2016.04.08 21:59:37)
	(_source (\./../src/pulsegen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15471613154212021447004f431310134012151210)
	(_entity
		(_time 1460156340789)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal btn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal pulse ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ((i 2))))))
		(_type (_internal state_t 0 13 (_enum1 s0 s1 (_to (i 0)(i 1)))))
		(_variable (_internal state state_t 0 20 (_process 0 ((i 0)))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . a 1 -1
	)
)
I 000042 55 1131          1460167191838 a
(_unit VHDL (pulsegen 0 4 (a 0 12 ))
	(_version vb4)
	(_time 1460167191839 2016.04.08 21:59:51)
	(_source (\./../src/pulsegen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a8cd885dedd8d9d8bd89fd0dc8c8f8cdf8d8a8d8f)
	(_entity
		(_time 1460156340789)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal btn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal pulse ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ((i 2))))))
		(_type (_internal state_t 0 13 (_enum1 s0 s1 (_to (i 0)(i 1)))))
		(_variable (_internal state state_t 0 20 (_process 0 ((i 0)))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . a 1 -1
	)
)
V 000042 55 2952          1460167197780 a
(_unit VHDL (timekeeper 0 5 (a 0 19 ))
	(_version vb4)
	(_time 1460167197781 2016.04.08 21:59:57)
	(_source (\./../src/timekeeper.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bcb8bae8e6ebbcaabdb8fee6e8bab9bbbcbab9bbbe)
	(_entity
		(_time 1460156329553)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal pulse_h ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal th ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~124 0 15 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{6~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal ch ~UNSIGNED{6~downto~0}~13 0 20 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal cm ~UNSIGNED{6~downto~0}~13 0 21 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal cs ~UNSIGNED{6~downto~0}~13 0 22 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_alias((th)(ch)))(_target(6))(_sensitivity(9)))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((tm)(cm)))(_target(7))(_sensitivity(10)))))
			(line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((ts)(cs)))(_target(8))(_sensitivity(11)))))
			(line__28(_architecture 3 0 28 (_process (_target(9)(10)(11))(_sensitivity(0)(1)(2)(3)(4)(5)(9)(10)(11))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 131586 )
		(33686018 131586 )
		(33751554 197379 )
		(33686018 131586 )
		(50529026 197378 )
	)
	(_model . a 4 -1
	)
)
I 000042 55 1131          1460167249002 a
(_unit VHDL (pulsegen 0 4 (a 0 12 ))
	(_version vb4)
	(_time 1460167249003 2016.04.08 22:00:48)
	(_source (\./../src/pulsegen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cf9e9e9b9c98c8d8ce9bda9599c9cac99ac8cfc8ca)
	(_entity
		(_time 1460156340789)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal btn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal pulse ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ((i 2))))))
		(_type (_internal state_t 0 13 (_enum1 s0 s1 (_to (i 0)(i 1)))))
		(_variable (_internal state state_t 0 20 (_process 0 ((i 0)))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . a 1 -1
	)
)
V 000042 55 1131          1460167572311 a
(_unit VHDL (pulsegen 0 4 (a 0 12 ))
	(_version vb4)
	(_time 1460167572312 2016.04.08 22:06:12)
	(_source (\./../src/pulsegen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfedb6eaece8b8a8beedaae5e9b9bab9eab8bfb8ba)
	(_entity
		(_time 1460156340789)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal btn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal pulse ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ((i 2))))))
		(_type (_internal state_t 0 13 (_enum1 s0 s1 (_to (i 0)(i 1)))))
		(_variable (_internal state state_t 0 20 (_process 0 ((i 0)))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . a 1 -1
	)
)
V 000044 55 28978         1460167577123 top
(_unit VHDL (top 0 28 (top 0 48 ))
	(_version vb4)
	(_time 1460167577124 2016.04.08 22:06:17)
	(_source (\./../compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8cdddb8289dad89b888b8f839cd7d98ada8b8c8b888ada)
	(_entity
		(_time 1460156388263)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(clk1hz
			(_object
				(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
				(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ((i 2))))))
			)
		)
		(bcd2ascii
			(_object
				(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ascii ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(asciizero2space
			(_object
				(_port (_internal ai ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_entity (_in ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55 (_entity (_out ))))
			)
		)
		(bin2bcd2d
			(_object
				(_port (_internal bin ~STD_LOGIC_VECTOR{6~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal bcd1 ~STD_LOGIC_VECTOR{3~downto~0}~136 0 67 (_entity (_out ))))
				(_port (_internal bcd10 ~STD_LOGIC_VECTOR{3~downto~0}~138 0 68 (_entity (_out ))))
			)
		)
		(pulsegen
			(_object
				(_port (_internal btn ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_in ))))
				(_port (_internal pulse ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ((i 2))))))
			)
		)
		(deb
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal pb ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal pb_deb ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
			)
		)
		(timekeeper
			(_object
				(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_in ))))
				(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_in ))))
				(_port (_internal pulse_h ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_in ))))
				(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 157 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 158 (_entity (_in ))))
				(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 159 (_entity (_in ))))
				(_port (_internal th ~STD_LOGIC_VECTOR{6~downto~0}~1354 0 160 (_entity (_out ))))
				(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~1356 0 161 (_entity (_out ))))
				(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~1358 0 162 (_entity (_out ))))
			)
		)
		(hd44780_8chars_2lines
			(_object
				(_port (_internal ch_line1_0 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 99 (_entity (_in ))))
				(_port (_internal ch_line1_1 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 100 (_entity (_in ))))
				(_port (_internal ch_line1_2 ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 101 (_entity (_in ))))
				(_port (_internal ch_line1_3 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102 (_entity (_in ))))
				(_port (_internal ch_line1_4 ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 103 (_entity (_in ))))
				(_port (_internal ch_line1_5 ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 104 (_entity (_in ))))
				(_port (_internal ch_line1_6 ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 105 (_entity (_in ))))
				(_port (_internal ch_line1_7 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 106 (_entity (_in ))))
				(_port (_internal ch_line2_0 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 107 (_entity (_in ))))
				(_port (_internal ch_line2_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 108 (_entity (_in ))))
				(_port (_internal ch_line2_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 109 (_entity (_in ))))
				(_port (_internal ch_line2_3 ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 110 (_entity (_in ))))
				(_port (_internal ch_line2_4 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 111 (_entity (_in ))))
				(_port (_internal ch_line2_5 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 112 (_entity (_in ))))
				(_port (_internal ch_line2_6 ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 113 (_entity (_in ))))
				(_port (_internal ch_line2_7 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 114 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ))))
				(_port (_internal hd44780_db ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 117 (_entity (_out ((_others(i 2)))))))
				(_port (_internal hd44780_en ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ((i 2))))))
				(_port (_internal hd44780_rs ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ((i 2))))))
				(_port (_internal hd44780_rw ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ((i 2))))))
			)
		)
		(spacegen
			(_object
				(_port (_internal space ~STD_LOGIC_VECTOR{7~downto~0}~1352 0 149 (_entity (_out ))))
			)
		)
		(buzzer
			(_object
				(_port (_internal buzz ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75 (_entity (_out ((_others(i 2)))))))
			)
		)
		(timer
			(_object
				(_port (_internal clk_100mhz ~extieee.std_logic_1164.STD_LOGIC 0 167 (_entity (_in ))))
				(_port (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 168 (_entity (_in ))))
				(_port (_internal pulse_m ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 170 (_entity (_in ))))
				(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 171 (_entity (_in ))))
				(_port (_internal tm ~STD_LOGIC_VECTOR{6~downto~0}~1360 0 172 (_entity (_out ))))
				(_port (_internal ts ~STD_LOGIC_VECTOR{6~downto~0}~1362 0 173 (_entity (_out ))))
			)
		)
		(oventimetimerfsm
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_in ))))
				(_port (_internal cur_timer_m ~STD_LOGIC_VECTOR{6~downto~0}~1348 0 126 (_entity (_in ))))
				(_port (_internal cur_timer_s ~STD_LOGIC_VECTOR{6~downto~0}~1350 0 127 (_entity (_in ))))
				(_port (_internal pulse_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal pulse_settime ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal pulse_settimer ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_in ))))
				(_port (_internal buzz ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal oven ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal reset_time ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal reset_timer ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal set_time ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal set_timer ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
			)
		)
		(colongen
			(_object
				(_port (_internal colon ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 230 (_component clk1hz )
		(_port
			((clk_100mhz)(clk))
			((clk_1hz)(clk_1hz))
		)
		(_use (_entity . clk1hz)
		)
	)
	(_instantiation U10 0 236 (_component bcd2ascii )
		(_port
			((bcd)(BUS279))
			((ascii)(BUS2456))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U11 0 242 (_component bcd2ascii )
		(_port
			((bcd)(BUS269))
			((ascii)(BUS2460))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U12 0 248 (_component bcd2ascii )
		(_port
			((bcd)(BUS260))
			((ascii)(BUS2468))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U13 0 254 (_component asciizero2space )
		(_port
			((ai)(BUS320))
			((ao)(BUS2432))
		)
		(_use (_entity . asciizero2space)
		)
	)
	(_instantiation U14 0 260 (_component bin2bcd2d )
		(_port
			((bin)(timer_m))
			((bcd1)(BUS1985))
			((bcd10)(BUS1989))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U15 0 267 (_component pulsegen )
		(_port
			((btn)(NET898))
			((clk)(clk))
			((pulse)(pulse_hour))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U16 0 274 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_hour))
			((rst)(rst))
			((pb_deb)(NET898))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U17 0 282 (_component pulsegen )
		(_port
			((btn)(NET972))
			((clk)(clk))
			((pulse)(pulse_min))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U18 0 289 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_min))
			((rst)(rst))
			((pb_deb)(NET972))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U19 0 297 (_component pulsegen )
		(_port
			((btn)(NET1397))
			((clk)(clk))
			((pulse)(pulse_settime))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U2 0 304 (_component timekeeper )
		(_port
			((clk_100mhz)(clk))
			((clk_1hz)(clk_1hz))
			((pulse_h)(pulse_hour))
			((pulse_m)(pulse_min))
			((rst)(fsm_resettime))
			((set)(fsm_settime))
			((th)(time_h))
			((tm)(time_m))
			((ts)(time_s))
		)
		(_use (_entity . timekeeper)
			(_port
				((clk_100mhz)(clk_100mhz))
				((clk_1hz)(clk_1hz))
				((rst)(rst))
				((pulse_h)(pulse_h))
				((pulse_m)(pulse_m))
				((set)(set))
				((th)(th))
				((tm)(tm))
				((ts)(ts))
			)
		)
	)
	(_instantiation U20 0 317 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_settime))
			((rst)(rst))
			((pb_deb)(NET1397))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U21 0 325 (_component pulsegen )
		(_port
			((btn)(NET1460))
			((clk)(clk))
			((pulse)(pulse_settimer))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U22 0 332 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_settimer))
			((rst)(rst))
			((pb_deb)(NET1460))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U23 0 340 (_component pulsegen )
		(_port
			((btn)(NET1565))
			((clk)(clk))
			((pulse)(pulse_canceltimer))
		)
		(_use (_entity . pulsegen)
			(_port
				((clk)(clk))
				((btn)(btn))
				((pulse)(pulse))
			)
		)
	)
	(_instantiation U24 0 347 (_component deb )
		(_port
			((clk)(clk))
			((pb)(pb_canceltimer))
			((rst)(rst))
			((pb_deb)(NET1565))
		)
		(_use (_entity . deb)
			(_port
				((clk)(clk))
				((rst)(rst))
				((pb)(pb))
				((pb_deb)(pb_deb))
			)
		)
	)
	(_instantiation U25 0 355 (_component bcd2ascii )
		(_port
			((bcd)(BUS1989))
			((ascii)(BUS5450))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U26 0 361 (_component bcd2ascii )
		(_port
			((bcd)(BUS1985))
			((ascii)(BUS2559))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U27 0 367 (_component bin2bcd2d )
		(_port
			((bin)(timer_s))
			((bcd1)(BUS2042))
			((bcd10)(BUS2046))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U28 0 374 (_component bcd2ascii )
		(_port
			((bcd)(BUS2046))
			((ascii)(BUS2551))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U29 0 380 (_component bcd2ascii )
		(_port
			((bcd)(BUS2042))
			((ascii)(BUS2543))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U3 0 386 (_component bin2bcd2d )
		(_port
			((bin)(time_h))
			((bcd1)(BUS297))
			((bcd10)(BUS306))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U30 0 393 (_component hd44780_8chars_2lines )
		(_port
			((ch_line1_0)(BUS2432))
			((ch_line1_1)(BUS2440))
			((ch_line1_2)(ascii_colon))
			((ch_line1_3)(BUS2448))
			((ch_line1_4)(BUS2456))
			((ch_line1_5)(ascii_colon))
			((ch_line1_6)(BUS2460))
			((ch_line1_7)(BUS2468))
			((ch_line2_0)(ascii_space))
			((ch_line2_1)(ascii_space))
			((ch_line2_2)(ascii_space))
			((ch_line2_3)(BUS5453))
			((ch_line2_4)(BUS2559))
			((ch_line2_5)(ascii_colon))
			((ch_line2_6)(BUS2551))
			((ch_line2_7)(BUS2543))
			((clk)(clk))
			((reset)(rst))
			((hd44780_db)(hd44780_db))
			((hd44780_en)(hd44780_en))
			((hd44780_rs)(hd44780_rs))
			((hd44780_rw)(hd44780_rw))
		)
		(_use (_entity . hd44780_8chars_2lines)
			(_port
				((ch_line1_0)(ch_line1_0))
				((ch_line1_1)(ch_line1_1))
				((ch_line1_2)(ch_line1_2))
				((ch_line1_3)(ch_line1_3))
				((ch_line1_4)(ch_line1_4))
				((ch_line1_5)(ch_line1_5))
				((ch_line1_6)(ch_line1_6))
				((ch_line1_7)(ch_line1_7))
				((ch_line2_0)(ch_line2_0))
				((ch_line2_1)(ch_line2_1))
				((ch_line2_2)(ch_line2_2))
				((ch_line2_3)(ch_line2_3))
				((ch_line2_4)(ch_line2_4))
				((ch_line2_5)(ch_line2_5))
				((ch_line2_6)(ch_line2_6))
				((ch_line2_7)(ch_line2_7))
				((clk)(clk))
				((reset)(reset))
				((hd44780_db)(hd44780_db))
				((hd44780_rw)(hd44780_rw))
				((hd44780_rs)(hd44780_rs))
				((hd44780_en)(hd44780_en))
			)
		)
	)
	(_instantiation U31 0 419 (_component spacegen )
		(_port
			((space)(ascii_space))
		)
		(_use (_entity . spacegen)
		)
	)
	(_instantiation U34 0 428 (_component buzzer )
		(_port
			((buzz)(fsm_buzz))
			((clk)(clk))
			((leds)(buzzerleds))
		)
		(_use (_entity . buzzer)
			(_port
				((clk)(clk))
				((buzz)(buzz))
				((leds)(leds))
			)
		)
	)
	(_instantiation U36 0 437 (_component timer )
		(_port
			((clk_100mhz)(clk))
			((clk_1hz)(clk_1hz))
			((pulse_m)(pulse_min))
			((rst)(fsm_resettimer))
			((set)(fsm_settimer))
			((tm)(timer_m))
			((ts)(timer_s))
		)
		(_use (_entity . timer)
			(_port
				((clk_100mhz)(clk_100mhz))
				((clk_1hz)(clk_1hz))
				((rst)(rst))
				((pulse_m)(pulse_m))
				((set)(set))
				((tm)(tm))
				((ts)(ts))
			)
		)
	)
	(_instantiation U37 0 448 (_component oventimetimerfsm )
		(_port
			((clk)(clk))
			((cur_timer_m)(timer_m))
			((cur_timer_s)(timer_s))
			((pulse_canceltimer)(pulse_canceltimer))
			((pulse_settime)(pulse_settime))
			((pulse_settimer)(pulse_settimer))
			((rst)(rst))
			((buzz)(fsm_buzz))
			((oven)(fsm_oven))
			((reset_time)(fsm_resettime))
			((reset_timer)(fsm_resettimer))
			((set_time)(fsm_settime))
			((set_timer)(fsm_settimer))
		)
		(_use (_entity . oventimetimerfsm)
			(_port
				((rst)(rst))
				((clk)(clk))
				((pulse_settime)(pulse_settime))
				((pulse_settimer)(pulse_settimer))
				((pulse_canceltimer)(pulse_canceltimer))
				((cur_timer_m)(cur_timer_m))
				((cur_timer_s)(cur_timer_s))
				((set_timer)(set_timer))
				((set_time)(set_time))
				((reset_timer)(reset_timer))
				((reset_time)(reset_time))
				((buzz)(buzz))
				((oven)(oven))
			)
		)
	)
	(_instantiation U38 0 465 (_component asciizero2space )
		(_port
			((ai)(BUS5450))
			((ao)(BUS5453))
		)
		(_use (_entity . asciizero2space)
		)
	)
	(_instantiation U4 0 471 (_component colongen )
		(_port
			((colon)(ascii_colon))
		)
		(_use (_entity . colongen)
		)
	)
	(_instantiation U5 0 476 (_component bin2bcd2d )
		(_port
			((bin)(time_m))
			((bcd1)(BUS279))
			((bcd10)(BUS288))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U6 0 483 (_component bin2bcd2d )
		(_port
			((bin)(time_s))
			((bcd1)(BUS260))
			((bcd10)(BUS269))
		)
		(_use (_entity . bin2bcd2d)
			(_port
				((bin)(bin))
				((bcd10)(bcd10))
				((bcd1)(bcd1))
			)
		)
	)
	(_instantiation U7 0 490 (_component bcd2ascii )
		(_port
			((bcd)(BUS306))
			((ascii)(BUS320))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U8 0 496 (_component bcd2ascii )
		(_port
			((bcd)(BUS297))
			((ascii)(BUS2440))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_instantiation U9 0 502 (_component bcd2ascii )
		(_port
			((bcd)(BUS288))
			((ascii)(BUS2448))
		)
		(_use (_entity . bcd2ascii)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal pb_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal pb_hour ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal pb_min ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal pb_settime ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal pb_settimer ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal hd44780_en ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal hd44780_rs ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal hd44780_rw ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal ovenout ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal settingtimeout ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal settingtimerout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal buzzerleds ~STD_LOGIC_VECTOR{3~downto~0}~12 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hd44780_db ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1348 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1350 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1352 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1354 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1356 0 161 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1358 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1360 0 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal clk_1hz ~extieee.std_logic_1164.STD_LOGIC 0 179 (_architecture (_uni ))))
		(_signal (_internal fsm_buzz ~extieee.std_logic_1164.STD_LOGIC 0 180 (_architecture (_uni ))))
		(_signal (_internal fsm_oven ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ))))
		(_signal (_internal fsm_resettime ~extieee.std_logic_1164.STD_LOGIC 0 182 (_architecture (_uni ))))
		(_signal (_internal fsm_resettimer ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal fsm_settime ~extieee.std_logic_1164.STD_LOGIC 0 184 (_architecture (_uni ))))
		(_signal (_internal fsm_settimer ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal NET1397 ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal NET1460 ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal NET1565 ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal NET898 ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal NET972 ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal pulse_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ))))
		(_signal (_internal pulse_hour ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_signal (_internal pulse_min ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ))))
		(_signal (_internal pulse_settime ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal pulse_settimer ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 196 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ascii_colon ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 196 (_architecture (_uni ))))
		(_signal (_internal ascii_space ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 197 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 198 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS1985 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 198 (_architecture (_uni ))))
		(_signal (_internal BUS1989 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 199 (_architecture (_uni ))))
		(_signal (_internal BUS2042 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 200 (_architecture (_uni ))))
		(_signal (_internal BUS2046 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 201 (_architecture (_uni ))))
		(_signal (_internal BUS2432 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 202 (_architecture (_uni ))))
		(_signal (_internal BUS2440 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 203 (_architecture (_uni ))))
		(_signal (_internal BUS2448 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 204 (_architecture (_uni ))))
		(_signal (_internal BUS2456 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 205 (_architecture (_uni ))))
		(_signal (_internal BUS2460 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 206 (_architecture (_uni ))))
		(_signal (_internal BUS2468 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 207 (_architecture (_uni ))))
		(_signal (_internal BUS2543 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 208 (_architecture (_uni ))))
		(_signal (_internal BUS2551 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 209 (_architecture (_uni ))))
		(_signal (_internal BUS2559 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 210 (_architecture (_uni ))))
		(_signal (_internal BUS260 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 211 (_architecture (_uni ))))
		(_signal (_internal BUS269 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 212 (_architecture (_uni ))))
		(_signal (_internal BUS279 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 213 (_architecture (_uni ))))
		(_signal (_internal BUS288 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 214 (_architecture (_uni ))))
		(_signal (_internal BUS297 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 215 (_architecture (_uni ))))
		(_signal (_internal BUS306 ~STD_LOGIC_VECTOR{3~downto~0}~1366 0 216 (_architecture (_uni ))))
		(_signal (_internal BUS320 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 217 (_architecture (_uni ))))
		(_signal (_internal BUS5450 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 218 (_architecture (_uni ))))
		(_signal (_internal BUS5453 ~STD_LOGIC_VECTOR{7~downto~0}~1364 0 219 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal timer_m ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 220 (_architecture (_uni ))))
		(_signal (_internal timer_s ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 221 (_architecture (_uni ))))
		(_signal (_internal time_h ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 222 (_architecture (_uni ))))
		(_signal (_internal time_m ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 223 (_architecture (_uni ))))
		(_signal (_internal time_s ~STD_LOGIC_VECTOR{6~downto~0}~1368 0 224 (_architecture (_uni ))))
		(_process
			(line__424(_architecture 0 0 424 (_assignment (_simple)(_alias((settingtimeout)(fsm_settime)))(_simpleassign BUF)(_target(11))(_sensitivity(20)))))
			(line__426(_architecture 1 0 426 (_assignment (_simple)(_alias((settingtimerout)(fsm_settimer)))(_simpleassign BUF)(_target(12))(_sensitivity(21)))))
			(line__435(_architecture 2 0 435 (_assignment (_simple)(_alias((ovenout)(fsm_oven)))(_simpleassign BUF)(_target(10))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 3 -1
	)
)
V 000042 55 2415          1460168502186 a
(_unit VHDL (oventimetimerfsm 0 4 (a 0 22 ))
	(_version vb4)
	(_time 1460168502187 2016.04.08 22:21:42)
	(_source (\./../src/oventimetimerfsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1215151416454304401706484a144614171516141b)
	(_entity
		(_time 1460156353527)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal pulse_settime ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal pulse_settimer ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal pulse_canceltimer ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cur_timer_m ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cur_timer_s ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_entity (_in ))))
		(_port (_internal set_timer ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal set_time ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal reset_timer ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal reset_time ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal buzz ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal oven ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal state_t 0 23 (_enum1 s_init s_settime s_settimer s_oven s_buzz (_to (i 0)(i 4)))))
		(_variable (_internal cur_state state_t 0 34 (_process 0 ((i 0)))))
		(_process
			(line__32(_architecture 0 0 32 (_process (_simple)(_target(7)(8)(9)(10)(11)(12))(_sensitivity(1))(_read(0)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . a 1 -1
	)
)
