# 8-bit-BaugThis project involves the design and implementation of an 8-bit Baugh-Wooley multiplier in Verilog HDL. The Baugh-Wooley algorithm is optimized for signed binary multiplication, ensuring efficient and accurate arithmetic operations. The project includes functional simulation, verification, and synthesis results, demonstrating the performance and correctness of the multiplier design.h-Wooley-Multiplier
