<!DOCTYPE html>
<html lang="ja">
  <head>
	<meta charset="UTF-8" />
	<title>M68K macintosh hardware reference</title>
	<link rel="stylesheet" href="style.css" />
  </head>
  <body>
	<h1>M68K macintosh hardware reference</h1>
	<table id="mmap">
	  <caption>memory map</caption>
	  <thead>
	  <tr><th colspan="2"></th><th>GLU (SE/30, IIx, IIcx)</th><th>MDU (IIci, IIsi)</th><th>OSS (IIfx)</th><th>V8 (LC, LCII, IIvx, IIvi)</th>
		<th>MCU (Quadra 700, Quadra 9x0)</th><th>Jaws (PB 14x, PB170)</th><th>MSC (PB 150, PB Duo)</th><th>Sonora (LC III)</th>
		<th>Niagara (PB 16x, PB 180)</th><th>MEMCjr (Quadra 605, LC475, LC575)</th><th> F108 (LC 630, LC 580)</th><th>Ardbeg (LC 520, 550)</th>
	  </tr>
	  </thead>
	  <tbody>
	  <tr><th rowspan="10">RAM</th><th>SIMM-size</th><td colspan="3">1MB~64MB</td><td>1MB~8MB</td><td>4MB~64MB</td>
		<td>512KB~2MB</td><td>2MB~8MB</td><td>1MB~16MB</td><td>512KB~2MB</td><td colspan="3">1MB~64MB</td></tr>
	  <tr><th>(embbed)</th><td colspan="3" class="na">N/A</td><td>#00000000</td><td colspan="3" class="na">N/A</td><td>#00000000</td><td class="na">N/A</td>
		<td colspan="3">#00000000</td></tr>
	  <tr><th>Ch-A</th><td colspan="3">#00000000</td><td>#00800000(8MB)<br/>#00400000(4MB)</td><td colspan="3">#00000000</td><td>#01000000</td><td>#00000000</td><td colspan="2">#04000000</td>
		<td>#01000000</td></tr>
	  <tr><th>Ch-B</th><td colspan="3">#04000000</td><td class="na">N/A</td><td>#04000000</td>
		<td colspan="2">#00200000</td><td>#02000000</td><td>#00200000</td><td colspan="2">#08000000</td><td>#02000000</td></tr>
	  <tr><th>Ch-C</th><td colspan="4" class="na">N/A</td><td>#08000000 <em>(Quadra 9x0)</em></td><td colspan="2">#00400000</td>
		<td>#03000000</td><td>#00400000</td><td colspan="2">#0C000000</td><td>#03000000</td></tr>
	  <tr><th>Ch-D</th><td colspan="4" class="na">N/A</td><td>#0C000000 <em>(Quadra 9x0)</em></td><td colspan="2">#00600000</td>
		<td>#04000000</td><td>#00600000</td><td colspan="2">#10000000</td><td>#04000000</td></tr>
		<tr><th>Ch-E</th><td colspan="6" class="na">N/A</td><td>#00800000</td><td class="na">N/A</td><td>#00800000</td>
		  <td colspan="3"  class="na">N/A</td></tr>
		<tr><th>Ch-F</th><td colspan="6" class="na">N/A</td><td>#01000000</td><td class="na">N/A</td><td>#00A00000</td>
		  <td colspan="3"  class="na">N/A</td></tr>
		<tr><th>Ch-G</th><td colspan="6" class="na">N/A</td><td>#01800000</td><td class="na">N/A</td><td>#00C00000</td>
		  <td colspan="3"  class="na">N/A</td></tr>
		<tr><th>Ch-H</th><td colspan="6" class="na">N/A</td><td>#02000000</td><td class="na">N/A</td><td>#00E00000</td>
		  <td colspan="3"  class="na">N/A</td></tr>
	  <tr>
		<th><a href="#ROM">ROM</a></th><th>base</th><td colspan="3">#40800000</td><td>#40A00000</td><td>#40800000</td>
		<td colspan="2">#40800000</td><td>#40800000</td><td>#40800000</td><td colspan="3">#40800000</td></tr>
	  </tr>
	  <tr><th rowspan="22">IO</th><th><a href="#via1">VIA1</a></th><td colspan="12">#50F00000</td></tr>
	  <tr><th><a href="#via2">VIA2</a></th><td>#50F02000</td><td colspan="3" class="na">N/A</td><td>#50F02000</td>
		<td>#50F02000</td><td colspan="2" class="na">N/A</td><td>#50F02000</td><td colspan="2">#50F02000</td><td class="na">N/A</td></tr>
	  <tr><th><a href="#scc">SCC</a></th><td colspan="2">#50F04000</td><td><em>(SCC.IOP)</em> #50F0C020</td><td>#50F04000</td>
		<td><em>(SCC.IOP)</em> #50F0C020</td><td colspan="2">#50F04000</td><td>#50F04000</td><td>#50F04000</td>
		<td colspan="2">#50F0C020</td><td>#50F04000</td></tr>
	  <tr><th><a href="#scsi1">SCSI handshake</a></th><td colspan="2">#50F06000</td><td class="na">N/A</td><td>#50F06000</td>
		<td class="na">N/A</td><td colspan="2">#50F06000</td><td>#50F06000</td><td>#50F06000</td>
		<td colspan="2" class="na">N/A</td><td>#50F06000</td></tr>
	  <tr><th><a href="#ether">Ethernet</a></th><td colspan="4" class="na">NA</td><td>#50F0A000</td>
		<td colspan="2" class="na">NA</td><td>#50F0A000</td><td class="na">NA</td><td colspan="3">#50F0A000</td></tr>
	  <tr><th><a href="#scsi2">SCSI</a></th><td colspan="2">#50F10000</td><td><i>(DMA)</i> #50F08000</td><td>#50F10000</td>
		<td>#50F0F000 (internal)<br>#50F0F402 (external)</i></td><td colspan="2">#50F10000</td><td>#50F10000</td><td>#50F10000</td>
		<td colspan="2">#50F10000</td><td>#50F10000</td></tr>
	  <tr><th><a href="#scsi3">SCSI(psedu DMA)</a></th><td colspan="2">#50F12000</td><td class="na">N/A</td><td>#50F12000</td>
		<td class="na">N/A</td><td>#50F06000</td><td>#50F12000</td><td>#50F12000</td><td>#50F06000</td>
		<td colspan="2" class="na">N/A</td><td>#50F12000</td></tr>
	  <tr><th><a href="#asc">ASC</a></th><td colspan="12">#50F14000</td></tr>
	  <tr><th><a href="#swim">SWIM</a></th><td colspan="2">#50F16000</td><td><em>(SWIM.IOP)</em> #50F12020</td><td>#50F16000</td>
		<td><em>(SWIM.IOP on 9x0)</em> #50F1E000</td><td colspan="2">#50F16000</td><td>#50F16000</td><td>#50F16000</td>
		<td colspan="2"> #50F01E00</td><td>#50F16000</td></tr>
	  <tr><th><a href="#vdac">VDAC</a></th><td class="na">N/A</td><td>#50F24000</td><td class="na">N/A</td><td>#50F24000</td>
		<td>#F9800000</td><td class="na">N/A</td><td>#50F20000</td><td>#50F24000</td><td>#50F20000</td>
		<td>#F9800000</td><td>#50F24000</td><td>#50F24000</td></tr>
	  <tr><th><a href="#rbv">RBV</a></th><td class="na">N/A</td><td>#50F26000</td><td class="na">N/A</td><td>#50F26000</td>
		<td colspan="2" class="na">N/A</td><td>#50F26000</td><td>#50F26000</td><td colspan="3" class="na">N/A</td><td>#50F26000</td></tr>
	  <tr><th>MEM_CTL</th><td colspan="2" class="na">N/A</td>
		<td><a href="#oss">#50F1A000</a><br /><a href="#exp0">#50F1C000</a><br /><a href="#exp1">#50F1E000</a></td>
		<td><a href="#v8">#00A00000</a></td>
		<td><a href="#mcu">#5000E000</a><br /><a href="#quadra">#F9800000</a><br /></td><td><a href="#pb_reg">#50F80000</a></td><td class="na" colspan="2">N/A</td>
		<td><a href="#pb_reg">#50F80000</a></td><td><a href="#quadra">#F9800000</a></td><td><a href="#f108">#F50F1A000</a></td>
		<td class="na">N/A</td>
	  </tr>
	  </tbody>
	</table>
	<h2 id="via">VIA</h2>
	<table>
	  <thead>
		<tr><th>ADDR<br>(high 7bit only)</th><th>NAME</th><th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></tr>
		<tr><th>$0000</th><th>ORB</th>
		  <td colspan="8">port B/ORB<a href="#via_latch">[1]</a></td>
		</tr>
		<tr><th>$0200</th><th>ORA_H</th>
		  <td colspan="8">port A/ORA with handshake<a href="#via_latch">[1]</a></td>
		</tr>
		<tr><th>$0400</th><th>DDRB</th>
		  <td colspan="8">port B is output if 1, otherwise port B is input</td>
		</tr>
		<tr><th>$0600</th><th>DDRA</th>
		  <td colspan="8">port A is output if 1, otherwise port A is input</td>
		</tr>
		<tr><th>$0800</th><th>TIMER1_L</th>
		  <td colspan="8">
			R:Timer1.L/reset IFR.6<br />
			W:Timer1 latch.L
		  </td>
		</tr>
		<tr><th>$0A00</th><th>TIMER1_H</th>
		  <td colspan="8">
			R: Timer1.H<br />
			W: Timer1 latch.H/reset IFR.6/Transfer to Timer1
		  </td>
		</tr>
		<tr><th>$0C00</th><th>TIMER1_L_LATCH</th>
		  <td colspan="8">Timer1 latch.L</td>
		</tr>
		<tr><th>$0E00</th><th>TIMER1_H_LATCH</th>
		  <td colspan="8">Timer1 latch.H</td>
		</tr>
		<tr><th>$1000</th><th>TIMER2_L</th>
		  <td colspan="8">
			R: Timer2.L/reset IFR.5<br />
			W: Timer2 latch.L
		  </td>
		</tr>
		<tr><th>$1200</th><th>TIMER2_H</th>
		  <td colspan="8">
			R:Timer2.H<br />
			W:Timer2 latch.H/reset IFR.5/Transfer to Timer2
		  </td>
		</tr>
		<tr><th>$1400</th><th>SR</th>
		  <td colspan="8">see <a href="#via_sr">Shift register</a></td>
		</tr>
		<tr><th>$1600</th><th>ACR</th>
		  <td>T1 PB7 enable</td>
		  <td>T1 continuous mode</td>
		  <td>T1 PB6 count mode</td>
		  <td colspan="3" id="via_sr">
			<dl>
			  <dt> ACR.4=0(shift in)</dt>			  
			  <dd>
				<p><code>SR = (SR << 1) | CB2.IN</code></p>
				<table>
				  <tr><th>code</th><th>shift in when</th></tr>
				  <tr><th>00</th><td>disabled</td></tr>
				  <tr><th>01</th><td>T2 overflows</td></tr>
				  <tr><th>10</th><td>System clock(783.36 kHz)</td></tr>
				  <tr><th>11</th><td>After CB HIGH</td></tr>
				</table>
			  </dd>
			  <dt> ACR.4=1(shift out)</dt>
			  <dd>
				<p><code>CB2.OUT = SR.7<br> SR = ROL.B(SR, 1) </code></p>
				<table>
				  <tr><th>code</th><th>shift out when</th></tr>
				  <tr><th>00</th><td>T2 overflows( never stop)</td></tr>
				  <tr><th>01</th><td>T2 overflows( stop at 8 shift)</td></tr>
				  <tr><th>10</th><td>System clock(783.36 kHz)</td></tr>
				  <tr><th>11</th><td>After CB HIGH</td></tr>
				</table>
			  </dd>
			</dl>
		  </td>			  
		  <td>Port B latch enable<a href="#via_latch">[1]</a></td>
		  <td>Port A latch enable<a href="#via_latch">[1]</a></td>
		</tr>
		<tr><th>$1800</th><th>PCR</th>
		  <td>CB2 output mode</td>
		  <td colspan="2">
			<dl>
			  <dt>CB2 output mode=0</dt>
			  <dd>
				<table>
				  <tr><th>code</th><th>set IFR.3 bit when </th><th>clear IFR.3 bit when.</th></tr>
				  <tr><th>00</th><td>CB2 signal becomes low</td><td>read/write PB</td></tr>
				  <tr><th>01</th><td>CB2 signal becomes low</td><td>never</td></tr>
				  <tr><th>10</th><td>CB2 signal becomes high</td><td>read/write PB</td></tr>
				  <tr><th>11</th><td>CB2 signal becomes high</td><td>never</td></tr>
				</table>
			  </dd>
			  <dt>CB2 output mode=1</dt>
			  <dd>
				<table>
				  <tr><th>code</th><th>set CB2 LOW when </th><th>set CB2 HIGH  when.</th></tr>
				  <tr><th>00</th><td>write ORB</td><td>CB1 signal became high</td></tr>
				  <tr><th>01</th><td>write ORB(1 cycle only)</td><td>otherwise</td></tr>
				  <tr><th>10</th><td>always</td><td>never</td></tr>
				  <tr><th>11</th><td>never</td><td>always</td></tr>
				</table>
			  </dd>
			</dl>
		  </td>
		  <td>IFR.4 CB1 positive edge mode</td>
		  <td>CA2 output mode</td>
		  <td colspan="2">
			<dl>
			  <dt>CA2 output mode=0</dt>
			  <dd>
				<table>
				  <tr><th>code</th><th>set IFR.0 bit when </th><th>clear IFR.0 bit when.</th></tr>
				  <tr><th>00</th><td>CA2 signal becomes low</td><td>read/write PA</td></tr>
				  <tr><th>01</th><td>CA2 signal becomes low</td><td>never</td></tr>
				  <tr><th>10</th><td>CA2 signal becomes high</td><td>read/write PA</td></tr>
				  <tr><th>11</th><td>CA2 signal becomes high</td><td>never</td></tr>
				</table>
			  </dd>
			  <dt>CA2 output mode=1</dt>
			  <dd>
				<table>
				  <tr><th>code</th><th>set CB2 LOW when </th><th>set CB2 HIGH  when.</th></tr>
				  <tr><th>00</th><td>write/read ORA_H</td><td>CB1 signal became high</td></tr>
				  <tr><th>01</th><td>write ORA_H(1 cycle only)</td><td>otherwise</td></tr>
				  <tr><th>10</th><td>always</td><td>never</td></tr>
				  <tr><th>11</th><td>never</td><td>always</td></tr>
				</table>
			  </dd>
			</dl>
		  </td>
		  <td>IFR.1 CA1 positive edge mode</td>
		</tr>
		<tr><th>$1A00</th><th>IFR</th>
		  <td>IRQ</td><td>Timer1</td><td>Timer2</td><td>CB1</td><td>CB2</td><td><a href="#via_sr">SR</a></td>
		  <td>CA1</td><td>CA2</td>
		</tr>
		<tr><th>$1C00</th><th>IER</th>
		  <td>SET/CLEAR</td><td>Timer1</td><td>Timer2</td><td>CB1</td><td>CB2</td><td><a href="#via_sr">SR</a></td>
		  <td>CA1</td><td>CA2</td>
		</tr>
		<tr><th>$1E00</th><th>ORA</th>
		  <td colspan="8">port A/ORA<a href="#via_latch">[1]</a></td>
		</tr>
	  </thead>
	</table>
	<p>
	  <a id="via_latch">[1]</a>Latchビットが1の時は、C*シグナル有効時にのみ、データの更新が行われる。
	</p>
	<h3 id="via1">VIA1</h3>
	<table>
	  <caption>WRITE</caption>
	  <tr><th rowspan="2"></th><th colspan="8">port A</th><th colspan="8">port B</th><th rowspan="2">CB2</th></tr>
	  <tr>
		<th>7(#80)</th><th>6(#40)</th><th>5(#20)</th><th>4(#10)</th><th>3(#08)</th><th>2(#04)</th><th>1(#02)</th><th>0(#01)</th>
		<th>7(#80)</th><th>6(#40)</th><th>5(#20)</th><th>4(#10)</th><th>3(#08)</th><th>2(#04)</th><th>1(#02)</th><th>0(#01)</th>
	  </tr>
	  <tr><th>SE/30</th><td rowspan="5" class="na">N/A</td><td>flip screen buffers (1=main, 0=alternate)</td>
		<td rowspan="4">floppy head SEL</td>
		<td rowspan="2">1=enable ROM overlay</td>
		<td rowspan="4">sync modem on modem port</td>
		<td rowspan="5" colspan="3" class="na">N/A</td>
		<td rowspan="5">sound enable(actually do thing)</td>
		<td>0=vSync IRQ enable</td>
		<td colspan="2" rowspan="4">ADB state</td>
		<td rowspan="5" class="na">N/A</td>
		<td rowspan="5">0=RTC enable</td>
		<td rowspan="5">RTC CLOCK</td>
		<td rowspan="5">RTC DATA</td>
		<td rowspan="4">ADB data</td>
	  </tr>
	  <tr><th>IIx, IIcx</th><td rowspan="4" class="na">N/A</td><td rowspan="4" class="na">N/A</td></tr>
	  <tr><th>IIci + PGC</th>
		<td>W:0=parity enable</td></tr>
	  <tr><th><i>others</i></th><td rowspan="2" class="na">N/A</td></tr>
	  <tr><th>IIfx</th><td class="na">N/A</td><td class="na">N/A</td><td class="na" colspan="2">N/A</td><td class="na">N/A</td></tr>
	</table>
	<table>
	  <caption>READ</caption>
	  <tr><th rowspan="2"></th><th colspan="8">port A</th><th colspan="8">port B</th><th rowspan="2">CA1</th><th rowspan="2">CA2</th><th rowspan="2">CB1</th><th rowspan="2">CB2</th></tr>
	  <tr>
		<th>7(#80)</th><th>6(#40)</th><th>5(#20)</th><th>4(#10)</th><th>3(#08)</th><th>2(#04)</th><th>1(#02)</th><th>0(#01)</th>
		<th>7(#80)</th><th>6(#40)</th><th>5(#20)</th><th>4(#10)</th><th>3(#08)</th><th>2(#04)</th><th>1(#02)</th><th>0(#01)</th>
	  </tr>
	  <tr><th>SE/30</th>
		<td rowspan="13">0=SCC wait/request</td><td>1</td>
		<td rowspan="14" class="na">N/A</td>
		<td rowspan="3" class="na">N/A</td>
		<td rowspan="14" class="na">N/A</td>
		<td rowspan="3" colspan="3" class="na">N/A</td>
		<td rowspan="9" class="na">N/A</td>
		<td rowspan="14" class="na">N/A</td>
		<td rowspan="14" colspan="2" class="na">N/A</td>
		<td rowspan="13">0=enable ADB IRQ</td>
		<td rowspan="14" colspan="2" class="na">N/A</td>
		<td rowspan="14">RTC DATA</td>
		<td rowspan="14">RTC 1s IRQ</td>
		<td rowspan="14">Timer2 overflow IRQ(60.15Hz)</td>
		<td rowspan="13">ADB CLOCK</td>
		<td rowspan="13">ADB DATA</td>
	  </tr>
	  <tr><th>IIx</th><td>0</td></tr>
	  <tr><th>IIcx</th><td>1</td></tr>
	  <tr><th>PowerBook Duo 2x0</th><td rowspan="4">0</td><td>0</td><td rowspan="3">0</td>
		<td rowspan="2">0</td><td rowspan="11" class="na">N/A</td></tr>
	  <tr><th>Quadra 950</th><td rowspan="3">1</td></tr>
	  <tr><th>Power Book 1x0</th><td rowspan="2">1</td></tr>
	  <tr><th>IIsi</th><td>1</td></tr>
	  <tr><th>Quadra 700</th><td rowspan="5">1</td><td rowspan="2">0</td><td>0</td><td>0</td></tr>
	  <tr><th>IIci</th><td rowspan="2">1</td><td rowspan="2">1</td></tr>
	  <tr><th>IIci + PGC</th><td rowspan="3">1</td><td>parity error</td></tr>
	  <tr><th>Quadra 900</th><td>0</td><td rowspan="2">0</td><td rowspan="4" class="na">N/A</td></tr>
	  <tr><th>LC</th><td>1</td></tr>
	  <tr><th><i>others</i></th><td class="na">N/A</td><td class="na">N/A</td><td colspan="2" class="na">N/A</td></tr>
	  <tr><th>IIfx</th><td class="na">N/A</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="na">N/A</td><td class="na">N/A</td><td class="na">N/A</td></tr>
	</table>

	<h3 id="via2">VIA2</h3>
	<table>
	  <caption>WRITE</caption>
	  <tr><th rowspan="2"></th><th colspan="8">port A</th><th colspan="8">port B</th><th rowspan="2">CB2</th></tr>
	  <tr>
		<th>7(#80)</th><th>6(#40)</th><th>5(#20)</th><th>4(#10)</th><th>3(#08)</th><th>2(#04)</th><th>1(#02)</th><th>0(#01)</th>
		<th>7(#80)</th><th>6(#40)</th><th>5(#20)</th><th>4(#10)</th><th>3(#08)</th><th>2(#04)</th><th>1(#02)</th><th>0(#01)</th>
	  </tr>
	  <tr><th>GLU (SE/30, IIx, IIcx)</th><td colspan="2">RAM size
		<table>
		  <tr><th>bit</th><th>size</th></tr>
		  <tr><th>00</th><td>1MB</td></tr>
		  <tr><th>01</th><td>4MB</td></tr>
		  <tr><th>10</th><td>16MB</td></tr>
		  <tr><th>11</th><td>64MB</td></tr>
		</table>
	  </td>
	  <td colspan="6" rowspan="3" class="na">N/A</td>
	  <td  rowspan="2" >VIA1 60.15Hz IRQ</td>
	  <td  rowspan="3" class="na">N/A</td>
	  <td  rowspan="3" class="na">N/A</td>
	  <td  rowspan="3" class="na">N/A</td>
	  <td  rowspan="2" class="na">N/A</td>
	  <td rowspan="3" >0=power off</td>
	  <td rowspan="3" >0=NuBus lock out</td>
	  <td  rowspan="2">0=Disable CPU cache</td>
	  <td rowspan="3" ><i>(SCSI IRQ)</i></td>
	  </tr>
	  <tr><th><i>others</i></th>	<td colspan="2" rowspan="2" class="na">N/A</td></tr>
	  <tr><th>IIci</th><td>0=party test mode</td>
		<td>0=flush cache card</td><td>0=disable cache card</td></tr>
	</table>
	<table>
	  <caption>READ</caption>
	  <tr><th rowspan="2"></th><th colspan="8">port A</th><th colspan="8">port B</th><th rowspan="2">CA1</th><th rowspan="2">CA2</th><th rowspan="2">CB1</th><th rowspan="2">CB2</th></tr>
 	  <tr>
		<th>7(#80)</th><th>6(#40)</th><th>5(#20)</th><th>4(#10)</th><th>3(#08)</th><th>2(#04)</th><th>1(#02)</th><th>0(#01)</th>
		<th>7(#80)</th><th>6(#40)</th><th>5(#20)</th><th>4(#10)</th><th>3(#08)</th><th>2(#04)</th><th>1(#02)</th><th>0(#01)</th>
	  </tr>
	  <tr><th>SE/30</th>
		<td rowspan="5" class="na">N/A</td>
		<td rowspan="4" class="na">N/A</td>
		<td rowspan="5" >NuBus slot E IRQ</td>
		<td rowspan="5" >NuBus slot D IRQ</td>
		<td rowspan="5" >NuBus slot C IRQ</td>
		<td rowspan="5" >NuBus slot B IRQ</td>
		<td rowspan="5" >NuBus slot A IRQ</td>
		<td rowspan="5" >NuBus slot 9 IRQ</td>
		<td rowspan="5" class="na">N/A</td>
		<td>0</td>
		<td colspan="2" rowspan="5" >Nubus tranfer mode acknowledge</td>
		<td rowspan="2">0</td>
		<td colspan="3" rowspan="5" class="na">N/A</td>
		<td rowspan="5" >NuBus IRQ</td>
		<td rowspan="5" >SCSI DRQ</td>
		<td rowspan="5" >ASC IRQ</td>
		<td rowspan="5" >SCSI IRQ</td>
	  </tr>
	  <tr><th>IIx</th><td rowspan="4">0=external sound enabled</td></tr>
	  <tr><th>IIcx</th><td>1</td>
	  <tr><th><i>others</i></th><td rowspan="2" class="na">N/A</td></tr>
	  <tr><th>IIci</th><td>Video IRQ</td></tr>
	</table>
	<h2 id="scc">SCC</h2>
	<p>see also <a href="#serial">serial port</a>.</p>
	<h3>port</h3>
	<dl>
	  <dt>TxD(CPU->port:+-)</dt><dd>Serial port TXD Data(transmit data)</dd>
	  <dt>RTS(CPU->port:-)</dt><dd>Serial port TXD Transaction enable</dd>
	  <dt>RTxC(EX->CPU:-)</dt><dd>GPiA/3.672LHz clock</dd>
	  <dt>CTS(port->CPU:+)</dt><dt>TRxC</dt><dd>Serial port HSKiA(handshake input)</dd>
	  <dt>DCD(port->CPU:-)</dt><dd>Serial port HSKiA</dd>
	  <dt>DTR(CPU->port:-)</dt><dd>Serial port HSKoA(handshake output)</dd>
	  <dt>REQ(cpu->VIA1)</dt><dd>SCC wait/request</dd>
	</dl>
	<h3>transmit mode</h3>
	<h4>async mode</h4>
	<h3>register</h3>
	<h4>external registers</h4>
	<dl>
	  <dt>#00</dt><dd>Port B(printer) CMD</dd>
	  <dt>#02</dt><dd>Port A(modem) CMD</dd>
	  <dt>#04</dt><dd>Port B(printer) DATA</dd>
	  <dt>#06</dt><dd>Port A(modem) DATA</dd>
	</table>
	<table><caption>Internal</caption>
	  <tr><th rowspan="2">reg</th><th colspan="8">W</th><th colspan="8">R</th></tr>
	  <tr>
		<th>7(#80)</th><th>6(#40)</th><th>5(#20)</th><th>4(#10)</th><th>3(#08)</th><th>2(#04)</th><th>1(#02)</th><th>0(#01)</th>
		<th>7(#80)</th><th>6(#40)</th><th>5(#20)</th><th>4(#10)</th><th>3(#08)</th><th>2(#04)</th><th>1(#02)</th><th>0(#01)</th>
	  </tr>
	  <tr><th>0</th>
		<td colspan="2">
		  <table><caption>CRC reset</caption>
			<tr><th>code</th><th>op</th></tr>
			<tr><th>00</th><td>do noting</td></tr>
			<tr><th>01</th><td>reset CRC checker</td></tr>
			<tr><th>10</th><td>reset transmit CRC generator</td></tr>
			<tr><th>11</th><td>reset transmit underrun/EOM latch</td></tr>
		  </table>
		</td>
		<td colspan="3">
		  <table><caption>CRC CMD</caption>
			<tr><th>code</th><th>op</th></tr>
			<tr><th>000</th><td>do noting</td></tr>
			<tr><th>001</th><td>set high register</td></tr>
			<tr><th>010</th><td>reset external/status IRQ</td></tr>
			<tr><th>011</th><td>send abort</td></tr>
			<tr><th>100</th><td>enable IRQ on next character</td></tr>
			<tr><th>101</th><td>reset Transmit IRQ pending</td></tr>
			<tr><th>110</th><td>error reset</td></tr>
			<tr><th>111</th><td>reset highest IUS</td></tr>
		  </table>
		</td>
		<td colspan="3">register number</td>
		<td>break/abort</td>
		<td>Transmit underrun/EOM</td>
		<td>CTS(HSKiA pin)</td>
		<td>sync/hunt</td>
		<td>DCD</td>
		<td>Tranmit buffer empty</td>
		<td>zero count</td>
		<td>recievec character avlaiable</td>
	  </tr>
	</table>
  </body>
</html>
