# FPGA_BLIF
Verilog implements bilateral filtering algorithm
