# -----------------------------------
# SaxoFlow Universal Makefile (Pro Layout, Waveform Ready)
# -----------------------------------

TOP_TB        ?= top_tb
VERILOG_SRC   := source/rtl/verilog/*.v
VHDL_SRC      := source/rtl/vhdl
SV_SRC        := source/rtl/systemverilog
ICARUS_SIMDIR := simulation/icarus
VERILATOR_SIMDIR := simulation/verilator
SYNTH_SRC     := synthesis/src
SYNTH_SCRIPTS := synthesis/scripts
SYNTH_REPORTS := synthesis/reports
SYNTH_OUT     := synthesis/out
FORMAL_SCRIPTS := formal/scripts
FORMAL_REPORTS := formal/reports
FORMAL_OUT    := formal/out

# Default target
.PHONY: all
all: sim-icarus

# ======== Icarus Verilog Simulation ========
.PHONY: sim sim-icarus
sim: sim-icarus

sim-icarus:
	@mkdir -p $(ICARUS_SIMDIR)
	iverilog -g2012 -Wall -o $(ICARUS_SIMDIR)/out.vvp $(ICARUS_SIMDIR)/$(TOP_TB).v $(VERILOG_SRC)
	cd $(ICARUS_SIMDIR) && vvp out.vvp

# ======== Verilator Simulation (Build) ========
.PHONY: sim-verilator
sim-verilator:
	@mkdir -p $(VERILATOR_SIMDIR)/obj_dir
	verilator --cc $(VERILATOR_SIMDIR)/$(TOP_TB).v $(VERILOG_SRC) \
		--exe $(VERILATOR_SIMDIR)/$(TOP_TB).cpp \
		--Mdir $(VERILATOR_SIMDIR)/obj_dir --build --timing --trace

# ======== Verilator Simulation (Run) ========
.PHONY: sim-verilator-run
sim-verilator-run:
	cd $(VERILATOR_SIMDIR)/obj_dir && ./V$(TOP_TB)

# ======== Waveform Viewer (GTKWave) ========
.PHONY: wave wave-verilator
wave:
	gtkwave $(ICARUS_SIMDIR)/dump.vcd &
wave-verilator:
	gtkwave $(VERILATOR_SIMDIR)/obj_dir/dump.vcd &

# ======== Synthesis (Yosys) ========
.PHONY: synth
synth:
	@mkdir -p $(SYNTH_REPORTS) $(SYNTH_OUT)
	@if [ -f $(SYNTH_SCRIPTS)/synth.ys ]; then \
		yosys -c $(SYNTH_SCRIPTS)/synth.ys > $(SYNTH_REPORTS)/yosys.log; \
	else \
		echo "‚ö†Ô∏è No synthesis script found in $(SYNTH_SCRIPTS)/synth.ys"; \
	fi

# ======== Formal Verification (SymbiYosys) ========
.PHONY: formal
formal:
	@mkdir -p $(FORMAL_REPORTS) $(FORMAL_OUT)
	@if [ -f $(FORMAL_SCRIPTS)/spec.sby ]; then \
		cd $(FORMAL_REPORTS) && sby -f ../scripts/spec.sby; \
	else \
		echo "‚ö†Ô∏è No formal spec found in $(FORMAL_SCRIPTS)/spec.sby"; \
	fi

# ======== Clean ========
.PHONY: clean
clean:
	rm -rf $(ICARUS_SIMDIR)/* $(VERILATOR_SIMDIR)/* $(SYNTH_REPORTS)/* $(SYNTH_OUT)/* $(FORMAL_REPORTS)/* $(FORMAL_OUT)/*

# ======== Help ========
.PHONY: help
help:
	@echo ""
	@echo "üîß SaxoFlow Project Makefile (Pro Layout, Waveform Ready)"
	@echo "---------------------------------------------------------"
	@echo "make sim-icarus         # Icarus Verilog simulation (simulation/icarus/)"
	@echo "make sim-verilator      # Verilator build (simulation/verilator/obj_dir/)"
	@echo "make sim-verilator-run  # Verilator run (creates dump.vcd in obj_dir/)"
	@echo "make wave               # Launch GTKWave on simulation/icarus/dump.vcd"
	@echo "make wave-verilator     # Launch GTKWave on simulation/verilator/obj_dir/dump.vcd"
	@echo "make synth              # Yosys synthesis (synthesis/)"
	@echo "make formal             # SymbiYosys formal run (formal/)"
	@echo "make clean              # Clean all generated outputs"
