Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue May  1 16:52:29 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-373507724.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.076        0.000                      0                20902        0.024        0.000                      0                20896       -0.320       -6.400                      20                  7209  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                           ------------         ----------      --------------
clk100                                          {0.000 5.000}        10.000          100.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  videosoc_pll_clk200                           {0.000 2.500}        5.000           200.000         
  videosoc_pll_fb                               {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys                              {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys4x                            {0.000 1.250}        2.500           400.000         
  videosoc_pll_sys4x_dqs                        {0.625 1.875}        2.500           400.000         
eth_clocks_rx                                   {0.000 4.000}        8.000           125.000         
eth_rx_clk                                      {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx                             {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90                           {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb                                 {0.000 4.000}        8.000           125.000         
eth_tx_clk                                      {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                              {0.000 0.673}        1.347           742.391         
hdmi_in0_pix_clk                                {0.000 3.367}        6.734           148.500         
hdmi_out0_pix_clk                               {0.000 3.367}        6.734           148.500         
pix1p25x_clk                                    {0.000 2.693}        5.387           185.632         
sys_clk                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                            3.000        0.000                       0                     3  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  videosoc_pll_clk200                                 2.881        0.000                      0                   13        0.303        0.000                      0                   13        0.264        0.000                       0                    12  
  videosoc_pll_fb                                                                                                                                                                                 8.751        0.000                       0                     2  
  videosoc_pll_sys                                                                                                                                                                                7.845        0.000                       0                     2  
  videosoc_pll_sys4x                                                                                                                                                                              0.345        0.000                       0                    77  
  videosoc_pll_sys4x_dqs                                                                                                                                                                          0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                                     5.845        0.000                       0                     1  
eth_rx_clk                                            1.028        0.000                      0                  428        0.084        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                                               5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                                             5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
eth_tx_clk                                            0.460        0.000                      0                  226        0.121        0.000                      0                  226        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                               -0.320       -6.400                      20                    20  
hdmi_in0_pix_clk                                      0.076        0.000                      0                 2776        0.041        0.000                      0                 2776        2.117        0.000                       0                  1120  
hdmi_out0_pix_clk                                     0.634        0.000                      0                  605        0.096        0.000                      0                  605        2.117        0.000                       0                   269  
pix1p25x_clk                                          0.616        0.000                      0                  684        0.122        0.000                      0                  684        2.193        0.000                       0                   368  
sys_clk                                               0.133        0.000                      0                16164        0.024        0.000                      0                16164        2.500        0.000                       0                  5066  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                     videosoc_pll_clk200        3.688        0.000                      0                    1                                                                        
                     eth_rx_clk                 2.471        0.000                      0                    1                                                                        
                     eth_tx_clk                 2.335        0.000                      0                    1                                                                        
                     hdmi_in0_pix_clk           2.393        0.000                      0                    1                                                                        
                     pix1p25x_clk               2.012        0.000                      0                    1                                                                        
                     sys_clk                    2.377        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y8    BUFG_10/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_clk200
  To Clock:  videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.773ns (39.042%)  route 1.207ns (60.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.738     6.453    clk200_clk
    SLICE_X152Y123       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDPE (Prop_fdpe_C_Q)         0.478     6.931 r  FDPE_3/Q
                         net (fo=5, routed)           0.809     7.740    clk200_rst
    SLICE_X152Y121       LUT6 (Prop_lut6_I5_O)        0.295     8.035 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.433    videosoc_ic_reset_i_1_n_0
    SLICE_X153Y121       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.624    11.102    clk200_clk
    SLICE_X153Y121       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism              0.332    11.434    
                         clock uncertainty           -0.053    11.381    
    SLICE_X153Y121       FDRE (Setup_fdre_C_D)       -0.067    11.314    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.642ns (34.889%)  route 1.198ns (65.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.742     6.457    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y121       FDSE (Prop_fdse_C_Q)         0.518     6.975 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.819     7.794    videosoc_reset_counter[0]
    SLICE_X152Y121       LUT4 (Prop_lut4_I1_O)        0.124     7.918 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.297    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.624    11.102    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.355    11.457    
                         clock uncertainty           -0.053    11.404    
    SLICE_X152Y121       FDSE (Setup_fdse_C_CE)      -0.169    11.235    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.642ns (34.889%)  route 1.198ns (65.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.742     6.457    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y121       FDSE (Prop_fdse_C_Q)         0.518     6.975 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.819     7.794    videosoc_reset_counter[0]
    SLICE_X152Y121       LUT4 (Prop_lut4_I1_O)        0.124     7.918 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.297    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.624    11.102    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.355    11.457    
                         clock uncertainty           -0.053    11.404    
    SLICE_X152Y121       FDSE (Setup_fdse_C_CE)      -0.169    11.235    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.642ns (34.889%)  route 1.198ns (65.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.742     6.457    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y121       FDSE (Prop_fdse_C_Q)         0.518     6.975 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.819     7.794    videosoc_reset_counter[0]
    SLICE_X152Y121       LUT4 (Prop_lut4_I1_O)        0.124     7.918 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.297    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.624    11.102    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.355    11.457    
                         clock uncertainty           -0.053    11.404    
    SLICE_X152Y121       FDSE (Setup_fdse_C_CE)      -0.169    11.235    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.642ns (34.889%)  route 1.198ns (65.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.742     6.457    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y121       FDSE (Prop_fdse_C_Q)         0.518     6.975 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.819     7.794    videosoc_reset_counter[0]
    SLICE_X152Y121       LUT4 (Prop_lut4_I1_O)        0.124     7.918 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.297    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.624    11.102    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.355    11.457    
                         clock uncertainty           -0.053    11.404    
    SLICE_X152Y121       FDSE (Setup_fdse_C_CE)      -0.169    11.235    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.478ns (46.893%)  route 0.541ns (53.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.738     6.453    clk200_clk
    SLICE_X152Y123       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDPE (Prop_fdpe_C_Q)         0.478     6.931 r  FDPE_3/Q
                         net (fo=5, routed)           0.541     7.472    clk200_rst
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.624    11.102    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.332    11.434    
                         clock uncertainty           -0.053    11.381    
    SLICE_X152Y121       FDSE (Setup_fdse_C_S)       -0.695    10.686    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.686    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.478ns (46.893%)  route 0.541ns (53.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.738     6.453    clk200_clk
    SLICE_X152Y123       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDPE (Prop_fdpe_C_Q)         0.478     6.931 r  FDPE_3/Q
                         net (fo=5, routed)           0.541     7.472    clk200_rst
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.624    11.102    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.332    11.434    
                         clock uncertainty           -0.053    11.381    
    SLICE_X152Y121       FDSE (Setup_fdse_C_S)       -0.695    10.686    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.686    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.478ns (46.893%)  route 0.541ns (53.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.738     6.453    clk200_clk
    SLICE_X152Y123       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDPE (Prop_fdpe_C_Q)         0.478     6.931 r  FDPE_3/Q
                         net (fo=5, routed)           0.541     7.472    clk200_rst
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.624    11.102    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.332    11.434    
                         clock uncertainty           -0.053    11.381    
    SLICE_X152Y121       FDSE (Setup_fdse_C_S)       -0.695    10.686    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.686    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.478ns (46.893%)  route 0.541ns (53.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.738     6.453    clk200_clk
    SLICE_X152Y123       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDPE (Prop_fdpe_C_Q)         0.478     6.931 r  FDPE_3/Q
                         net (fo=5, routed)           0.541     7.472    clk200_rst
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.624    11.102    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.332    11.434    
                         clock uncertainty           -0.053    11.381    
    SLICE_X152Y121       FDSE (Setup_fdse_C_S)       -0.695    10.686    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.686    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.642ns (42.085%)  route 0.883ns (57.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.742     6.457    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y121       FDSE (Prop_fdse_C_Q)         0.518     6.975 f  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.883     7.859    videosoc_reset_counter[0]
    SLICE_X152Y121       LUT1 (Prop_lut1_I0_O)        0.124     7.983 r  videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.983    videosoc_reset_counter0[0]
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.624    11.102    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.355    11.457    
                         clock uncertainty           -0.053    11.404    
    SLICE_X152Y121       FDSE (Setup_fdse_C_D)        0.077    11.481    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  3.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.351%)  route 0.185ns (42.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.611     1.916    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y121       FDSE (Prop_fdse_C_Q)         0.148     2.064 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.249    videosoc_reset_counter[1]
    SLICE_X152Y121       LUT2 (Prop_lut2_I1_O)        0.101     2.350 r  videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.350    videosoc_reset_counter[1]_i_1_n_0
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.881     2.469    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.916    
    SLICE_X152Y121       FDSE (Hold_fdse_C_D)         0.131     2.047    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.828%)  route 0.189ns (43.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.611     1.916    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y121       FDSE (Prop_fdse_C_Q)         0.148     2.064 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.253    videosoc_reset_counter[1]
    SLICE_X152Y121       LUT4 (Prop_lut4_I2_O)        0.101     2.354 r  videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.354    videosoc_reset_counter[3]_i_2_n_0
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.881     2.469    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.916    
    SLICE_X152Y121       FDSE (Hold_fdse_C_D)         0.131     2.047    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.246ns (56.530%)  route 0.189ns (43.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.611     1.916    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y121       FDSE (Prop_fdse_C_Q)         0.148     2.064 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.253    videosoc_reset_counter[1]
    SLICE_X152Y121       LUT3 (Prop_lut3_I0_O)        0.098     2.351 r  videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.351    videosoc_reset_counter[2]_i_1_n_0
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.881     2.469    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.916    
    SLICE_X152Y121       FDSE (Hold_fdse_C_D)         0.121     2.037    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.614%)  route 0.191ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.609     1.914    clk200_clk
    SLICE_X152Y123       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDPE (Prop_fdpe_C_Q)         0.148     2.062 r  FDPE_3/Q
                         net (fo=5, routed)           0.191     2.253    clk200_rst
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.881     2.469    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.539     1.930    
    SLICE_X152Y121       FDSE (Hold_fdse_C_S)        -0.044     1.886    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.614%)  route 0.191ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.609     1.914    clk200_clk
    SLICE_X152Y123       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDPE (Prop_fdpe_C_Q)         0.148     2.062 r  FDPE_3/Q
                         net (fo=5, routed)           0.191     2.253    clk200_rst
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.881     2.469    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.539     1.930    
    SLICE_X152Y121       FDSE (Hold_fdse_C_S)        -0.044     1.886    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.614%)  route 0.191ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.609     1.914    clk200_clk
    SLICE_X152Y123       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDPE (Prop_fdpe_C_Q)         0.148     2.062 r  FDPE_3/Q
                         net (fo=5, routed)           0.191     2.253    clk200_rst
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.881     2.469    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.539     1.930    
    SLICE_X152Y121       FDSE (Hold_fdse_C_S)        -0.044     1.886    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.614%)  route 0.191ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.609     1.914    clk200_clk
    SLICE_X152Y123       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDPE (Prop_fdpe_C_Q)         0.148     2.062 r  FDPE_3/Q
                         net (fo=5, routed)           0.191     2.253    clk200_rst
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.881     2.469    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.539     1.930    
    SLICE_X152Y121       FDSE (Hold_fdse_C_S)        -0.044     1.886    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.310%)  route 0.309ns (59.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.611     1.916    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y121       FDSE (Prop_fdse_C_Q)         0.164     2.080 f  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.309     2.389    videosoc_reset_counter[0]
    SLICE_X152Y121       LUT1 (Prop_lut1_I0_O)        0.045     2.434 r  videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.434    videosoc_reset_counter0[0]
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.881     2.469    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.916    
    SLICE_X152Y121       FDSE (Hold_fdse_C_D)         0.120     2.036    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.247ns (49.570%)  route 0.251ns (50.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.611     1.916    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y121       FDSE (Prop_fdse_C_Q)         0.148     2.064 r  videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.186    videosoc_reset_counter[3]
    SLICE_X152Y121       LUT6 (Prop_lut6_I3_O)        0.099     2.285 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.129     2.414    videosoc_ic_reset_i_1_n_0
    SLICE_X153Y121       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.881     2.469    clk200_clk
    SLICE_X153Y121       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism             -0.540     1.929    
    SLICE_X153Y121       FDRE (Hold_fdre_C_D)         0.070     1.999    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.611     1.916    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y121       FDSE (Prop_fdse_C_Q)         0.148     2.064 r  videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.177    videosoc_reset_counter[3]
    SLICE_X152Y121       LUT4 (Prop_lut4_I3_O)        0.099     2.276 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.392    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.881     2.469    clk200_clk
    SLICE_X152Y121       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.916    
    SLICE_X152Y121       FDSE (Hold_fdse_C_CE)       -0.016     1.900    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y5    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X152Y123   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X152Y123   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X153Y121   videosoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X152Y121   videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X152Y121   videosoc_reset_counter_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X152Y123   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X152Y123   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X153Y121   videosoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X152Y121   videosoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X152Y121   videosoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X152Y121   videosoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X152Y121   videosoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X153Y121   videosoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X152Y121   videosoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X152Y121   videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X152Y123   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X152Y123   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X153Y121   videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X153Y121   videosoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X152Y121   videosoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X152Y121   videosoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X152Y121   videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X152Y121   videosoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X152Y121   videosoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X152Y121   videosoc_reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_fb
  To Clock:  videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys
  To Clock:  videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x
  To Clock:  videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x_dqs
  To Clock:  videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y6   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 0.697ns (10.787%)  route 5.765ns (89.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 9.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.833     7.368    ethphy_rx_ctl
    SLICE_X97Y106        LUT3 (Prop_lut3_I2_O)        0.180     7.548 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.931     8.479    ethmac_preamble_checker_source_last
    SLICE_X104Y108       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.562     9.562    eth_rx_clk
    SLICE_X104Y108       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.008     9.570    
                         clock uncertainty           -0.035     9.535    
    SLICE_X104Y108       FDRE (Setup_fdre_C_D)       -0.028     9.507    ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.507    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 0.697ns (10.714%)  route 5.808ns (89.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 9.551 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          5.808     8.343    ethphy_rx_ctl
    SLICE_X98Y106        LUT6 (Prop_lut6_I0_O)        0.180     8.523 r  ethmac_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     8.523    ethmac_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X98Y106        FDRE                                         r  ethmac_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.551     9.551    eth_rx_clk
    SLICE_X98Y106        FDRE                                         r  ethmac_rx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.008     9.559    
                         clock uncertainty           -0.035     9.524    
    SLICE_X98Y106        FDRE (Setup_fdre_C_D)        0.077     9.601    ethmac_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 0.697ns (10.998%)  route 5.640ns (89.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 9.556 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.833     7.368    ethphy_rx_ctl
    SLICE_X97Y106        LUT3 (Prop_lut3_I2_O)        0.180     7.548 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.807     8.355    ethmac_preamble_checker_source_last
    SLICE_X103Y106       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.556     9.556    eth_rx_clk
    SLICE_X103Y106       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.008     9.564    
                         clock uncertainty           -0.035     9.529    
    SLICE_X103Y106       FDRE (Setup_fdre_C_D)       -0.062     9.467    ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.467    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 0.821ns (12.685%)  route 5.651ns (87.315%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 9.550 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.848     7.383    ethphy_rx_ctl
    SLICE_X93Y107        LUT6 (Prop_lut6_I5_O)        0.180     7.563 r  ethmac_rx_converter_converter_source_last_i_3/O
                         net (fo=2, routed)           0.803     8.366    ethmac_rx_converter_converter_source_last_i_3_n_0
    SLICE_X98Y107        LUT6 (Prop_lut6_I3_O)        0.124     8.490 r  ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     8.490    ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X98Y107        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.550     9.550    eth_rx_clk
    SLICE_X98Y107        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.558    
                         clock uncertainty           -0.035     9.523    
    SLICE_X98Y107        FDRE (Setup_fdre_C_D)        0.079     9.602    ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 0.821ns (12.855%)  route 5.565ns (87.145%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 9.547 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=11, routed)          5.133     7.667    ethphy_rx_ctl
    SLICE_X93Y105        LUT6 (Prop_lut6_I0_O)        0.180     7.847 r  liteethmacpreamblechecker_state_i_3/O
                         net (fo=1, routed)           0.433     8.280    liteethmacpreamblechecker_state_i_3_n_0
    SLICE_X93Y105        LUT5 (Prop_lut5_I3_O)        0.124     8.404 r  liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.000     8.404    liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X93Y105        FDRE                                         r  liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.547     9.547    eth_rx_clk
    SLICE_X93Y105        FDRE                                         r  liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.008     9.555    
                         clock uncertainty           -0.035     9.520    
    SLICE_X93Y105        FDRE (Setup_fdre_C_D)        0.029     9.549    liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.549    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 0.697ns (10.932%)  route 5.679ns (89.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 9.550 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=11, routed)          5.679     8.214    ethphy_rx_ctl
    SLICE_X98Y107        LUT6 (Prop_lut6_I5_O)        0.180     8.394 r  ethmac_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000     8.394    ethmac_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X98Y107        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.550     9.550    eth_rx_clk
    SLICE_X98Y107        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.008     9.558    
                         clock uncertainty           -0.035     9.523    
    SLICE_X98Y107        FDRE (Setup_fdre_C_D)        0.081     9.604    ethmac_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.821ns (12.903%)  route 5.542ns (87.097%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 9.550 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.848     7.383    ethphy_rx_ctl
    SLICE_X93Y107        LUT6 (Prop_lut6_I5_O)        0.180     7.563 r  ethmac_rx_converter_converter_source_last_i_3/O
                         net (fo=2, routed)           0.694     8.257    ethmac_rx_converter_converter_source_last_i_3_n_0
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.124     8.381 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.381    ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X98Y108        FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.550     9.550    eth_rx_clk
    SLICE_X98Y108        FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.008     9.558    
                         clock uncertainty           -0.035     9.523    
    SLICE_X98Y108        FDRE (Setup_fdre_C_D)        0.077     9.600    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.430ns (21.693%)  route 5.162ns (78.307%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 9.562 - 8.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.649     1.649    eth_rx_clk
    SLICE_X85Y102        FDRE                                         r  ethphy_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.456     2.105 r  ethphy_source_payload_data_reg[4]/Q
                         net (fo=11, routed)          1.317     3.422    p_9_in171_in
    SLICE_X86Y106        LUT2 (Prop_lut2_I1_O)        0.152     3.574 r  ethmac_crc32_checker_crc_reg[29]_i_2/O
                         net (fo=11, routed)          1.075     4.649    ethmac_crc32_checker_crc_reg[29]_i_2_n_0
    SLICE_X86Y103        LUT6 (Prop_lut6_I0_O)        0.326     4.975 f  ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           0.421     5.397    ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X86Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.521 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.161     5.682    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.280     6.085    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I5_O)        0.124     6.209 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.481     6.690    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X87Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.814 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.427     8.241    ethmac_crc32_checker_source_source_payload_error
    SLICE_X104Y108       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.562     9.562    eth_rx_clk
    SLICE_X104Y108       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.080     9.642    
                         clock uncertainty           -0.035     9.607    
    SLICE_X104Y108       FDRE (Setup_fdre_C_D)       -0.028     9.579    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 0.697ns (11.448%)  route 5.391ns (88.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 9.555 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.833     7.368    ethphy_rx_ctl
    SLICE_X97Y106        LUT3 (Prop_lut3_I2_O)        0.180     7.548 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.558     8.106    ethmac_preamble_checker_source_last
    SLICE_X103Y107       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.555     9.555    eth_rx_clk
    SLICE_X103Y107       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.008     9.563    
                         clock uncertainty           -0.035     9.528    
    SLICE_X103Y107       FDRE (Setup_fdre_C_D)       -0.047     9.481    ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 0.697ns (11.487%)  route 5.371ns (88.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 9.556 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.833     7.368    ethphy_rx_ctl
    SLICE_X97Y106        LUT3 (Prop_lut3_I2_O)        0.180     7.548 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.538     8.086    ethmac_preamble_checker_source_last
    SLICE_X102Y106       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.556     9.556    eth_rx_clk
    SLICE_X102Y106       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.008     9.564    
                         clock uncertainty           -0.035     9.529    
    SLICE_X102Y106       FDRE (Setup_fdre_C_D)       -0.016     9.513    ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.513    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  1.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.580     0.580    eth_rx_clk
    SLICE_X93Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.987    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X94Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X94Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.254     0.595    
    SLICE_X94Y107        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.904    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.580     0.580    eth_rx_clk
    SLICE_X93Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.987    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X94Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X94Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.254     0.595    
    SLICE_X94Y107        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.904    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.580     0.580    eth_rx_clk
    SLICE_X93Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.987    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X94Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X94Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.254     0.595    
    SLICE_X94Y107        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.904    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.580     0.580    eth_rx_clk
    SLICE_X93Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.987    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X94Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X94Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.254     0.595    
    SLICE_X94Y107        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.904    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.580     0.580    eth_rx_clk
    SLICE_X93Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.987    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X94Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X94Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.254     0.595    
    SLICE_X94Y107        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.904    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.580     0.580    eth_rx_clk
    SLICE_X93Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.987    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X94Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X94Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.254     0.595    
    SLICE_X94Y107        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.904    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.580     0.580    eth_rx_clk
    SLICE_X93Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.987    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X94Y107        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X94Y107        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.254     0.595    
    SLICE_X94Y107        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.904    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.580     0.580    eth_rx_clk
    SLICE_X93Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.987    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X94Y107        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X94Y107        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.254     0.595    
    SLICE_X94Y107        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.904    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ethmac_rx_cdc_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.120%)  route 0.249ns (63.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X103Y105       FDRE                                         r  ethmac_rx_cdc_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  ethmac_rx_cdc_graycounter0_q_binary_reg[0]/Q
                         net (fo=8, routed)           0.249     0.976    ethmac_rx_cdc_graycounter0_q_binary[0]
    RAMB36_X6Y21         RAMB36E1                                     r  storage_12_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.898     0.898    eth_rx_clk
    RAMB36_X6Y21         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.644    
    RAMB36_X6Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.827    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 liteethmacpreamblechecker_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_syncfifo_level_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.580     0.580    eth_rx_clk
    SLICE_X93Y105        FDRE                                         r  liteethmacpreamblechecker_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y105        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  liteethmacpreamblechecker_state_reg/Q
                         net (fo=12, routed)          0.099     0.820    liteethmacpreamblechecker_state
    SLICE_X92Y105        LUT5 (Prop_lut5_I3_O)        0.045     0.865 r  ethmac_crc32_checker_syncfifo_level[0]_i_1/O
                         net (fo=1, routed)           0.000     0.865    ethmac_crc32_checker_syncfifo_level[0]_i_1_n_0
    SLICE_X92Y105        FDRE                                         r  ethmac_crc32_checker_syncfifo_level_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.850     0.850    eth_rx_clk
    SLICE_X92Y105        FDRE                                         r  ethmac_crc32_checker_syncfifo_level_reg[0]/C
                         clock pessimism             -0.257     0.593    
    SLICE_X92Y105        FDRE (Hold_fdre_C_D)         0.120     0.713    ethmac_crc32_checker_syncfifo_level_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X6Y21    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X87Y102   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X87Y102   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X98Y104   xilinxmultiregimpl7_regs0_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y106   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y106   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y106   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y106   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y106   storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y106   storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y106   storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y106   storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y106   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y106   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y106   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y106   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y106   storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y106   storage_10_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y106   storage_10_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y106   storage_10_reg_0_7_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y7   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 2.826ns (42.152%)  route 3.878ns (57.848%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.887     1.887    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      2.454     4.341 r  storage_11_reg/DOADO[28]
                         net (fo=1, routed)           1.030     5.371    ethmac_tx_converter_converter_sink_payload_data_reg[34]
    SLICE_X42Y90         LUT6 (Prop_lut6_I2_O)        0.124     5.495 r  ODDR_2_i_9/O
                         net (fo=1, routed)           0.525     6.020    ODDR_2_i_9_n_0
    SLICE_X38Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.144 r  ODDR_2_i_7/O
                         net (fo=6, routed)           0.658     6.802    ODDR_2_i_7_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.665     8.591    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 2.826ns (42.430%)  route 3.834ns (57.570%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.887     1.887    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.454     4.341 r  storage_11_reg/DOADO[23]
                         net (fo=1, routed)           0.967     5.308    ethmac_tx_converter_converter_sink_payload_data_reg[27]
    SLICE_X42Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.432 r  ODDR_5_i_7/O
                         net (fo=2, routed)           0.971     6.403    ODDR_5_i_7_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124     6.527 r  ODDR_5_i_5/O
                         net (fo=1, routed)           0.781     7.308    ODDR_5_i_5_n_0
    SLICE_X20Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.432 r  ODDR_5_i_2/O
                         net (fo=1, routed)           1.115     8.547    ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.584ns  (logic 2.702ns (41.037%)  route 3.882ns (58.963%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.887     1.887    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.341 r  storage_11_reg/DOADO[9]
                         net (fo=1, routed)           1.025     5.366    ethmac_tx_converter_converter_sink_payload_data_reg[11]
    SLICE_X42Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.490 r  ODDR_3_i_5/O
                         net (fo=2, routed)           1.002     6.493    ODDR_3_i_5_n_0
    SLICE_X31Y90         LUT6 (Prop_lut6_I2_O)        0.124     6.617 r  ODDR_3_i_1/O
                         net (fo=1, routed)           1.855     8.471    ethmac_tx_gap_inserter_source_payload_data[1]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 2.702ns (41.073%)  route 3.876ns (58.927%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.887     1.887    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.341 r  storage_11_reg/DOADO[29]
                         net (fo=1, routed)           1.155     5.496    ethmac_tx_converter_converter_sink_payload_data_reg[35]
    SLICE_X42Y93         LUT6 (Prop_lut6_I2_O)        0.124     5.620 r  ODDR_3_i_8/O
                         net (fo=3, routed)           1.032     6.652    ODDR_3_i_8_n_0
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.124     6.776 r  ODDR_3_i_2/O
                         net (fo=1, routed)           1.689     8.465    ethmac_tx_gap_inserter_source_payload_data[5]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 1.706ns (25.535%)  route 4.975ns (74.465%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 9.757 - 8.000 ) 
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.927     1.927    eth_tx_clk
    SLICE_X40Y89         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.518     2.445 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.093     3.539    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X41Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.663 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.413     4.076    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.200 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.435     4.635    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.124     4.759 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.439     5.198    ethmac_padding_inserter_source_valid
    SLICE_X38Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.322 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.305     5.627    ethmac_crc32_inserter_source_valid
    SLICE_X38Y89         LUT4 (Prop_lut4_I1_O)        0.124     5.751 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.459     6.210    ethmac_preamble_inserter_sink_ready
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.334 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.474     6.808    ethmac_tx_converter_converter_mux0
    SLICE_X39Y90         LUT3 (Prop_lut3_I2_O)        0.118     6.926 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.520     7.446    ethmac_tx_converter_converter_mux__0
    SLICE_X40Y89         LUT3 (Prop_lut3_I1_O)        0.326     7.772 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.836     8.608    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.757     9.757    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.846    
                         clock uncertainty           -0.069     9.777    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.211    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 1.706ns (25.542%)  route 4.973ns (74.458%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 9.757 - 8.000 ) 
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.927     1.927    eth_tx_clk
    SLICE_X40Y89         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.518     2.445 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.093     3.539    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X41Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.663 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.413     4.076    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.200 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.435     4.635    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.124     4.759 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.439     5.198    ethmac_padding_inserter_source_valid
    SLICE_X38Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.322 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.305     5.627    ethmac_crc32_inserter_source_valid
    SLICE_X38Y89         LUT4 (Prop_lut4_I1_O)        0.124     5.751 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.459     6.210    ethmac_preamble_inserter_sink_ready
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.334 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.474     6.808    ethmac_tx_converter_converter_mux0
    SLICE_X39Y90         LUT3 (Prop_lut3_I2_O)        0.118     6.926 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.521     7.447    ethmac_tx_converter_converter_mux__0
    SLICE_X39Y90         LUT2 (Prop_lut2_I1_O)        0.326     7.773 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.834     8.607    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.757     9.757    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.846    
                         clock uncertainty           -0.069     9.777    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.211    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.826ns (43.117%)  route 3.728ns (56.883%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.887     1.887    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.341 r  storage_11_reg/DOADO[14]
                         net (fo=1, routed)           1.261     5.602    ethmac_tx_converter_converter_sink_payload_data_reg[16]
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.726 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.630     6.356    ODDR_4_i_8_n_0
    SLICE_X35Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.480 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.294     6.774    ODDR_4_i_6_n_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.898 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.543     8.441    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 2.826ns (43.241%)  route 3.709ns (56.759%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.887     1.887    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.341 r  storage_11_reg/DOADO[10]
                         net (fo=1, routed)           1.015     5.356    ethmac_tx_converter_converter_sink_payload_data_reg[12]
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.480 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.726     6.206    ODDR_4_i_7_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I3_O)        0.124     6.330 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.311     6.642    ODDR_4_i_4_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.766 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.657     8.422    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 2.826ns (43.656%)  route 3.647ns (56.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.887     1.887    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.341 r  storage_11_reg/DOADO[16]
                         net (fo=1, routed)           1.295     5.636    ethmac_tx_converter_converter_sink_payload_data_reg[20]
    SLICE_X41Y90         LUT6 (Prop_lut6_I1_O)        0.124     5.760 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.681     6.440    ODDR_2_i_8_n_0
    SLICE_X31Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.564 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.154     6.719    ODDR_2_i_4_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.843 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.517     8.360    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 1.706ns (26.093%)  route 4.832ns (73.907%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 9.757 - 8.000 ) 
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.927     1.927    eth_tx_clk
    SLICE_X40Y89         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.518     2.445 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.093     3.539    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X41Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.663 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.413     4.076    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.200 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.435     4.635    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.124     4.759 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.439     5.198    ethmac_padding_inserter_source_valid
    SLICE_X38Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.322 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.305     5.627    ethmac_crc32_inserter_source_valid
    SLICE_X38Y89         LUT4 (Prop_lut4_I1_O)        0.124     5.751 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.459     6.210    ethmac_preamble_inserter_sink_ready
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.334 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.474     6.808    ethmac_tx_converter_converter_mux0
    SLICE_X39Y90         LUT3 (Prop_lut3_I2_O)        0.118     6.926 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.510     7.436    ethmac_tx_converter_converter_mux__0
    SLICE_X40Y89         LUT4 (Prop_lut4_I0_O)        0.326     7.762 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.703     8.466    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.757     9.757    eth_tx_clk
    RAMB36_X2Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.846    
                         clock uncertainty           -0.069     9.777    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.211    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  0.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X41Y89         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     0.821 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.877    xilinxmultiregimpl4_regs0[6]
    SLICE_X41Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.956     0.956    eth_tx_clk
    SLICE_X41Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.275     0.680    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.076     0.756    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X41Y89         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     0.821 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.877    xilinxmultiregimpl4_regs0[0]
    SLICE_X41Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.956     0.956    eth_tx_clk
    SLICE_X41Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.275     0.680    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.075     0.755    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X39Y91         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.878    xilinxmultiregimpl4_regs0[1]
    SLICE_X39Y91         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X39Y91         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.275     0.681    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.075     0.756    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X39Y91         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.878    xilinxmultiregimpl4_regs0[2]
    SLICE_X39Y91         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X39Y91         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.275     0.681    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.071     0.752    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X41Y89         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     0.821 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.877    xilinxmultiregimpl4_regs0[5]
    SLICE_X41Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.956     0.956    eth_tx_clk
    SLICE_X41Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.275     0.680    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.071     0.751    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.651     0.651    eth_tx_clk
    SLICE_X42Y90         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164     0.815 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.871    xilinxmultiregimpl4_regs0[3]
    SLICE_X42Y90         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.926     0.926    eth_tx_clk
    SLICE_X42Y90         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.274     0.651    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.060     0.711    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.911%)  route 0.130ns (41.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X28Y90         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     0.826 f  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.130     0.956    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X29Y90         LUT6 (Prop_lut6_I3_O)        0.045     1.001 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     1.001    liteethmacgap_state_i_1_n_0
    SLICE_X29Y90         FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.961     0.961    eth_tx_clk
    SLICE_X29Y90         FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.262     0.698    
    SLICE_X29Y90         FDRE (Hold_fdre_C_D)         0.091     0.789    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.226ns (69.451%)  route 0.099ns (30.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X33Y89         FDSE                                         r  ethmac_crc32_inserter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDSE (Prop_fdse_C_Q)         0.128     0.811 r  ethmac_crc32_inserter_reg_reg[6]/Q
                         net (fo=2, routed)           0.099     0.911    p_21_in
    SLICE_X33Y89         LUT6 (Prop_lut6_I5_O)        0.098     1.009 r  ethmac_crc32_inserter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.009    ethmac_crc32_inserter_next_reg[14]
    SLICE_X33Y89         FDSE                                         r  ethmac_crc32_inserter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X33Y89         FDSE                                         r  ethmac_crc32_inserter_reg_reg[14]/C
                         clock pessimism             -0.275     0.683    
    SLICE_X33Y89         FDSE (Hold_fdse_C_D)         0.091     0.774    ethmac_crc32_inserter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_gap_inserter_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X28Y90         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.174     1.000    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X28Y90         LUT4 (Prop_lut4_I1_O)        0.043     1.043 r  ethmac_tx_gap_inserter_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.043    p_0_in__12[3]
    SLICE_X28Y90         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.961     0.961    eth_tx_clk
    SLICE_X28Y90         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[3]/C
                         clock pessimism             -0.275     0.685    
    SLICE_X28Y90         FDRE (Hold_fdre_C_D)         0.107     0.792    ethmac_tx_gap_inserter_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.661%)  route 0.180ns (46.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X40Y90         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.164     0.845 r  ethmac_tx_cdc_graycounter1_q_binary_reg[0]/Q
                         net (fo=10, routed)          0.180     1.026    ethmac_tx_cdc_graycounter1_q_binary_reg__0[0]
    SLICE_X40Y91         LUT5 (Prop_lut5_I1_O)        0.045     1.071 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.000     1.071    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X40Y91         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X40Y91         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism             -0.259     0.697    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.121     0.818    ethmac_tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y18   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80   ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77   ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75   ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76   ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78   ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X79Y102  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X79Y102  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X41Y89   xilinxmultiregimpl4_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y91   xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y87   ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y87   ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X79Y102  FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X79Y102  FDPE_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y89   xilinxmultiregimpl4_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y91   xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y91   xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y91   xilinxmultiregimpl4_regs0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y91   xilinxmultiregimpl4_regs0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y90   xilinxmultiregimpl4_regs0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y90   liteethmacpaddinginserter_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y87   ethmac_crc32_inserter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y87   ethmac_crc32_inserter_cnt_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X32Y88   ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X32Y88   ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X31Y88   ethmac_crc32_inserter_reg_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X33Y89   ethmac_crc32_inserter_reg_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X33Y89   ethmac_crc32_inserter_reg_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X33Y88   ethmac_crc32_inserter_reg_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X33Y88   ethmac_crc32_inserter_reg_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           20  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -6.400ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_valid_n0_reg_r/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.419ns (7.229%)  route 5.377ns (92.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 8.359 - 6.734 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.814     1.814    hdmi_in0_pix_clk
    SLICE_X163Y126       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419     2.233 r  FDPE_11/Q
                         net (fo=850, routed)         5.377     7.611    hdmi_in0_pix_rst
    SLICE_X145Y155       FDRE                                         r  frame_chroma_downsampler_valid_n0_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.625     8.359    hdmi_in0_pix_clk
    SLICE_X145Y155       FDRE                                         r  frame_chroma_downsampler_valid_n0_reg_r/C
                         clock pessimism              0.000     8.359    
                         clock uncertainty           -0.068     8.290    
    SLICE_X145Y155       FDRE (Setup_fdre_C_R)       -0.604     7.686    frame_chroma_downsampler_valid_n0_reg_r
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_valid_n1_reg_r/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.419ns (7.229%)  route 5.377ns (92.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 8.359 - 6.734 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.814     1.814    hdmi_in0_pix_clk
    SLICE_X163Y126       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419     2.233 r  FDPE_11/Q
                         net (fo=850, routed)         5.377     7.611    hdmi_in0_pix_rst
    SLICE_X145Y155       FDRE                                         r  frame_chroma_downsampler_valid_n1_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.625     8.359    hdmi_in0_pix_clk
    SLICE_X145Y155       FDRE                                         r  frame_chroma_downsampler_valid_n1_reg_r/C
                         clock pessimism              0.000     8.359    
                         clock uncertainty           -0.068     8.290    
    SLICE_X145Y155       FDRE (Setup_fdre_C_R)       -0.604     7.686    frame_chroma_downsampler_valid_n1_reg_r
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_fifo_sink_payload_sof_reg/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.419ns (7.229%)  route 5.377ns (92.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 8.359 - 6.734 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.814     1.814    hdmi_in0_pix_clk
    SLICE_X163Y126       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419     2.233 r  FDPE_11/Q
                         net (fo=850, routed)         5.377     7.611    hdmi_in0_pix_rst
    SLICE_X145Y155       FDRE                                         r  frame_fifo_sink_payload_sof_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.625     8.359    hdmi_in0_pix_clk
    SLICE_X145Y155       FDRE                                         r  frame_fifo_sink_payload_sof_reg/C
                         clock pessimism              0.000     8.359    
                         clock uncertainty           -0.068     8.290    
    SLICE_X145Y155       FDRE (Setup_fdre_C_R)       -0.604     7.686    frame_fifo_sink_payload_sof_reg
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 0.419ns (7.276%)  route 5.339ns (92.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 8.358 - 6.734 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.814     1.814    hdmi_in0_pix_clk
    SLICE_X163Y126       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419     2.233 r  FDPE_11/Q
                         net (fo=850, routed)         5.339     7.573    hdmi_in0_pix_rst
    SLICE_X151Y159       FDRE                                         r  frame_cur_word_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.624     8.358    hdmi_in0_pix_clk
    SLICE_X151Y159       FDRE                                         r  frame_cur_word_reg[100]/C
                         clock pessimism              0.000     8.358    
                         clock uncertainty           -0.068     8.289    
    SLICE_X151Y159       FDRE (Setup_fdre_C_R)       -0.604     7.685    frame_cur_word_reg[100]
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[80]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.419ns (7.456%)  route 5.200ns (92.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 8.358 - 6.734 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.814     1.814    hdmi_in0_pix_clk
    SLICE_X163Y126       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419     2.233 r  FDPE_11/Q
                         net (fo=850, routed)         5.200     7.434    hdmi_in0_pix_rst
    SLICE_X150Y160       FDRE                                         r  frame_cur_word_reg[80]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.624     8.358    hdmi_in0_pix_clk
    SLICE_X150Y160       FDRE                                         r  frame_cur_word_reg[80]/C
                         clock pessimism              0.000     8.358    
                         clock uncertainty           -0.068     8.289    
    SLICE_X150Y160       FDRE (Setup_fdre_C_R)       -0.699     7.590    frame_cur_word_reg[80]
  -------------------------------------------------------------------
                         required time                          7.590    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[82]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.419ns (7.456%)  route 5.200ns (92.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 8.358 - 6.734 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.814     1.814    hdmi_in0_pix_clk
    SLICE_X163Y126       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419     2.233 r  FDPE_11/Q
                         net (fo=850, routed)         5.200     7.434    hdmi_in0_pix_rst
    SLICE_X150Y160       FDRE                                         r  frame_cur_word_reg[82]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.624     8.358    hdmi_in0_pix_clk
    SLICE_X150Y160       FDRE                                         r  frame_cur_word_reg[82]/C
                         clock pessimism              0.000     8.358    
                         clock uncertainty           -0.068     8.289    
    SLICE_X150Y160       FDRE (Setup_fdre_C_R)       -0.699     7.590    frame_cur_word_reg[82]
  -------------------------------------------------------------------
                         required time                          7.590    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[84]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.419ns (7.456%)  route 5.200ns (92.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 8.358 - 6.734 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.814     1.814    hdmi_in0_pix_clk
    SLICE_X163Y126       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419     2.233 r  FDPE_11/Q
                         net (fo=850, routed)         5.200     7.434    hdmi_in0_pix_rst
    SLICE_X150Y160       FDRE                                         r  frame_cur_word_reg[84]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.624     8.358    hdmi_in0_pix_clk
    SLICE_X150Y160       FDRE                                         r  frame_cur_word_reg[84]/C
                         clock pessimism              0.000     8.358    
                         clock uncertainty           -0.068     8.289    
    SLICE_X150Y160       FDRE (Setup_fdre_C_R)       -0.699     7.590    frame_cur_word_reg[84]
  -------------------------------------------------------------------
                         required time                          7.590    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[86]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.419ns (7.456%)  route 5.200ns (92.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 8.358 - 6.734 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.814     1.814    hdmi_in0_pix_clk
    SLICE_X163Y126       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419     2.233 r  FDPE_11/Q
                         net (fo=850, routed)         5.200     7.434    hdmi_in0_pix_rst
    SLICE_X150Y160       FDRE                                         r  frame_cur_word_reg[86]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.624     8.358    hdmi_in0_pix_clk
    SLICE_X150Y160       FDRE                                         r  frame_cur_word_reg[86]/C
                         clock pessimism              0.000     8.358    
                         clock uncertainty           -0.068     8.289    
    SLICE_X150Y160       FDRE (Setup_fdre_C_R)       -0.699     7.590    frame_cur_word_reg[86]
  -------------------------------------------------------------------
                         required time                          7.590    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_fifo_graycounter0_q_binary_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 0.419ns (7.434%)  route 5.218ns (92.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 8.357 - 6.734 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.814     1.814    hdmi_in0_pix_clk
    SLICE_X163Y126       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419     2.233 r  FDPE_11/Q
                         net (fo=850, routed)         5.218     7.451    hdmi_in0_pix_rst
    SLICE_X143Y155       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.623     8.357    hdmi_in0_pix_clk
    SLICE_X143Y155       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[9]/C
                         clock pessimism              0.000     8.357    
                         clock uncertainty           -0.068     8.288    
    SLICE_X143Y155       FDRE (Setup_fdre_C_R)       -0.604     7.684    frame_fifo_graycounter0_q_binary_reg[9]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_fifo_graycounter0_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 0.419ns (7.434%)  route 5.218ns (92.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 8.357 - 6.734 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.814     1.814    hdmi_in0_pix_clk
    SLICE_X163Y126       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419     2.233 r  FDPE_11/Q
                         net (fo=850, routed)         5.218     7.451    hdmi_in0_pix_rst
    SLICE_X143Y155       FDRE                                         r  frame_fifo_graycounter0_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.623     8.357    hdmi_in0_pix_clk
    SLICE_X143Y155       FDRE                                         r  frame_fifo_graycounter0_q_reg[8]/C
                         clock pessimism              0.000     8.357    
                         clock uncertainty           -0.068     8.288    
    SLICE_X143Y155       FDRE (Setup_fdre_C_R)       -0.604     7.684    frame_fifo_graycounter0_q_reg[8]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  0.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 frame_chroma_downsampler_cr_sum_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_source_cb_cr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.215ns (51.401%)  route 0.203ns (48.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X146Y149       FDRE                                         r  frame_chroma_downsampler_cr_sum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y149       FDRE (Prop_fdre_C_Q)         0.164     0.785 r  frame_chroma_downsampler_cr_sum_reg[6]/Q
                         net (fo=1, routed)           0.203     0.988    frame_chroma_downsampler_cr_sum[6]
    SLICE_X147Y150       LUT3 (Prop_lut3_I0_O)        0.051     1.039 r  frame_chroma_downsampler_source_cb_cr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.039    frame_chroma_downsampler_source_cb_cr[5]_i_1_n_0
    SLICE_X147Y150       FDRE                                         r  frame_chroma_downsampler_source_cb_cr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.890     0.890    hdmi_in0_pix_clk
    SLICE_X147Y150       FDRE                                         r  frame_chroma_downsampler_source_cb_cr_reg[5]/C
                         clock pessimism              0.000     0.890    
    SLICE_X147Y150       FDRE (Hold_fdre_C_D)         0.107     0.997    frame_chroma_downsampler_source_cb_cr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 frame_chroma_downsampler_cr_sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_source_cb_cr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.524%)  route 0.197ns (48.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X146Y148       FDRE                                         r  frame_chroma_downsampler_cr_sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y148       FDRE (Prop_fdre_C_Q)         0.164     0.785 r  frame_chroma_downsampler_cr_sum_reg[1]/Q
                         net (fo=1, routed)           0.197     0.981    frame_chroma_downsampler_cr_sum[1]
    SLICE_X147Y150       LUT3 (Prop_lut3_I0_O)        0.045     1.026 r  frame_chroma_downsampler_source_cb_cr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.026    frame_chroma_downsampler_source_cb_cr[0]_i_1_n_0
    SLICE_X147Y150       FDRE                                         r  frame_chroma_downsampler_source_cb_cr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.890     0.890    hdmi_in0_pix_clk
    SLICE_X147Y150       FDRE                                         r  frame_chroma_downsampler_source_cb_cr_reg[0]/C
                         clock pessimism              0.000     0.890    
    SLICE_X147Y150       FDRE (Hold_fdre_C_D)         0.091     0.981    frame_chroma_downsampler_source_cb_cr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 frame_rgb2ycbcr_source_cb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_record0_ycbcr_n_cb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.089%)  route 0.199ns (60.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X143Y149       FDRE                                         r  frame_rgb2ycbcr_source_cb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y149       FDRE (Prop_fdre_C_Q)         0.128     0.748 r  frame_rgb2ycbcr_source_cb_reg[3]/Q
                         net (fo=3, routed)           0.199     0.947    frame_rgb2ycbcr_source_cb[3]
    SLICE_X142Y150       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.889     0.889    hdmi_in0_pix_clk
    SLICE_X142Y150       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cb_reg[3]/C
                         clock pessimism              0.000     0.889    
    SLICE_X142Y150       FDRE (Hold_fdre_C_D)         0.010     0.899    frame_chroma_downsampler_record0_ycbcr_n_cb_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 decoding1_output_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X155Y144       FDRE                                         r  decoding1_output_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y144       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  decoding1_output_c_reg[0]/Q
                         net (fo=2, routed)           0.067     0.829    storage_16_reg_0_7_18_20/DIA0
    SLICE_X154Y144       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_16_reg_0_7_18_20/WCLK
    SLICE_X154Y144       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X154Y144       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.781    storage_16_reg_0_7_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 frame_chroma_downsampler_record0_ycbcr_n_cr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_cr_sum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.368ns (81.997%)  route 0.081ns (18.003%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X147Y149       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y149       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[7]/Q
                         net (fo=1, routed)           0.080     0.842    frame_chroma_downsampler_record0_ycbcr_n_cr[7]
    SLICE_X146Y149       LUT2 (Prop_lut2_I1_O)        0.045     0.887 r  frame_chroma_downsampler_cr_sum[7]_i_2/O
                         net (fo=1, routed)           0.000     0.887    frame_chroma_downsampler_cr_sum[7]_i_2_n_0
    SLICE_X146Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.996 r  frame_chroma_downsampler_cr_sum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.996    frame_chroma_downsampler_cr_sum_reg[7]_i_1_n_0
    SLICE_X146Y150       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     1.069 r  frame_chroma_downsampler_cr_sum_reg[8]_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.069    frame_chroma_downsampler_cr_sum0[8]
    SLICE_X146Y150       FDRE                                         r  frame_chroma_downsampler_cr_sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.890     0.890    hdmi_in0_pix_clk
    SLICE_X146Y150       FDRE                                         r  frame_chroma_downsampler_cr_sum_reg[8]/C
                         clock pessimism              0.000     0.890    
    SLICE_X146Y150       FDRE (Hold_fdre_C_D)         0.129     1.020    frame_chroma_downsampler_cr_sum_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.095%)  route 0.261ns (64.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X153Y143       FDRE                                         r  chansync_syncbuffer1_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y143       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer1_produce_reg[1]/Q
                         net (fo=26, routed)          0.261     1.022    storage_16_reg_0_7_18_20/ADDRD1
    SLICE_X154Y144       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_16_reg_0_7_18_20/WCLK
    SLICE_X154Y144       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA/CLK
                         clock pessimism             -0.234     0.659    
    SLICE_X154Y144       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.968    storage_16_reg_0_7_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.095%)  route 0.261ns (64.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X153Y143       FDRE                                         r  chansync_syncbuffer1_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y143       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer1_produce_reg[1]/Q
                         net (fo=26, routed)          0.261     1.022    storage_16_reg_0_7_18_20/ADDRD1
    SLICE_X154Y144       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_16_reg_0_7_18_20/WCLK
    SLICE_X154Y144       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA_D1/CLK
                         clock pessimism             -0.234     0.659    
    SLICE_X154Y144       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.968    storage_16_reg_0_7_18_20/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.095%)  route 0.261ns (64.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X153Y143       FDRE                                         r  chansync_syncbuffer1_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y143       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer1_produce_reg[1]/Q
                         net (fo=26, routed)          0.261     1.022    storage_16_reg_0_7_18_20/ADDRD1
    SLICE_X154Y144       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_16_reg_0_7_18_20/WCLK
    SLICE_X154Y144       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMB/CLK
                         clock pessimism             -0.234     0.659    
    SLICE_X154Y144       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.968    storage_16_reg_0_7_18_20/RAMB
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.095%)  route 0.261ns (64.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X153Y143       FDRE                                         r  chansync_syncbuffer1_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y143       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer1_produce_reg[1]/Q
                         net (fo=26, routed)          0.261     1.022    storage_16_reg_0_7_18_20/ADDRD1
    SLICE_X154Y144       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_16_reg_0_7_18_20/WCLK
    SLICE_X154Y144       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMB_D1/CLK
                         clock pessimism             -0.234     0.659    
    SLICE_X154Y144       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.968    storage_16_reg_0_7_18_20/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.095%)  route 0.261ns (64.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X153Y143       FDRE                                         r  chansync_syncbuffer1_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y143       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer1_produce_reg[1]/Q
                         net (fo=26, routed)          0.261     1.022    storage_16_reg_0_7_18_20/ADDRD1
    SLICE_X154Y144       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_16_reg_0_7_18_20/WCLK
    SLICE_X154Y144       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMC/CLK
                         clock pessimism             -0.234     0.659    
    SLICE_X154Y144       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.968    storage_16_reg_0_7_18_20/RAMC
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y57     frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y56     frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y30    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y31    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y136   OSERDESE2_49/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y135   OSERDESE2_50/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y142  storage_16_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y142  storage_16_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y142  storage_16_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y142  storage_16_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y142  storage_16_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y142  storage_16_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y142  storage_16_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y142  storage_16_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_17_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_17_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y136  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y136  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y136  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y136  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y136  storage_15_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y136  storage_15_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y136  storage_15_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y136  storage_15_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y137  storage_15_reg_0_7_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X154Y137  storage_15_reg_0_7_18_20/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            videoout_state_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 3.210ns (53.321%)  route 2.810ns (46.679%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 8.355 - 6.734 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.748     1.748    hdmi_out0_pix_clk
    SLICE_X147Y115       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y115       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.059     3.263    storage_23_reg_0_1_126_131/ADDRC0
    SLICE_X146Y115       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.416 f  storage_23_reg_0_1_126_131/RAMC/O
                         net (fo=2, routed)           0.413     3.829    hdmi_out0_core_dmareader_sink_payload_length[2]
    SLICE_X144Y115       LUT1 (Prop_lut1_I0_O)        0.331     4.160 r  videoout_state_i_48/O
                         net (fo=1, routed)           0.000     4.160    videoout_state_i_48_n_0
    SLICE_X144Y115       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.673 r  videoout_state_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.673    videoout_state_reg_i_28_n_0
    SLICE_X144Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.790 r  videoout_state_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.790    videoout_state_reg_i_27_n_0
    SLICE_X144Y117       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.105 r  videoout_state_reg_i_19/O[3]
                         net (fo=1, routed)           0.870     5.974    videoout_next_state1[12]
    SLICE_X143Y119       LUT6 (Prop_lut6_I1_O)        0.307     6.281 r  videoout_state_i_10/O
                         net (fo=1, routed)           0.000     6.281    videoout_state_i_10_n_0
    SLICE_X143Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.813 r  videoout_state_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.813    videoout_state_reg_i_3_n_0
    SLICE_X143Y120       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.970 f  videoout_state_reg_i_2/CO[1]
                         net (fo=1, routed)           0.469     7.440    videoout_next_state0
    SLICE_X143Y121       LUT5 (Prop_lut5_I1_O)        0.329     7.769 r  videoout_state_i_1/O
                         net (fo=1, routed)           0.000     7.769    videoout_state_i_1_n_0
    SLICE_X143Y121       FDRE                                         r  videoout_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.621     8.355    hdmi_out0_pix_clk
    SLICE_X143Y121       FDRE                                         r  videoout_state_reg/C
                         clock pessimism              0.080     8.435    
                         clock uncertainty           -0.062     8.374    
    SLICE_X143Y121       FDRE (Setup_fdre_C_D)        0.029     8.403    videoout_state_reg
  -------------------------------------------------------------------
                         required time                          8.403    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 2.577ns (45.386%)  route 3.101ns (54.614%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 8.355 - 6.734 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.748     1.748    hdmi_out0_pix_clk
    SLICE_X147Y115       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y115       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.119     3.324    storage_23_reg_0_1_102_107/ADDRA0
    SLICE_X146Y118       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.474 r  storage_23_reg_0_1_102_107/RAMA/O
                         net (fo=2, routed)           0.818     4.292    hdmi_out0_core_dmareader_sink_payload_base[6]
    SLICE_X145Y119       LUT2 (Prop_lut2_I0_O)        0.328     4.620 r  storage_20_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.000     4.620    storage_20_reg_0_3_0_5_i_14_n_0
    SLICE_X145Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.170 r  storage_20_reg_0_3_0_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.170    storage_20_reg_0_3_0_5_i_7_n_0
    SLICE_X145Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.284 r  storage_20_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.284    storage_20_reg_0_3_6_11_i_7_n_0
    SLICE_X145Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.398 r  storage_20_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.398    storage_20_reg_0_3_6_11_i_8_n_0
    SLICE_X145Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.512 r  storage_20_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.512    storage_20_reg_0_3_12_17_i_7_n_0
    SLICE_X145Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.626 r  storage_20_reg_0_3_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.626    storage_20_reg_0_3_18_23_i_7_n_0
    SLICE_X145Y124       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.960 r  storage_20_reg_0_3_18_23_i_8/O[1]
                         net (fo=1, routed)           0.458     6.417    hdmi_out0_core_dmareader_sink_sink_payload_address[25]
    SLICE_X142Y124       LUT5 (Prop_lut5_I4_O)        0.303     6.720 r  storage_20_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.706     7.426    storage_20_reg_0_3_18_23/DIC1
    SLICE_X142Y128       RAMD32                                       r  storage_20_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.621     8.355    storage_20_reg_0_3_18_23/WCLK
    SLICE_X142Y128       RAMD32                                       r  storage_20_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.080     8.435    
                         clock uncertainty           -0.062     8.374    
    SLICE_X142Y128       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     8.125    storage_20_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 2.497ns (41.810%)  route 3.475ns (58.190%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 8.355 - 6.734 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.736     1.736    hdmi_out0_pix_clk
    SLICE_X149Y125       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y125       FDRE (Prop_fdre_C_Q)         0.419     2.155 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.117     3.272    storage_22_reg_0_3_0_5/ADDRB1
    SLICE_X148Y125       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     3.599 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.668     4.268    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X149Y124       LUT4 (Prop_lut4_I0_O)        0.348     4.616 f  hdmi_out0_dram_port_rdata_chunk[7]_i_6/O
                         net (fo=1, routed)           0.403     5.019    hdmi_out0_dram_port_rdata_chunk[7]_i_6_n_0
    SLICE_X149Y124       LUT6 (Prop_lut6_I0_O)        0.124     5.143 f  hdmi_out0_dram_port_rdata_chunk[7]_i_3/O
                         net (fo=2, routed)           0.164     5.307    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X149Y124       LUT6 (Prop_lut6_I0_O)        0.124     5.431 f  hdmi_out0_core_dmareader_fifo_level0[0]_i_4/O
                         net (fo=16, routed)          0.649     6.080    hdmi_out0_core_dmareader_fifo_level01
    SLICE_X150Y120       LUT1 (Prop_lut1_I0_O)        0.124     6.204 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_5/O
                         net (fo=1, routed)           0.474     6.678    hdmi_out0_core_dmareader_fifo_level0[0]_i_5_n_0
    SLICE_X149Y120       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.258 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.258    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X149Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.372    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X149Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.486    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_0
    SLICE_X149Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.709 r  hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.709    hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1_n_7
    SLICE_X149Y123       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.621     8.355    hdmi_out0_pix_clk
    SLICE_X149Y123       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[12]/C
                         clock pessimism              0.080     8.435    
                         clock uncertainty           -0.062     8.374    
    SLICE_X149Y123       FDRE (Setup_fdre_C_D)        0.062     8.436    hdmi_out0_core_dmareader_fifo_level0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 2.494ns (41.781%)  route 3.475ns (58.219%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 8.356 - 6.734 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.736     1.736    hdmi_out0_pix_clk
    SLICE_X149Y125       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y125       FDRE (Prop_fdre_C_Q)         0.419     2.155 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.117     3.272    storage_22_reg_0_3_0_5/ADDRB1
    SLICE_X148Y125       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     3.599 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.668     4.268    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X149Y124       LUT4 (Prop_lut4_I0_O)        0.348     4.616 f  hdmi_out0_dram_port_rdata_chunk[7]_i_6/O
                         net (fo=1, routed)           0.403     5.019    hdmi_out0_dram_port_rdata_chunk[7]_i_6_n_0
    SLICE_X149Y124       LUT6 (Prop_lut6_I0_O)        0.124     5.143 f  hdmi_out0_dram_port_rdata_chunk[7]_i_3/O
                         net (fo=2, routed)           0.164     5.307    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X149Y124       LUT6 (Prop_lut6_I0_O)        0.124     5.431 f  hdmi_out0_core_dmareader_fifo_level0[0]_i_4/O
                         net (fo=16, routed)          0.649     6.080    hdmi_out0_core_dmareader_fifo_level01
    SLICE_X150Y120       LUT1 (Prop_lut1_I0_O)        0.124     6.204 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_5/O
                         net (fo=1, routed)           0.474     6.678    hdmi_out0_core_dmareader_fifo_level0[0]_i_5_n_0
    SLICE_X149Y120       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.258 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.258    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X149Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.372    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X149Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.706 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.706    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_6
    SLICE_X149Y122       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.622     8.356    hdmi_out0_pix_clk
    SLICE_X149Y122       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/C
                         clock pessimism              0.080     8.436    
                         clock uncertainty           -0.062     8.375    
    SLICE_X149Y122       FDRE (Setup_fdre_C_D)        0.062     8.437    hdmi_out0_core_dmareader_fifo_level0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 2.445ns (43.275%)  route 3.205ns (56.725%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 8.355 - 6.734 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.748     1.748    hdmi_out0_pix_clk
    SLICE_X147Y115       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y115       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.119     3.324    storage_23_reg_0_1_102_107/ADDRA0
    SLICE_X146Y118       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.474 r  storage_23_reg_0_1_102_107/RAMA/O
                         net (fo=2, routed)           0.818     4.292    hdmi_out0_core_dmareader_sink_payload_base[6]
    SLICE_X145Y119       LUT2 (Prop_lut2_I0_O)        0.328     4.620 r  storage_20_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.000     4.620    storage_20_reg_0_3_0_5_i_14_n_0
    SLICE_X145Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.170 r  storage_20_reg_0_3_0_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.170    storage_20_reg_0_3_0_5_i_7_n_0
    SLICE_X145Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.284 r  storage_20_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.284    storage_20_reg_0_3_6_11_i_7_n_0
    SLICE_X145Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.398 r  storage_20_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.398    storage_20_reg_0_3_6_11_i_8_n_0
    SLICE_X145Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.512 r  storage_20_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.512    storage_20_reg_0_3_12_17_i_7_n_0
    SLICE_X145Y123       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.825 r  storage_20_reg_0_3_18_23_i_7/O[3]
                         net (fo=1, routed)           0.557     6.381    hdmi_out0_core_dmareader_sink_sink_payload_address[23]
    SLICE_X143Y123       LUT5 (Prop_lut5_I4_O)        0.306     6.687 r  storage_20_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.711     7.398    storage_20_reg_0_3_18_23/DIB1
    SLICE_X142Y128       RAMD32                                       r  storage_20_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.621     8.355    storage_20_reg_0_3_18_23/WCLK
    SLICE_X142Y128       RAMD32                                       r  storage_20_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism              0.080     8.435    
                         clock uncertainty           -0.062     8.374    
    SLICE_X142Y128       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228     8.146    storage_20_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 2.473ns (41.576%)  route 3.475ns (58.424%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 8.356 - 6.734 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.736     1.736    hdmi_out0_pix_clk
    SLICE_X149Y125       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y125       FDRE (Prop_fdre_C_Q)         0.419     2.155 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.117     3.272    storage_22_reg_0_3_0_5/ADDRB1
    SLICE_X148Y125       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     3.599 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.668     4.268    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X149Y124       LUT4 (Prop_lut4_I0_O)        0.348     4.616 f  hdmi_out0_dram_port_rdata_chunk[7]_i_6/O
                         net (fo=1, routed)           0.403     5.019    hdmi_out0_dram_port_rdata_chunk[7]_i_6_n_0
    SLICE_X149Y124       LUT6 (Prop_lut6_I0_O)        0.124     5.143 f  hdmi_out0_dram_port_rdata_chunk[7]_i_3/O
                         net (fo=2, routed)           0.164     5.307    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X149Y124       LUT6 (Prop_lut6_I0_O)        0.124     5.431 f  hdmi_out0_core_dmareader_fifo_level0[0]_i_4/O
                         net (fo=16, routed)          0.649     6.080    hdmi_out0_core_dmareader_fifo_level01
    SLICE_X150Y120       LUT1 (Prop_lut1_I0_O)        0.124     6.204 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_5/O
                         net (fo=1, routed)           0.474     6.678    hdmi_out0_core_dmareader_fifo_level0[0]_i_5_n_0
    SLICE_X149Y120       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.258 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.258    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X149Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.372    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X149Y122       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.685 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.685    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_4
    SLICE_X149Y122       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.622     8.356    hdmi_out0_pix_clk
    SLICE_X149Y122       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[11]/C
                         clock pessimism              0.080     8.436    
                         clock uncertainty           -0.062     8.375    
    SLICE_X149Y122       FDRE (Setup_fdre_C_D)        0.062     8.437    hdmi_out0_core_dmareader_fifo_level0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 2.559ns (45.638%)  route 3.048ns (54.362%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 8.356 - 6.734 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.748     1.748    hdmi_out0_pix_clk
    SLICE_X147Y115       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y115       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.119     3.324    storage_23_reg_0_1_102_107/ADDRA0
    SLICE_X146Y118       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.474 r  storage_23_reg_0_1_102_107/RAMA/O
                         net (fo=2, routed)           0.818     4.292    hdmi_out0_core_dmareader_sink_payload_base[6]
    SLICE_X145Y119       LUT2 (Prop_lut2_I0_O)        0.328     4.620 r  storage_20_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.000     4.620    storage_20_reg_0_3_0_5_i_14_n_0
    SLICE_X145Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.170 r  storage_20_reg_0_3_0_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.170    storage_20_reg_0_3_0_5_i_7_n_0
    SLICE_X145Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.284 r  storage_20_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.284    storage_20_reg_0_3_6_11_i_7_n_0
    SLICE_X145Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.398 r  storage_20_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.398    storage_20_reg_0_3_6_11_i_8_n_0
    SLICE_X145Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.512 r  storage_20_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.512    storage_20_reg_0_3_12_17_i_7_n_0
    SLICE_X145Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.626 r  storage_20_reg_0_3_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.626    storage_20_reg_0_3_18_23_i_7_n_0
    SLICE_X145Y124       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.939 r  storage_20_reg_0_3_18_23_i_8/O[3]
                         net (fo=1, routed)           0.556     6.494    hdmi_out0_core_dmareader_sink_sink_payload_address[27]
    SLICE_X143Y124       LUT5 (Prop_lut5_I4_O)        0.306     6.800 r  storage_20_reg_0_3_24_25_i_1/O
                         net (fo=1, routed)           0.555     7.356    storage_20_reg_0_3_24_25/DIA1
    SLICE_X142Y129       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.622     8.356    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y129       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA_D1/CLK
                         clock pessimism              0.080     8.436    
                         clock uncertainty           -0.062     8.375    
    SLICE_X142Y129       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     8.117    storage_20_reg_0_3_24_25/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.714ns (32.279%)  route 3.596ns (67.721%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 8.364 - 6.734 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.748     1.748    hdmi_out0_pix_clk
    SLICE_X147Y115       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y115       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.151     3.355    storage_23_reg_0_1_36_41/ADDRA0
    SLICE_X150Y115       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.505 r  storage_23_reg_0_1_36_41/RAMA/O
                         net (fo=1, routed)           0.802     4.307    hdmi_out0_core_timinggenerator_sink_payload_hscan[0]
    SLICE_X149Y115       LUT6 (Prop_lut6_I1_O)        0.328     4.635 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_14/O
                         net (fo=1, routed)           0.000     4.635    hdmi_out0_core_timinggenerator_vcounter[0]_i_14_n_0
    SLICE_X149Y115       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.167 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.838     6.005    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y116       LUT2 (Prop_lut2_I0_O)        0.124     6.129 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.303     6.432    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y117       LUT6 (Prop_lut6_I0_O)        0.124     6.556 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.502     7.058    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X148Y115       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.630     8.364    hdmi_out0_pix_clk
    SLICE_X148Y115       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[0]/C
                         clock pessimism              0.080     8.444    
                         clock uncertainty           -0.062     8.383    
    SLICE_X148Y115       FDRE (Setup_fdre_C_R)       -0.524     7.859    hdmi_out0_core_timinggenerator_hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.859    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.714ns (32.279%)  route 3.596ns (67.721%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 8.364 - 6.734 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.748     1.748    hdmi_out0_pix_clk
    SLICE_X147Y115       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y115       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.151     3.355    storage_23_reg_0_1_36_41/ADDRA0
    SLICE_X150Y115       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.505 r  storage_23_reg_0_1_36_41/RAMA/O
                         net (fo=1, routed)           0.802     4.307    hdmi_out0_core_timinggenerator_sink_payload_hscan[0]
    SLICE_X149Y115       LUT6 (Prop_lut6_I1_O)        0.328     4.635 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_14/O
                         net (fo=1, routed)           0.000     4.635    hdmi_out0_core_timinggenerator_vcounter[0]_i_14_n_0
    SLICE_X149Y115       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.167 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.838     6.005    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y116       LUT2 (Prop_lut2_I0_O)        0.124     6.129 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.303     6.432    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y117       LUT6 (Prop_lut6_I0_O)        0.124     6.556 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.502     7.058    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X148Y115       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.630     8.364    hdmi_out0_pix_clk
    SLICE_X148Y115       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[1]/C
                         clock pessimism              0.080     8.444    
                         clock uncertainty           -0.062     8.383    
    SLICE_X148Y115       FDRE (Setup_fdre_C_R)       -0.524     7.859    hdmi_out0_core_timinggenerator_hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.859    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.714ns (32.279%)  route 3.596ns (67.721%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 8.364 - 6.734 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.748     1.748    hdmi_out0_pix_clk
    SLICE_X147Y115       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y115       FDRE (Prop_fdre_C_Q)         0.456     2.204 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.151     3.355    storage_23_reg_0_1_36_41/ADDRA0
    SLICE_X150Y115       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.505 r  storage_23_reg_0_1_36_41/RAMA/O
                         net (fo=1, routed)           0.802     4.307    hdmi_out0_core_timinggenerator_sink_payload_hscan[0]
    SLICE_X149Y115       LUT6 (Prop_lut6_I1_O)        0.328     4.635 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_14/O
                         net (fo=1, routed)           0.000     4.635    hdmi_out0_core_timinggenerator_vcounter[0]_i_14_n_0
    SLICE_X149Y115       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.167 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.838     6.005    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y116       LUT2 (Prop_lut2_I0_O)        0.124     6.129 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.303     6.432    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y117       LUT6 (Prop_lut6_I0_O)        0.124     6.556 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.502     7.058    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X148Y115       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.630     8.364    hdmi_out0_pix_clk
    SLICE_X148Y115       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[2]/C
                         clock pessimism              0.080     8.444    
                         clock uncertainty           -0.062     8.383    
    SLICE_X148Y115       FDRE (Setup_fdre_C_R)       -0.524     7.859    hdmi_out0_core_timinggenerator_hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.859    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  0.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_22_reg_0_3_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.019%)  route 0.299ns (67.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.607     0.607    hdmi_out0_pix_clk
    SLICE_X147Y125       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y125       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.299     1.047    storage_22_reg_0_3_6_7/ADDRD1
    SLICE_X148Y124       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.876     0.876    storage_22_reg_0_3_6_7/WCLK
    SLICE_X148Y124       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.642    
    SLICE_X148Y124       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.951    storage_22_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_22_reg_0_3_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.019%)  route 0.299ns (67.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.607     0.607    hdmi_out0_pix_clk
    SLICE_X147Y125       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y125       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.299     1.047    storage_22_reg_0_3_6_7/ADDRD1
    SLICE_X148Y124       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.876     0.876    storage_22_reg_0_3_6_7/WCLK
    SLICE_X148Y124       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.642    
    SLICE_X148Y124       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.951    storage_22_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_22_reg_0_3_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.019%)  route 0.299ns (67.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.607     0.607    hdmi_out0_pix_clk
    SLICE_X147Y125       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y125       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.299     1.047    storage_22_reg_0_3_6_7/ADDRD1
    SLICE_X148Y124       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.876     0.876    storage_22_reg_0_3_6_7/WCLK
    SLICE_X148Y124       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.234     0.642    
    SLICE_X148Y124       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.951    storage_22_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_22_reg_0_3_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.019%)  route 0.299ns (67.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.607     0.607    hdmi_out0_pix_clk
    SLICE_X147Y125       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y125       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.299     1.047    storage_22_reg_0_3_6_7/ADDRD1
    SLICE_X148Y124       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.876     0.876    storage_22_reg_0_3_6_7/WCLK
    SLICE_X148Y124       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.234     0.642    
    SLICE_X148Y124       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.951    storage_22_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_22_reg_0_3_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.019%)  route 0.299ns (67.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.607     0.607    hdmi_out0_pix_clk
    SLICE_X147Y125       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y125       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.299     1.047    storage_22_reg_0_3_6_7/ADDRD1
    SLICE_X148Y124       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.876     0.876    storage_22_reg_0_3_6_7/WCLK
    SLICE_X148Y124       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.234     0.642    
    SLICE_X148Y124       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.951    storage_22_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_22_reg_0_3_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.019%)  route 0.299ns (67.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.607     0.607    hdmi_out0_pix_clk
    SLICE_X147Y125       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y125       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.299     1.047    storage_22_reg_0_3_6_7/ADDRD1
    SLICE_X148Y124       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.876     0.876    storage_22_reg_0_3_6_7/WCLK
    SLICE_X148Y124       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism             -0.234     0.642    
    SLICE_X148Y124       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.951    storage_22_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_22_reg_0_3_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.019%)  route 0.299ns (67.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.607     0.607    hdmi_out0_pix_clk
    SLICE_X147Y125       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y125       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.299     1.047    storage_22_reg_0_3_6_7/ADDRD1
    SLICE_X148Y124       RAMS32                                       r  storage_22_reg_0_3_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.876     0.876    storage_22_reg_0_3_6_7/WCLK
    SLICE_X148Y124       RAMS32                                       r  storage_22_reg_0_3_6_7/RAMD/CLK
                         clock pessimism             -0.234     0.642    
    SLICE_X148Y124       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.951    storage_22_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_22_reg_0_3_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.019%)  route 0.299ns (67.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.607     0.607    hdmi_out0_pix_clk
    SLICE_X147Y125       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y125       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.299     1.047    storage_22_reg_0_3_6_7/ADDRD1
    SLICE_X148Y124       RAMS32                                       r  storage_22_reg_0_3_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.876     0.876    storage_22_reg_0_3_6_7/WCLK
    SLICE_X148Y124       RAMS32                                       r  storage_22_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism             -0.234     0.642    
    SLICE_X148Y124       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.951    storage_22_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl51_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xilinxmultiregimpl51_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.605     0.605    hdmi_out0_pix_clk
    SLICE_X141Y125       FDRE                                         r  xilinxmultiregimpl51_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y125       FDRE (Prop_fdre_C_Q)         0.141     0.746 r  xilinxmultiregimpl51_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.801    xilinxmultiregimpl51_regs0[2]
    SLICE_X141Y125       FDRE                                         r  xilinxmultiregimpl51_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.874     0.874    hdmi_out0_pix_clk
    SLICE_X141Y125       FDRE                                         r  xilinxmultiregimpl51_regs1_reg[2]/C
                         clock pessimism             -0.269     0.605    
    SLICE_X141Y125       FDRE (Hold_fdre_C_D)         0.076     0.681    xilinxmultiregimpl51_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl51_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xilinxmultiregimpl51_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.605     0.605    hdmi_out0_pix_clk
    SLICE_X141Y125       FDRE                                         r  xilinxmultiregimpl51_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y125       FDRE (Prop_fdre_C_Q)         0.141     0.746 r  xilinxmultiregimpl51_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.801    xilinxmultiregimpl51_regs0[0]
    SLICE_X141Y125       FDRE                                         r  xilinxmultiregimpl51_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.874     0.874    hdmi_out0_pix_clk
    SLICE_X141Y125       FDRE                                         r  xilinxmultiregimpl51_regs1_reg[0]/C
                         clock pessimism             -0.269     0.605    
    SLICE_X141Y125       FDRE (Hold_fdre_C_D)         0.075     0.680    xilinxmultiregimpl51_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_10/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y120  hdmi_out0_core_dmareader_fifo_level0_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y122  hdmi_out0_core_dmareader_fifo_level0_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y122  hdmi_out0_core_dmareader_fifo_level0_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y123  hdmi_out0_core_dmareader_fifo_level0_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y120  hdmi_out0_core_dmareader_fifo_level0_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y120  hdmi_out0_core_dmareader_fifo_level0_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y120  hdmi_out0_core_dmareader_fifo_level0_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y121  hdmi_out0_core_dmareader_fifo_level0_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y121  hdmi_out0_core_dmareader_fifo_level0_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y121  hdmi_out0_core_dmareader_fifo_level0_reg[6]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y128  storage_20_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y128  storage_20_reg_0_3_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y128  storage_20_reg_0_3_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y128  storage_20_reg_0_3_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y128  storage_20_reg_0_3_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y128  storage_20_reg_0_3_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y128  storage_20_reg_0_3_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y128  storage_20_reg_0_3_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y130  storage_20_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 2.015ns (42.590%)  route 2.716ns (57.410%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.759ns = ( 6.146 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.382     2.830    s7datacapture1_serdes_m_q[3]
    SLICE_X163Y139       LUT6 (Prop_lut6_I1_O)        0.124     2.954 r  s7datacapture1_lateness[7]_i_8/O
                         net (fo=1, routed)           0.402     3.356    s7datacapture1_lateness[7]_i_8_n_0
    SLICE_X163Y139       LUT6 (Prop_lut6_I4_O)        0.124     3.480 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.314     3.794    s7datacapture1_transition
    SLICE_X162Y140       LUT6 (Prop_lut6_I5_O)        0.124     3.918 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.618     4.536    s7datacapture1_inc
    SLICE_X160Y137       LUT2 (Prop_lut2_I1_O)        0.124     4.660 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.660    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X160Y137       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.192 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.192    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X160Y138       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.526 r  s7datacapture1_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.526    s7datacapture1_lateness_reg[7]_i_3_n_6
    SLICE_X160Y138       FDRE                                         r  s7datacapture1_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.759     6.146    pix1p25x_clk
    SLICE_X160Y138       FDRE                                         r  s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.000     6.146    
                         clock uncertainty           -0.066     6.080    
    SLICE_X160Y138       FDRE (Setup_fdre_C_D)        0.062     6.142    s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.142    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.920ns (41.414%)  route 2.716ns (58.586%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.759ns = ( 6.146 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.382     2.830    s7datacapture1_serdes_m_q[3]
    SLICE_X163Y139       LUT6 (Prop_lut6_I1_O)        0.124     2.954 r  s7datacapture1_lateness[7]_i_8/O
                         net (fo=1, routed)           0.402     3.356    s7datacapture1_lateness[7]_i_8_n_0
    SLICE_X163Y139       LUT6 (Prop_lut6_I4_O)        0.124     3.480 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.314     3.794    s7datacapture1_transition
    SLICE_X162Y140       LUT6 (Prop_lut6_I5_O)        0.124     3.918 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.618     4.536    s7datacapture1_inc
    SLICE_X160Y137       LUT2 (Prop_lut2_I1_O)        0.124     4.660 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.660    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X160Y137       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.192 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.192    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X160Y138       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.431 r  s7datacapture1_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.431    s7datacapture1_lateness_reg[7]_i_3_n_5
    SLICE_X160Y138       FDSE                                         r  s7datacapture1_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.759     6.146    pix1p25x_clk
    SLICE_X160Y138       FDSE                                         r  s7datacapture1_lateness_reg[7]/C
                         clock pessimism              0.000     6.146    
                         clock uncertainty           -0.066     6.080    
    SLICE_X160Y138       FDSE (Setup_fdse_C_D)        0.062     6.142    s7datacapture1_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.142    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.904ns (41.211%)  route 2.716ns (58.789%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.759ns = ( 6.146 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.382     2.830    s7datacapture1_serdes_m_q[3]
    SLICE_X163Y139       LUT6 (Prop_lut6_I1_O)        0.124     2.954 r  s7datacapture1_lateness[7]_i_8/O
                         net (fo=1, routed)           0.402     3.356    s7datacapture1_lateness[7]_i_8_n_0
    SLICE_X163Y139       LUT6 (Prop_lut6_I4_O)        0.124     3.480 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.314     3.794    s7datacapture1_transition
    SLICE_X162Y140       LUT6 (Prop_lut6_I5_O)        0.124     3.918 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.618     4.536    s7datacapture1_inc
    SLICE_X160Y137       LUT2 (Prop_lut2_I1_O)        0.124     4.660 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.660    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X160Y137       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.192 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.192    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X160Y138       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.415 r  s7datacapture1_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.415    s7datacapture1_lateness_reg[7]_i_3_n_7
    SLICE_X160Y138       FDRE                                         r  s7datacapture1_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.759     6.146    pix1p25x_clk
    SLICE_X160Y138       FDRE                                         r  s7datacapture1_lateness_reg[5]/C
                         clock pessimism              0.000     6.146    
                         clock uncertainty           -0.066     6.080    
    SLICE_X160Y138       FDRE (Setup_fdre_C_D)        0.062     6.142    s7datacapture1_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.142    
                         arrival time                          -5.415    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.985ns (42.968%)  route 2.635ns (57.032%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.758ns = ( 6.145 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     1.449 r  ISERDESE2_20/Q4
                         net (fo=13, routed)          1.286     2.735    s7datacapture2_serdes_m_q[4]
    SLICE_X163Y145       LUT4 (Prop_lut4_I0_O)        0.124     2.859 r  s7datacapture2_lateness[4]_i_10/O
                         net (fo=1, routed)           0.151     3.011    s7datacapture2_lateness[4]_i_10_n_0
    SLICE_X163Y145       LUT6 (Prop_lut6_I3_O)        0.124     3.135 f  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           0.433     3.568    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X163Y145       LUT6 (Prop_lut6_I0_O)        0.124     3.692 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.764     4.456    s7datacapture2_inc
    SLICE_X162Y136       LUT2 (Prop_lut2_I1_O)        0.124     4.580 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.580    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y136       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.093 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.093    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y137       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.416 r  s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.416    s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X162Y137       FDRE                                         r  s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.758     6.145    pix1p25x_clk
    SLICE_X162Y137       FDRE                                         r  s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.000     6.145    
                         clock uncertainty           -0.066     6.079    
    SLICE_X162Y137       FDRE (Setup_fdre_C_D)        0.109     6.188    s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.188    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.901ns (41.912%)  route 2.635ns (58.088%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.758ns = ( 6.145 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     1.449 r  ISERDESE2_20/Q4
                         net (fo=13, routed)          1.286     2.735    s7datacapture2_serdes_m_q[4]
    SLICE_X163Y145       LUT4 (Prop_lut4_I0_O)        0.124     2.859 r  s7datacapture2_lateness[4]_i_10/O
                         net (fo=1, routed)           0.151     3.011    s7datacapture2_lateness[4]_i_10_n_0
    SLICE_X163Y145       LUT6 (Prop_lut6_I3_O)        0.124     3.135 f  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           0.433     3.568    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X163Y145       LUT6 (Prop_lut6_I0_O)        0.124     3.692 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.764     4.456    s7datacapture2_inc
    SLICE_X162Y136       LUT2 (Prop_lut2_I1_O)        0.124     4.580 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.580    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y136       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.093 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.093    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y137       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.332 r  s7datacapture2_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.332    s7datacapture2_lateness_reg[7]_i_3_n_5
    SLICE_X162Y137       FDSE                                         r  s7datacapture2_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.758     6.145    pix1p25x_clk
    SLICE_X162Y137       FDSE                                         r  s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.000     6.145    
                         clock uncertainty           -0.066     6.079    
    SLICE_X162Y137       FDSE (Setup_fdse_C_D)        0.109     6.188    s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.188    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 2.015ns (44.886%)  route 2.474ns (55.114%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 6.139 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.440 r  ISERDESE2_16/Q5
                         net (fo=13, routed)          1.131     2.571    p_9_in[3]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     2.695 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.520     3.216    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X162Y132       LUT6 (Prop_lut6_I4_O)        0.124     3.340 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.415     3.755    s7datacapture0_transition
    SLICE_X163Y131       LUT6 (Prop_lut6_I5_O)        0.124     3.879 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.408     4.286    s7datacapture0_inc
    SLICE_X161Y130       LUT2 (Prop_lut2_I1_O)        0.124     4.410 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.410    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.942 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X161Y131       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.276 r  s7datacapture0_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.276    s7datacapture0_lateness_reg[7]_i_3_n_6
    SLICE_X161Y131       FDRE                                         r  s7datacapture0_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.752     6.139    pix1p25x_clk
    SLICE_X161Y131       FDRE                                         r  s7datacapture0_lateness_reg[6]/C
                         clock pessimism              0.000     6.139    
                         clock uncertainty           -0.066     6.073    
    SLICE_X161Y131       FDRE (Setup_fdre_C_D)        0.062     6.135    s7datacapture0_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.135    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.755ns (39.252%)  route 2.716ns (60.748%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.758ns = ( 6.145 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.382     2.830    s7datacapture1_serdes_m_q[3]
    SLICE_X163Y139       LUT6 (Prop_lut6_I1_O)        0.124     2.954 r  s7datacapture1_lateness[7]_i_8/O
                         net (fo=1, routed)           0.402     3.356    s7datacapture1_lateness[7]_i_8_n_0
    SLICE_X163Y139       LUT6 (Prop_lut6_I4_O)        0.124     3.480 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.314     3.794    s7datacapture1_transition
    SLICE_X162Y140       LUT6 (Prop_lut6_I5_O)        0.124     3.918 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.618     4.536    s7datacapture1_inc
    SLICE_X160Y137       LUT2 (Prop_lut2_I1_O)        0.124     4.660 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.660    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X160Y137       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.266 r  s7datacapture1_lateness_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.266    s7datacapture1_lateness_reg[4]_i_1_n_4
    SLICE_X160Y137       FDRE                                         r  s7datacapture1_lateness_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.758     6.145    pix1p25x_clk
    SLICE_X160Y137       FDRE                                         r  s7datacapture1_lateness_reg[4]/C
                         clock pessimism              0.000     6.145    
                         clock uncertainty           -0.066     6.079    
    SLICE_X160Y137       FDRE (Setup_fdre_C_D)        0.062     6.141    s7datacapture1_lateness_reg[4]
  -------------------------------------------------------------------
                         required time                          6.141    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 1.881ns (41.655%)  route 2.635ns (58.345%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.758ns = ( 6.145 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     1.449 r  ISERDESE2_20/Q4
                         net (fo=13, routed)          1.286     2.735    s7datacapture2_serdes_m_q[4]
    SLICE_X163Y145       LUT4 (Prop_lut4_I0_O)        0.124     2.859 r  s7datacapture2_lateness[4]_i_10/O
                         net (fo=1, routed)           0.151     3.011    s7datacapture2_lateness[4]_i_10_n_0
    SLICE_X163Y145       LUT6 (Prop_lut6_I3_O)        0.124     3.135 f  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           0.433     3.568    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X163Y145       LUT6 (Prop_lut6_I0_O)        0.124     3.692 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.764     4.456    s7datacapture2_inc
    SLICE_X162Y136       LUT2 (Prop_lut2_I1_O)        0.124     4.580 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.580    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y136       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.093 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.093    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y137       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.312 r  s7datacapture2_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.312    s7datacapture2_lateness_reg[7]_i_3_n_7
    SLICE_X162Y137       FDRE                                         r  s7datacapture2_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.758     6.145    pix1p25x_clk
    SLICE_X162Y137       FDRE                                         r  s7datacapture2_lateness_reg[5]/C
                         clock pessimism              0.000     6.145    
                         clock uncertainty           -0.066     6.079    
    SLICE_X162Y137       FDRE (Setup_fdre_C_D)        0.109     6.188    s7datacapture2_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.188    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 1.696ns (38.439%)  route 2.716ns (61.561%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.758ns = ( 6.145 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.382     2.830    s7datacapture1_serdes_m_q[3]
    SLICE_X163Y139       LUT6 (Prop_lut6_I1_O)        0.124     2.954 r  s7datacapture1_lateness[7]_i_8/O
                         net (fo=1, routed)           0.402     3.356    s7datacapture1_lateness[7]_i_8_n_0
    SLICE_X163Y139       LUT6 (Prop_lut6_I4_O)        0.124     3.480 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.314     3.794    s7datacapture1_transition
    SLICE_X162Y140       LUT6 (Prop_lut6_I5_O)        0.124     3.918 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.618     4.536    s7datacapture1_inc
    SLICE_X160Y137       LUT2 (Prop_lut2_I1_O)        0.124     4.660 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.660    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X160Y137       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.207 r  s7datacapture1_lateness_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.207    s7datacapture1_lateness_reg[4]_i_1_n_5
    SLICE_X160Y137       FDRE                                         r  s7datacapture1_lateness_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.758     6.145    pix1p25x_clk
    SLICE_X160Y137       FDRE                                         r  s7datacapture1_lateness_reg[3]/C
                         clock pessimism              0.000     6.145    
                         clock uncertainty           -0.066     6.079    
    SLICE_X160Y137       FDRE (Setup_fdre_C_D)        0.062     6.141    s7datacapture1_lateness_reg[3]
  -------------------------------------------------------------------
                         required time                          6.141    
                         arrival time                          -5.207    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.920ns (43.695%)  route 2.474ns (56.305%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 6.139 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.440 r  ISERDESE2_16/Q5
                         net (fo=13, routed)          1.131     2.571    p_9_in[3]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     2.695 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.520     3.216    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X162Y132       LUT6 (Prop_lut6_I4_O)        0.124     3.340 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.415     3.755    s7datacapture0_transition
    SLICE_X163Y131       LUT6 (Prop_lut6_I5_O)        0.124     3.879 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.408     4.286    s7datacapture0_inc
    SLICE_X161Y130       LUT2 (Prop_lut2_I1_O)        0.124     4.410 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.410    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.942 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.942    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X161Y131       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.181 r  s7datacapture0_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.181    s7datacapture0_lateness_reg[7]_i_3_n_5
    SLICE_X161Y131       FDSE                                         r  s7datacapture0_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.752     6.139    pix1p25x_clk
    SLICE_X161Y131       FDSE                                         r  s7datacapture0_lateness_reg[7]/C
                         clock pessimism              0.000     6.139    
                         clock uncertainty           -0.066     6.073    
    SLICE_X161Y131       FDSE (Setup_fdse_C_D)        0.062     6.135    s7datacapture0_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.135    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  0.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl12_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl12_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.287ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X161Y128       FDRE                                         r  xilinxmultiregimpl12_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl12_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.450    xilinxmultiregimpl12_regs0
    SLICE_X161Y128       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.287     0.287    pix1p25x_clk
    SLICE_X161Y128       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/C
                         clock pessimism             -0.034     0.253    
    SLICE_X161Y128       FDRE (Hold_fdre_C_D)         0.075     0.328    xilinxmultiregimpl12_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl15_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl15_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.286ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X161Y127       FDRE                                         r  xilinxmultiregimpl15_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y127       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl15_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.450    xilinxmultiregimpl15_regs0
    SLICE_X161Y127       FDRE                                         r  xilinxmultiregimpl15_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.286     0.286    pix1p25x_clk
    SLICE_X161Y127       FDRE                                         r  xilinxmultiregimpl15_regs1_reg/C
                         clock pessimism             -0.033     0.253    
    SLICE_X161Y127       FDRE (Hold_fdre_C_D)         0.075     0.328    xilinxmultiregimpl15_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl24_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl24_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.294ns
    Source Clock Delay      (SCD):    0.259ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.259     0.259    pix1p25x_clk
    SLICE_X161Y136       FDRE                                         r  xilinxmultiregimpl24_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141     0.400 r  xilinxmultiregimpl24_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.456    xilinxmultiregimpl24_regs0
    SLICE_X161Y136       FDRE                                         r  xilinxmultiregimpl24_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.294     0.294    pix1p25x_clk
    SLICE_X161Y136       FDRE                                         r  xilinxmultiregimpl24_regs1_reg/C
                         clock pessimism             -0.035     0.259    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.075     0.334    xilinxmultiregimpl24_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl25_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl25_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.297ns
    Source Clock Delay      (SCD):    0.261ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.261     0.261    pix1p25x_clk
    SLICE_X163Y138       FDRE                                         r  xilinxmultiregimpl25_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141     0.402 r  xilinxmultiregimpl25_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.458    xilinxmultiregimpl25_regs0
    SLICE_X163Y138       FDRE                                         r  xilinxmultiregimpl25_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.297     0.297    pix1p25x_clk
    SLICE_X163Y138       FDRE                                         r  xilinxmultiregimpl25_regs1_reg/C
                         clock pessimism             -0.036     0.261    
    SLICE_X163Y138       FDRE (Hold_fdre_C_D)         0.075     0.336    xilinxmultiregimpl25_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl32_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl32_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.264ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.264     0.264    pix1p25x_clk
    SLICE_X163Y147       FDRE                                         r  xilinxmultiregimpl32_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141     0.405 r  xilinxmultiregimpl32_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.461    xilinxmultiregimpl32_regs0
    SLICE_X163Y147       FDRE                                         r  xilinxmultiregimpl32_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.300     0.300    pix1p25x_clk
    SLICE_X163Y147       FDRE                                         r  xilinxmultiregimpl32_regs1_reg/C
                         clock pessimism             -0.036     0.264    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.075     0.339    xilinxmultiregimpl32_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl37_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl37_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.315ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.279     0.279    pix1p25x_clk
    SLICE_X155Y130       FDRE                                         r  xilinxmultiregimpl37_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y130       FDRE (Prop_fdre_C_Q)         0.141     0.420 r  xilinxmultiregimpl37_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.476    xilinxmultiregimpl37_regs0
    SLICE_X155Y130       FDRE                                         r  xilinxmultiregimpl37_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.315     0.315    pix1p25x_clk
    SLICE_X155Y130       FDRE                                         r  xilinxmultiregimpl37_regs1_reg/C
                         clock pessimism             -0.036     0.279    
    SLICE_X155Y130       FDRE (Hold_fdre_C_D)         0.075     0.354    xilinxmultiregimpl37_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl21_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl21_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y140       FDRE                                         r  xilinxmultiregimpl21_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl21_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl21_regs0
    SLICE_X163Y140       FDRE                                         r  xilinxmultiregimpl21_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y140       FDRE                                         r  xilinxmultiregimpl21_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.075     0.337    xilinxmultiregimpl21_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl22_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl22_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl22_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl22_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl22_regs0
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl22_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl22_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y142       FDRE (Hold_fdre_C_D)         0.075     0.337    xilinxmultiregimpl22_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl14_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl14_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.287ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X161Y128       FDRE                                         r  xilinxmultiregimpl14_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl14_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.450    xilinxmultiregimpl14_regs0
    SLICE_X161Y128       FDRE                                         r  xilinxmultiregimpl14_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.287     0.287    pix1p25x_clk
    SLICE_X161Y128       FDRE                                         r  xilinxmultiregimpl14_regs1_reg/C
                         clock pessimism             -0.034     0.253    
    SLICE_X161Y128       FDRE (Hold_fdre_C_D)         0.071     0.324    xilinxmultiregimpl14_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl23_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl23_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl23_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl23_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl23_regs0
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl23_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl23_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y142       FDRE (Hold_fdre_C_D)         0.071     0.333    xilinxmultiregimpl23_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFR_1/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y128  xilinxmultiregimpl12_regs0_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y128  xilinxmultiregimpl12_regs1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y128  xilinxmultiregimpl14_regs0_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y128  xilinxmultiregimpl14_regs1_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X152Y126  xilinxmultiregimpl17_regs0_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X152Y126  xilinxmultiregimpl17_regs1_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y138  xilinxmultiregimpl25_regs0_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y138  xilinxmultiregimpl25_regs1_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y137  xilinxmultiregimpl27_regs0_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y137  xilinxmultiregimpl27_regs1_reg/C
High Pulse Width  Fast    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X163Y127  FDPE_12/C
High Pulse Width  Fast    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X163Y127  FDPE_13/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y127  xilinxmultiregimpl15_regs0_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y127  xilinxmultiregimpl15_regs1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y127  s7datacapture0_do_delay_slave_dec_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y127  s7datacapture0_do_delay_slave_inc_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y131  s7datacapture0_gearbox_storage_reg[64]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y131  s7datacapture0_gearbox_storage_reg[65]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y131  s7datacapture0_gearbox_storage_reg[66]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y131  s7datacapture0_gearbox_storage_reg[67]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_sdram_phaseinjector1_wrdata_storage_full_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.766ns  (logic 0.456ns (4.669%)  route 9.310ns (95.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.676     1.676    sys_clk
    SLICE_X122Y155       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDRE (Prop_fdre_C_Q)         0.456     2.132 r  videosoc_videosoc_interface_dat_w_reg[3]/Q
                         net (fo=93, routed)          9.310    11.442    p_0_in216_in
    SLICE_X153Y164       FDRE                                         r  videosoc_sdram_phaseinjector1_wrdata_storage_full_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.621    11.621    sys_clk
    SLICE_X153Y164       FDRE                                         r  videosoc_sdram_phaseinjector1_wrdata_storage_full_reg[11]/C
                         clock pessimism              0.078    11.699    
                         clock uncertainty           -0.057    11.642    
    SLICE_X153Y164       FDRE (Setup_fdre_C_D)       -0.067    11.575    videosoc_sdram_phaseinjector1_wrdata_storage_full_reg[11]
  -------------------------------------------------------------------
                         required time                         11.575    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_csrbank5_core_initiator_hsync_start_backstore_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 0.478ns (5.218%)  route 8.682ns (94.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.736     1.736    sys_clk
    SLICE_X152Y125       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y125       FDPE (Prop_fdpe_C_Q)         0.478     2.214 r  FDPE_1/Q
                         net (fo=3292, routed)        8.682    10.896    sys_rst
    SLICE_X158Y114       FDRE                                         r  videosoc_csrbank5_core_initiator_hsync_start_backstore_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.706    11.706    sys_clk
    SLICE_X158Y114       FDRE                                         r  videosoc_csrbank5_core_initiator_hsync_start_backstore_reg[0]/C
                         clock pessimism              0.080    11.786    
                         clock uncertainty           -0.057    11.730    
    SLICE_X158Y114       FDRE (Setup_fdre_C_R)       -0.695    11.035    videosoc_csrbank5_core_initiator_hsync_start_backstore_reg[0]
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_csrbank5_core_initiator_hsync_start_backstore_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 0.478ns (5.218%)  route 8.682ns (94.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.736     1.736    sys_clk
    SLICE_X152Y125       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y125       FDPE (Prop_fdpe_C_Q)         0.478     2.214 r  FDPE_1/Q
                         net (fo=3292, routed)        8.682    10.896    sys_rst
    SLICE_X158Y114       FDRE                                         r  videosoc_csrbank5_core_initiator_hsync_start_backstore_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.706    11.706    sys_clk
    SLICE_X158Y114       FDRE                                         r  videosoc_csrbank5_core_initiator_hsync_start_backstore_reg[1]/C
                         clock pessimism              0.080    11.786    
                         clock uncertainty           -0.057    11.730    
    SLICE_X158Y114       FDRE (Setup_fdre_C_R)       -0.695    11.035    videosoc_csrbank5_core_initiator_hsync_start_backstore_reg[1]
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_csrbank5_core_initiator_hsync_start_backstore_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 0.478ns (5.218%)  route 8.682ns (94.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.736     1.736    sys_clk
    SLICE_X152Y125       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y125       FDPE (Prop_fdpe_C_Q)         0.478     2.214 r  FDPE_1/Q
                         net (fo=3292, routed)        8.682    10.896    sys_rst
    SLICE_X158Y114       FDRE                                         r  videosoc_csrbank5_core_initiator_hsync_start_backstore_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.706    11.706    sys_clk
    SLICE_X158Y114       FDRE                                         r  videosoc_csrbank5_core_initiator_hsync_start_backstore_reg[2]/C
                         clock pessimism              0.080    11.786    
                         clock uncertainty           -0.057    11.730    
    SLICE_X158Y114       FDRE (Setup_fdre_C_R)       -0.695    11.035    videosoc_csrbank5_core_initiator_hsync_start_backstore_reg[2]
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_csrbank5_core_initiator_hsync_start_backstore_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 0.478ns (5.218%)  route 8.682ns (94.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.736     1.736    sys_clk
    SLICE_X152Y125       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y125       FDPE (Prop_fdpe_C_Q)         0.478     2.214 r  FDPE_1/Q
                         net (fo=3292, routed)        8.682    10.896    sys_rst
    SLICE_X158Y114       FDRE                                         r  videosoc_csrbank5_core_initiator_hsync_start_backstore_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.706    11.706    sys_clk
    SLICE_X158Y114       FDRE                                         r  videosoc_csrbank5_core_initiator_hsync_start_backstore_reg[3]/C
                         clock pessimism              0.080    11.786    
                         clock uncertainty           -0.057    11.730    
    SLICE_X158Y114       FDRE (Setup_fdre_C_R)       -0.695    11.035    videosoc_csrbank5_core_initiator_hsync_start_backstore_reg[3]
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_sdram_phaseinjector2_command_storage_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.844ns  (logic 0.456ns (4.632%)  route 9.388ns (95.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 11.693 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.676     1.676    sys_clk
    SLICE_X122Y155       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDRE (Prop_fdre_C_Q)         0.456     2.132 r  videosoc_videosoc_interface_dat_w_reg[3]/Q
                         net (fo=93, routed)          9.388    11.520    p_0_in216_in
    SLICE_X162Y168       FDRE                                         r  videosoc_sdram_phaseinjector2_command_storage_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.693    11.693    sys_clk
    SLICE_X162Y168       FDRE                                         r  videosoc_sdram_phaseinjector2_command_storage_full_reg[3]/C
                         clock pessimism              0.078    11.771    
                         clock uncertainty           -0.057    11.714    
    SLICE_X162Y168       FDRE (Setup_fdre_C_D)       -0.028    11.686    videosoc_sdram_phaseinjector2_command_storage_full_reg[3]
  -------------------------------------------------------------------
                         required time                         11.686    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_sdram_phaseinjector0_wrdata_storage_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.812ns  (logic 0.456ns (4.647%)  route 9.356ns (95.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.676     1.676    sys_clk
    SLICE_X122Y155       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDRE (Prop_fdre_C_Q)         0.456     2.132 r  videosoc_videosoc_interface_dat_w_reg[3]/Q
                         net (fo=93, routed)          9.356    11.488    p_0_in216_in
    SLICE_X156Y165       FDRE                                         r  videosoc_sdram_phaseinjector0_wrdata_storage_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.695    11.695    sys_clk
    SLICE_X156Y165       FDRE                                         r  videosoc_sdram_phaseinjector0_wrdata_storage_full_reg[3]/C
                         clock pessimism              0.078    11.773    
                         clock uncertainty           -0.057    11.716    
    SLICE_X156Y165       FDRE (Setup_fdre_C_D)       -0.061    11.655    videosoc_sdram_phaseinjector0_wrdata_storage_full_reg[3]
  -------------------------------------------------------------------
                         required time                         11.655    
                         arrival time                         -11.488    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_sdram_phaseinjector3_address_storage_full_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.778ns  (logic 0.456ns (4.664%)  route 9.322ns (95.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 11.693 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.676     1.676    sys_clk
    SLICE_X122Y155       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDRE (Prop_fdre_C_Q)         0.456     2.132 r  videosoc_videosoc_interface_dat_w_reg[3]/Q
                         net (fo=93, routed)          9.322    11.454    p_0_in216_in
    SLICE_X160Y168       FDRE                                         r  videosoc_sdram_phaseinjector3_address_storage_full_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.693    11.693    sys_clk
    SLICE_X160Y168       FDRE                                         r  videosoc_sdram_phaseinjector3_address_storage_full_reg[11]/C
                         clock pessimism              0.078    11.771    
                         clock uncertainty           -0.057    11.714    
    SLICE_X160Y168       FDRE (Setup_fdre_C_D)       -0.081    11.633    videosoc_sdram_phaseinjector3_address_storage_full_reg[11]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -11.454    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_sdram_phaseinjector2_address_storage_full_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 0.456ns (4.668%)  route 9.313ns (95.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.676     1.676    sys_clk
    SLICE_X122Y155       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDRE (Prop_fdre_C_Q)         0.456     2.132 r  videosoc_videosoc_interface_dat_w_reg[3]/Q
                         net (fo=93, routed)          9.313    11.445    p_0_in216_in
    SLICE_X163Y162       FDRE                                         r  videosoc_sdram_phaseinjector2_address_storage_full_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.699    11.699    sys_clk
    SLICE_X163Y162       FDRE                                         r  videosoc_sdram_phaseinjector2_address_storage_full_reg[11]/C
                         clock pessimism              0.078    11.777    
                         clock uncertainty           -0.057    11.720    
    SLICE_X163Y162       FDRE (Setup_fdre_C_D)       -0.095    11.625    videosoc_sdram_phaseinjector2_address_storage_full_reg[11]
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_sdram_phaseinjector3_command_storage_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 0.456ns (4.648%)  route 9.355ns (95.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 11.691 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        1.676     1.676    sys_clk
    SLICE_X122Y155       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y155       FDRE (Prop_fdre_C_Q)         0.456     2.132 r  videosoc_videosoc_interface_dat_w_reg[3]/Q
                         net (fo=93, routed)          9.355    11.487    p_0_in216_in
    SLICE_X158Y168       FDRE                                         r  videosoc_sdram_phaseinjector3_command_storage_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5067, routed)        1.691    11.691    sys_clk
    SLICE_X158Y168       FDRE                                         r  videosoc_sdram_phaseinjector3_command_storage_full_reg[3]/C
                         clock pessimism              0.078    11.769    
                         clock uncertainty           -0.057    11.712    
    SLICE_X158Y168       FDRE (Setup_fdre_C_D)       -0.028    11.684    videosoc_sdram_phaseinjector3_command_storage_full_reg[3]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                  0.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.582     0.582    sys_clk
    SLICE_X113Y127       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     0.723 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.929    storage_reg_0_15_6_7/ADDRD0
    SLICE_X112Y127       RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.850     0.850    storage_reg_0_15_6_7/WCLK
    SLICE_X112Y127       RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.255     0.595    
    SLICE_X112Y127       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.905    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.582     0.582    sys_clk
    SLICE_X113Y127       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     0.723 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.929    storage_reg_0_15_6_7/ADDRD0
    SLICE_X112Y127       RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.850     0.850    storage_reg_0_15_6_7/WCLK
    SLICE_X112Y127       RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.255     0.595    
    SLICE_X112Y127       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.905    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.582     0.582    sys_clk
    SLICE_X113Y127       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     0.723 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.929    storage_reg_0_15_6_7/ADDRD0
    SLICE_X112Y127       RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.850     0.850    storage_reg_0_15_6_7/WCLK
    SLICE_X112Y127       RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.255     0.595    
    SLICE_X112Y127       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.905    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.582     0.582    sys_clk
    SLICE_X113Y127       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     0.723 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.929    storage_reg_0_15_6_7/ADDRD0
    SLICE_X112Y127       RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.850     0.850    storage_reg_0_15_6_7/WCLK
    SLICE_X112Y127       RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.255     0.595    
    SLICE_X112Y127       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.905    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.582     0.582    sys_clk
    SLICE_X113Y127       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     0.723 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.929    storage_reg_0_15_6_7/ADDRD0
    SLICE_X112Y127       RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.850     0.850    storage_reg_0_15_6_7/WCLK
    SLICE_X112Y127       RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.255     0.595    
    SLICE_X112Y127       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.905    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.582     0.582    sys_clk
    SLICE_X113Y127       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     0.723 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.929    storage_reg_0_15_6_7/ADDRD0
    SLICE_X112Y127       RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.850     0.850    storage_reg_0_15_6_7/WCLK
    SLICE_X112Y127       RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.255     0.595    
    SLICE_X112Y127       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.905    storage_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.582     0.582    sys_clk
    SLICE_X113Y127       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     0.723 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.929    storage_reg_0_15_6_7/ADDRD0
    SLICE_X112Y127       RAMS32                                       r  storage_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.850     0.850    storage_reg_0_15_6_7/WCLK
    SLICE_X112Y127       RAMS32                                       r  storage_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.255     0.595    
    SLICE_X112Y127       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.905    storage_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.582     0.582    sys_clk
    SLICE_X113Y127       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     0.723 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.929    storage_reg_0_15_6_7/ADDRD0
    SLICE_X112Y127       RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.850     0.850    storage_reg_0_15_6_7/WCLK
    SLICE_X112Y127       RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.255     0.595    
    SLICE_X112Y127       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.905    storage_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hdmi_out0_core_initiator_csrstorage4_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_23_reg_0_1_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.618     0.618    sys_clk
    SLICE_X151Y111       FDRE                                         r  hdmi_out0_core_initiator_csrstorage4_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y111       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  hdmi_out0_core_initiator_csrstorage4_storage_full_reg[0]/Q
                         net (fo=2, routed)           0.068     0.827    storage_23_reg_0_1_48_53/DIA0
    SLICE_X150Y111       RAMD32                                       r  storage_23_reg_0_1_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.890     0.890    storage_23_reg_0_1_48_53/WCLK
    SLICE_X150Y111       RAMD32                                       r  storage_23_reg_0_1_48_53/RAMA/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X150Y111       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.778    storage_23_reg_0_1_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hdmi_out0_core_initiator_csrstorage8_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_23_reg_0_1_96_101/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.616     0.616    sys_clk
    SLICE_X147Y114       FDRE                                         r  hdmi_out0_core_initiator_csrstorage8_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y114       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  hdmi_out0_core_initiator_csrstorage8_storage_full_reg[0]/Q
                         net (fo=2, routed)           0.068     0.825    storage_23_reg_0_1_96_101/DIA0
    SLICE_X146Y114       RAMD32                                       r  storage_23_reg_0_1_96_101/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5067, routed)        0.887     0.887    storage_23_reg_0_1_96_101/WCLK
    SLICE_X146Y114       RAMD32                                       r  storage_23_reg_0_1_96_101/RAMA/CLK
                         clock pessimism             -0.258     0.629    
    SLICE_X146Y114       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.776    storage_23_reg_0_1_96_101/RAMA
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X5Y56      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X5Y57      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y46     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y46     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y44     mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y44     mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y28     memadr_reg_2/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y154   storage_19_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y154   storage_19_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y154   storage_19_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y154   storage_19_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y158   storage_19_reg_0_15_72_77/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y158   storage_19_reg_0_15_72_77/RAMA/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y160   storage_19_reg_0_15_96_101/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y160   storage_19_reg_0_15_96_101/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y160   storage_19_reg_0_15_96_101/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y160   storage_19_reg_0_15_96_101/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y160   storage_19_reg_0_15_96_101/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y160   storage_19_reg_0_15_96_101/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.688ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X152Y123       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=10, routed)          0.609     3.914    clk200_clk
    SLICE_X152Y123       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.914    
                         clock uncertainty           -0.125     3.789    
    SLICE_X152Y123       FDPE (Setup_fdpe_C_D)       -0.035     3.754    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.688    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.471ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y102        FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X87Y102        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.567     2.567    eth_rx_clk
    SLICE_X87Y102        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.567    
                         clock uncertainty           -0.025     2.542    
    SLICE_X87Y102        FDPE (Setup_fdpe_C_D)       -0.005     2.537    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.537    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.471    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.335ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X79Y102        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y3        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.567     2.567    eth_tx_clk
    SLICE_X79Y102        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.567    
                         clock uncertainty           -0.161     2.405    
    SLICE_X79Y102        FDPE (Setup_fdpe_C_D)       -0.005     2.400    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.400    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.335    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.393ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X163Y126       FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.636     2.636    hdmi_in0_pix_clk
    SLICE_X163Y126       FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.636    
                         clock uncertainty           -0.172     2.463    
    SLICE_X163Y126       FDPE (Setup_fdpe_C_D)       -0.005     2.458    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.458    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.393    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.012ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X163Y127       FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFR_X1Y9            BUFR                         0.000     2.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     2.253    pix1p25x_clk
    SLICE_X163Y127       FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.253    
                         clock uncertainty           -0.170     2.083    
    SLICE_X163Y127       FDPE (Setup_fdpe_C_D)       -0.005     2.078    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.078    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.012    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.377ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y125       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X152Y125       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=5067, routed)        0.608     2.608    sys_clk
    SLICE_X152Y125       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.608    
                         clock uncertainty           -0.129     2.478    
    SLICE_X152Y125       FDPE (Setup_fdpe_C_D)       -0.035     2.443    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.443    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.377    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal            |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock               |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
clk100             | cpu_reset        | FDPE           | -        |     0.343 (r) | FAST    |     2.344 (r) | SLOW    | videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
sys_clk            | cpu_reset        | FDPE           | -        |     3.270 (r) | SLOW    |    -0.757 (r) | FAST    |                     |
sys_clk            | eth_mdio         | FDRE           | -        |     5.670 (r) | SLOW    |    -2.302 (r) | FAST    |                     |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     1.705 (r) | SLOW    |    -0.107 (r) | FAST    |                     |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     2.059 (r) | SLOW    |    -0.317 (r) | FAST    |                     |
sys_clk            | serial_rx        | FDRE           | -        |     5.525 (r) | SLOW    |    -2.132 (r) | FAST    |                     |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     6.062 (r) | SLOW    |    -1.696 (r) | FAST    |                     |
sys_clk            | user_sw0         | FDRE           | -        |    11.225 (r) | SLOW    |    -2.866 (r) | FAST    |                     |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+


Output Ports Clock-to-out

-------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
Reference          | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal               |
Clock              | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                  |
-------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
clk100             | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100             | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100             | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100             | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | videosoc_pll_sys4x_dqs |
eth_rx_clk         | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90    |
eth_rx_clk         | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90    |
eth_tx_clk         | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      2.830 (r) | SLOW    |      0.935 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      2.829 (r) | SLOW    |      0.934 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      2.843 (r) | SLOW    |      0.948 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      2.842 (r) | SLOW    |      0.947 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      2.851 (r) | SLOW    |      0.958 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      2.850 (r) | SLOW    |      0.957 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      2.849 (r) | SLOW    |      0.957 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      2.848 (r) | SLOW    |      0.956 (r) | FAST    |                        |
sys_clk            | ddram_dq[0]      | FDRE           | -     |      7.220 (r) | SLOW    |      1.847 (r) | FAST    |                        |
sys_clk            | ddram_dq[1]      | FDRE           | -     |      6.602 (r) | SLOW    |      1.553 (r) | FAST    |                        |
sys_clk            | ddram_dq[2]      | FDRE           | -     |      6.904 (r) | SLOW    |      1.683 (r) | FAST    |                        |
sys_clk            | ddram_dq[3]      | FDRE           | -     |      7.362 (r) | SLOW    |      1.922 (r) | FAST    |                        |
sys_clk            | ddram_dq[4]      | FDRE           | -     |      7.532 (r) | SLOW    |      2.009 (r) | FAST    |                        |
sys_clk            | ddram_dq[5]      | FDRE           | -     |      6.764 (r) | SLOW    |      1.634 (r) | FAST    |                        |
sys_clk            | ddram_dq[6]      | FDRE           | -     |      7.370 (r) | SLOW    |      1.913 (r) | FAST    |                        |
sys_clk            | ddram_dq[7]      | FDRE           | -     |      6.917 (r) | SLOW    |      1.695 (r) | FAST    |                        |
sys_clk            | ddram_dq[8]      | FDRE           | -     |      7.672 (r) | SLOW    |      2.051 (r) | FAST    |                        |
sys_clk            | ddram_dq[9]      | FDRE           | -     |      8.293 (r) | SLOW    |      2.353 (r) | FAST    |                        |
sys_clk            | ddram_dq[10]     | FDRE           | -     |      7.684 (r) | SLOW    |      2.054 (r) | FAST    |                        |
sys_clk            | ddram_dq[11]     | FDRE           | -     |      7.978 (r) | SLOW    |      2.199 (r) | FAST    |                        |
sys_clk            | ddram_dq[12]     | FDRE           | -     |      8.443 (r) | SLOW    |      2.410 (r) | FAST    |                        |
sys_clk            | ddram_dq[13]     | FDRE           | -     |      8.436 (r) | SLOW    |      2.420 (r) | FAST    |                        |
sys_clk            | ddram_dq[14]     | FDRE           | -     |      8.290 (r) | SLOW    |      2.328 (r) | FAST    |                        |
sys_clk            | ddram_dq[15]     | FDRE           | -     |      8.585 (r) | SLOW    |      2.475 (r) | FAST    |                        |
sys_clk            | ddram_dqs_n[0]   | FDRE           | -     |      7.216 (r) | SLOW    |      1.821 (r) | FAST    |                        |
sys_clk            | ddram_dqs_n[1]   | FDRE           | -     |      8.290 (r) | SLOW    |      2.312 (r) | FAST    |                        |
sys_clk            | ddram_dqs_p[0]   | FDRE           | -     |      7.217 (r) | SLOW    |      1.823 (r) | FAST    |                        |
sys_clk            | ddram_dqs_p[1]   | FDRE           | -     |      8.291 (r) | SLOW    |      2.310 (r) | FAST    |                        |
sys_clk            | eth_mdc          | FDRE           | -     |     11.902 (r) | SLOW    |      4.587 (r) | FAST    |                        |
sys_clk            | eth_mdio         | FDSE           | -     |     12.854 (r) | SLOW    |      4.660 (r) | FAST    |                        |
sys_clk            | eth_rst_n        | FDRE           | -     |     11.413 (r) | SLOW    |      3.141 (r) | FAST    |                        |
sys_clk            | hdmi_in_hpd_en   | FDRE           | -     |     11.539 (r) | SLOW    |      4.444 (r) | FAST    |                        |
sys_clk            | hdmi_in_sda      | FDSE           | -     |      8.802 (r) | SLOW    |      2.663 (r) | FAST    |                        |
sys_clk            | oled_dc          | FDRE           | -     |     12.512 (r) | SLOW    |      4.681 (r) | FAST    |                        |
sys_clk            | oled_res         | FDRE           | -     |     10.376 (r) | SLOW    |      3.494 (r) | FAST    |                        |
sys_clk            | oled_sclk        | FDRE           | -     |     10.266 (r) | SLOW    |      3.514 (r) | FAST    |                        |
sys_clk            | oled_sdin        | FDRE           | -     |     10.051 (r) | SLOW    |      3.432 (r) | FAST    |                        |
sys_clk            | oled_vbat        | FDRE           | -     |     12.355 (r) | SLOW    |      4.648 (r) | FAST    |                        |
sys_clk            | oled_vdd         | FDRE           | -     |     10.347 (r) | SLOW    |      3.517 (r) | FAST    |                        |
sys_clk            | serial_tx        | FDSE           | -     |     10.116 (r) | SLOW    |      3.487 (r) | FAST    |                        |
sys_clk            | spiflash_1x_cs_n | FDRE           | -     |     11.760 (r) | SLOW    |      3.845 (r) | FAST    |                        |
sys_clk            | spiflash_1x_mosi | FDRE           | -     |     13.274 (r) | SLOW    |      4.925 (r) | FAST    |                        |
-------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+


Setup between Clocks

------------------+--------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination        |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock              | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+--------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100             |         2.119 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk         |         6.972 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk         |         3.988 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk         |         7.540 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk         |         4.728 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix5x_clk |         4.474 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk   |         6.658 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk   |         3.650 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk   |         1.997 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk  |         6.100 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk  |         6.107 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk       |         4.492 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk       |         4.771 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk       |         2.725 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk            |         1.691 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk            |         2.076 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk            |         3.119 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk            |         8.121 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk            |         2.656 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk            |         9.867 | SLOW    |               |         |               |         |               |         |
------------------+--------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.984 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.220 (r) | SLOW    |   1.847 (r) | FAST    |    0.618 |
ddram_dq[1]        |   6.602 (r) | SLOW    |   1.553 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.904 (r) | SLOW    |   1.683 (r) | FAST    |    0.302 |
ddram_dq[3]        |   7.362 (r) | SLOW    |   1.922 (r) | FAST    |    0.760 |
ddram_dq[4]        |   7.532 (r) | SLOW    |   2.009 (r) | FAST    |    0.930 |
ddram_dq[5]        |   6.764 (r) | SLOW    |   1.634 (r) | FAST    |    0.162 |
ddram_dq[6]        |   7.370 (r) | SLOW    |   1.913 (r) | FAST    |    0.768 |
ddram_dq[7]        |   6.917 (r) | SLOW    |   1.695 (r) | FAST    |    0.315 |
ddram_dq[8]        |   7.672 (r) | SLOW    |   2.051 (r) | FAST    |    1.070 |
ddram_dq[9]        |   8.293 (r) | SLOW    |   2.353 (r) | FAST    |    1.691 |
ddram_dq[10]       |   7.684 (r) | SLOW    |   2.054 (r) | FAST    |    1.083 |
ddram_dq[11]       |   7.978 (r) | SLOW    |   2.199 (r) | FAST    |    1.376 |
ddram_dq[12]       |   8.443 (r) | SLOW    |   2.410 (r) | FAST    |    1.841 |
ddram_dq[13]       |   8.436 (r) | SLOW    |   2.420 (r) | FAST    |    1.834 |
ddram_dq[14]       |   8.290 (r) | SLOW    |   2.328 (r) | FAST    |    1.688 |
ddram_dq[15]       |   8.585 (r) | SLOW    |   2.475 (r) | FAST    |    1.984 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.585 (r) | SLOW    |   1.553 (r) | FAST    |    1.984 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.075 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.216 (r) | SLOW    |   1.821 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.290 (r) | SLOW    |   2.312 (r) | FAST    |    1.074 |
ddram_dqs_p[0]     |   7.217 (r) | SLOW    |   1.823 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.291 (r) | SLOW    |   2.310 (r) | FAST    |    1.075 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.291 (r) | SLOW    |   1.821 (r) | FAST    |    1.075 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




