

================================================================
== Vivado HLS Report for 'CCLabel'
================================================================
* Date:           Fri Mar 03 22:38:02 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        ConnectedComponentLabeling_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.67|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+---------+--------------+--------------+
|      RTL Ports      | Dir | Bits| Protocol| Source Object|    C Type    |
+---------------------+-----+-----+---------+--------------+--------------+
|s_axi_CRTLS_AWVALID  |  in |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_AWREADY  | out |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_AWADDR   |  in |    5|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_WVALID   |  in |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_WREADY   | out |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_WDATA    |  in |   32|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_WSTRB    |  in |    4|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_ARVALID  |  in |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_ARREADY  | out |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_ARADDR   |  in |    5|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_RVALID   | out |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_RREADY   |  in |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_RDATA    | out |   32|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_RRESP    | out |    2|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_BVALID   | out |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_BREADY   |  in |    1|  s_axi  |     CRTLS    | return value |
|s_axi_CRTLS_BRESP    | out |    2|  s_axi  |     CRTLS    | return value |
+---------------------+-----+-----+---------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_7 [2/2] 0.00ns
:9  call fastcc void @CCLabel_preProcess([64 x i32]* %Image_r) nounwind


 <State 2>: 0.00ns
ST_2: stg_8 [1/2] 0.00ns
:9  call fastcc void @CCLabel_preProcess([64 x i32]* %Image_r) nounwind


 <State 3>: 0.00ns
ST_3: setCount [2/2] 0.00ns
:10  %setCount = call fastcc i32 @CCLabel_firstPass([64 x i32]* %Image_r) nounwind


 <State 4>: 0.00ns
ST_4: setCount [1/2] 0.00ns
:10  %setCount = call fastcc i32 @CCLabel_firstPass([64 x i32]* %Image_r) nounwind


 <State 5>: 0.00ns
ST_5: centroidDataCount [2/2] 0.00ns
:11  %centroidDataCount = call fastcc i32 @CCLabel_calCentroid(i32 %setCount, [40 x i32]* %X, [40 x i32]* %Y) nounwind


 <State 6>: 0.00ns
ST_6: stg_12 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %Image_r) nounwind, !map !41

ST_6: stg_13 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([40 x i32]* %X) nounwind, !map !45

ST_6: stg_14 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([40 x i32]* %Y) nounwind, !map !49

ST_6: stg_15 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !53

ST_6: stg_16 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @str) nounwind

ST_6: stg_17 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_6: stg_18 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %Image_r, [5 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_6: stg_19 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface([40 x i32]* %X, [5 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_6: stg_20 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface([40 x i32]* %Y, [5 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_6: centroidDataCount [1/2] 0.00ns
:11  %centroidDataCount = call fastcc i32 @CCLabel_calCentroid(i32 %setCount, [40 x i32]* %X, [40 x i32]* %Y) nounwind

ST_6: stg_22 [1/1] 0.00ns
:12  ret i32 %centroidDataCount



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
