{"vcs1":{"timestamp_begin":1732502201.143454983, "rt":1.90, "ut":0.36, "st":0.26}}
{"vcselab":{"timestamp_begin":1732502203.121516475, "rt":1.26, "ut":0.34, "st":0.21}}
{"link":{"timestamp_begin":1732502204.458242165, "rt":0.37, "ut":0.10, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732502200.528631580}
{"VCS_COMP_START_TIME": 1732502200.528631580}
{"VCS_COMP_END_TIME": 1732502206.509117686}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333892}}
{"stitch_vcselab": {"peak_mem": 223372}}
