INTSTYLE=ise
INFILE=E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\FPGA_ALU.ncd
OUTFILE=E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\FPGA_ALU.bit
FAMILY=Spartan6
PART=xc6slx16-3csg324
WORKINGDIR=E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor
LICENSE=WebPack
USER_INFO=__0_0_0
