#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Oct 13 17:31:29 2025
# Process ID         : 8380
# Current directory  : C:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : C:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : C:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On         : TUF15
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16779 MB
# Swap memory        : 8589 MB
# Total Virtual      : 25369 MB
# Available Virtual  : 4658 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 64007
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 541.156 ; gain = 246.387
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-3 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21216
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.797 ; gain = 493.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_control_s_axi' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_control_s_axi.v:246]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_control_s_axi' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_control_r_s_axi' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_control_r_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_control_r_s_axi.v:179]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_control_r_s_axi' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_control_r_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_store' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:903]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_fifo' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_srl' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_srl' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_fifo' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_fifo__parameterized0' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_srl__parameterized0' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_srl__parameterized0' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_fifo__parameterized0' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_fifo__parameterized1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_srl__parameterized1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_srl__parameterized1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_fifo__parameterized1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_fifo__parameterized2' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_srl__parameterized2' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_srl__parameterized2' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_fifo__parameterized2' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_fifo__parameterized3' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_srl__parameterized3' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_srl__parameterized3' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_fifo__parameterized3' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3561]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_store' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:903]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_load' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:413]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_fifo__parameterized4' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_mem' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3814]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_mem' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3814]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_fifo__parameterized4' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3561]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_load' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:413]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_write' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:1934]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_burst_converter' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:2229]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_burst_sequential' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:2835]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_reg_slice' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_reg_slice' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_burst_sequential' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:2835]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_burst_converter' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:2229]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_throttle' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3188]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_fifo__parameterized5' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_srl__parameterized4' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_srl__parameterized4' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_fifo__parameterized5' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3561]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized0' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3457]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_throttle' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3188]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized2' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_write' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:1934]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_read' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:1682]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized3' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized3' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3457]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi_read' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:1682]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem_m_axi' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_store' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_fifo' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_srl' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_srl' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_fifo' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_fifo__parameterized0' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_srl__parameterized0' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_srl__parameterized0' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_fifo__parameterized0' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_fifo__parameterized1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_srl__parameterized1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_srl__parameterized1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_fifo__parameterized1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_fifo__parameterized2' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_srl__parameterized2' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_srl__parameterized2' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_fifo__parameterized2' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_fifo__parameterized3' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_srl__parameterized3' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_srl__parameterized3' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_fifo__parameterized3' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2726]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_store' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_write' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:1099]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_burst_converter' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:1394]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_burst_sequential' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2000]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_reg_slice' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_reg_slice' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_burst_sequential' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2000]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_burst_converter' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:1394]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_throttle' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2353]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_fifo__parameterized4' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_srl__parameterized4' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_srl__parameterized4' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_fifo__parameterized4' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_reg_slice__parameterized0' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_reg_slice__parameterized0' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2622]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_reg_slice__parameterized1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_reg_slice__parameterized1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_throttle' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2353]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_reg_slice__parameterized2' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_reg_slice__parameterized2' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi_write' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:1099]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_gmem2_m_axi' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_entry_proc' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_entry_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_entry_proc' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_Block_entry_proc_1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_Block_entry_proc_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_mul_32s_32s_64_1_1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_mul_32s_32s_64_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_mul_32s_32s_64_1_1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_mul_32s_32s_64_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_Block_entry_proc_1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_Block_entry_proc_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_Block_entry_proc' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_Block_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W.dat' is read successfully [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_load_matrix_from_dram_safe' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_load_matrix_from_dram_safe.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_flow_control_loop_pipe_sequential_init' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_flow_control_loop_pipe_sequential_init' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_mul_32s_31ns_62_1_1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_mul_32s_31ns_62_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_mul_32s_31ns_62_1_1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_mul_32s_31ns_62_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_mul_31ns_31ns_62_1_1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_mul_31ns_31ns_62_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_mul_31ns_31ns_62_1_1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_mul_31ns_31ns_62_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_load_matrix_from_dram_safe' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_load_matrix_from_dram_safe.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_mul_32ns_34ns_64_1_1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_mul_32ns_34ns_64_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_mul_32ns_34ns_64_1_1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_mul_32ns_34ns_64_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_mul_32s_32s_32_1_1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_mul_32s_32s_32_1_1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_mul_64ns_31ns_95_3_1' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_mul_64ns_31ns_95_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_mul_64ns_31ns_95_3_1' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_mul_64ns_31ns_95_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_greedy_potential_reduce_with_debug' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_store_matrix_to_dram_safe' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_store_matrix_to_dram_safe.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_store_matrix_to_dram_safe' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_store_matrix_to_dram_safe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_Block_entry_proc' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_Block_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_fifo_w64_d3_S' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_fifo_w64_d3_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_fifo_w64_d3_S_ShiftReg' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_fifo_w64_d3_S.v:128]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_fifo_w64_d3_S_ShiftReg' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_fifo_w64_d3_S.v:128]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_fifo_w64_d3_S' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_fifo_w64_d3_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_fifo_w32_d3_S' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_fifo_w32_d3_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_fifo_w32_d3_S_ShiftReg' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_fifo_w32_d3_S.v:128]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_fifo_w32_d3_S_ShiftReg' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_fifo_w32_d3_S.v:128]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_fifo_w32_d3_S' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_fifo_w32_d3_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_fifo_w32_d2_S' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_fifo_w32_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_fifo_w32_d2_S_ShiftReg' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_fifo_w32_d2_S.v:128]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_fifo_w32_d2_S_ShiftReg' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_fifo_w32_d2_S.v:128]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_fifo_w32_d2_S' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_fifo_w32_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_fifo_w1_d2_S' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_fifo_w1_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'fmm_reduce_kernel_fifo_w1_d2_S_ShiftReg' [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_fifo_w1_d2_S.v:128]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_fifo_w1_d2_S_ShiftReg' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_fifo_w1_d2_S.v:128]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel_fifo_w1_d2_S' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_fifo_w1_d2_S.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fmm_reduce_kernel' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_control_s_axi.v:331]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port addr[1] in module fmm_reduce_kernel_fifo_w1_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module fmm_reduce_kernel_fifo_w32_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_ARREADY in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RVALID in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[31] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[30] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[29] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[28] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[27] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[26] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[25] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[24] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[23] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[22] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[21] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[20] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[19] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[18] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[17] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[16] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[15] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[14] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[13] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[12] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[11] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[10] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[9] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[8] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[7] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[6] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[5] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[4] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[3] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[2] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[1] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[0] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RLAST in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RID[0] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[8] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[7] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[6] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[5] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[4] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[3] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[2] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[1] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[0] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RUSER[0] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RRESP[1] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RRESP[0] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BRESP[1] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BRESP[0] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BID[0] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BUSER[0] in module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_ARREADY in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RVALID in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[31] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[30] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[29] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[28] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[27] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[26] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[25] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[24] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[23] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[22] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[21] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[20] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[19] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[18] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[17] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[16] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[15] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[14] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[13] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[12] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[11] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[10] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[9] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[8] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[7] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[6] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[5] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[4] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[3] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[2] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[1] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[0] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RLAST in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RID[0] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[8] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[7] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[6] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[5] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[4] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[3] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[2] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[1] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[0] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RUSER[0] in module fmm_reduce_kernel_store_matrix_to_dram_safe is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1655.090 ; gain = 873.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1655.090 ; gain = 873.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1655.090 ; gain = 873.973
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 1655.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fmm_reduce_kernel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fmm_reduce_kernel_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1717.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.316 . Memory (MB): peak = 1719.090 ; gain = 1.879
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1719.090 ; gain = 937.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1719.090 ; gain = 937.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1719.090 ; gain = 937.973
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fmm_reduce_kernel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fmm_reduce_kernel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fmm_reduce_kernel_control_r_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fmm_reduce_kernel_control_r_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fmm_reduce_kernel_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fmm_reduce_kernel_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fmm_reduce_kernel_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fmm_reduce_kernel_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fmm_reduce_kernel_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fmm_reduce_kernel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fmm_reduce_kernel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fmm_reduce_kernel_control_r_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fmm_reduce_kernel_control_r_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fmm_reduce_kernel_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fmm_reduce_kernel_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fmm_reduce_kernel_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fmm_reduce_kernel_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fmm_reduce_kernel_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-3971] The signal "fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2070.859 ; gain = 1289.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 14    
	   2 Input   62 Bit       Adders := 2     
	   2 Input   52 Bit       Adders := 3     
	   2 Input   34 Bit       Adders := 2     
	   2 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 47    
	   3 Input   32 Bit       Adders := 5     
	   2 Input   31 Bit       Adders := 25    
	   2 Input   17 Bit       Adders := 45    
	   3 Input   17 Bit       Adders := 10    
	   2 Input   12 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 8     
	   3 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 25    
	   2 Input    4 Bit       Adders := 16    
	   2 Input    3 Bit       Adders := 24    
	   2 Input    2 Bit       Adders := 14    
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               97 Bit    Registers := 6     
	               96 Bit    Registers := 3     
	               95 Bit    Registers := 2     
	               82 Bit    Registers := 1     
	               73 Bit    Registers := 4     
	               64 Bit    Registers := 16    
	               63 Bit    Registers := 11    
	               62 Bit    Registers := 7     
	               52 Bit    Registers := 3     
	               36 Bit    Registers := 2     
	               34 Bit    Registers := 7     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 151   
	               31 Bit    Registers := 46    
	               29 Bit    Registers := 3     
	               20 Bit    Registers := 3     
	               17 Bit    Registers := 44    
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 22    
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 18    
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 442   
+---Multipliers : 
	              32x65  Multipliers := 1     
	              33x35  Multipliers := 1     
	              32x32  Multipliers := 7     
+---RAMs : 
	            3200K Bit	(102400 X 32 bit)          RAMs := 1     
	               8K Bit	(255 X 34 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   97 Bit        Muxes := 3     
	   3 Input   82 Bit        Muxes := 1     
	   4 Input   81 Bit        Muxes := 1     
	   2 Input   81 Bit        Muxes := 2     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   79 Bit        Muxes := 1     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   77 Bit        Muxes := 1     
	   2 Input   76 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 1     
	   2 Input   74 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 3     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 3     
	   3 Input   66 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 12    
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 2     
	   2 Input   59 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 3     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 2     
	   3 Input   43 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 2     
	   2 Input   38 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 23    
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 104   
	   2 Input   31 Bit        Muxes := 8     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 4     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 10    
	   3 Input   17 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 11    
	   2 Input    9 Bit        Muxes := 4     
	   4 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 7     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 11    
	   2 Input    4 Bit        Muxes := 22    
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 19    
	   3 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 31    
	   4 Input    2 Bit        Muxes := 15    
	   2 Input    2 Bit        Muxes := 179   
	   2 Input    1 Bit        Muxes := 387   
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_32s_32s_32_1_1_U129/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U129/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U129/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U129/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_31ns_31ns_62_1_1_U127/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_31ns_31ns_62_1_1_U127/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U127/tmp_product.
DSP Report: operator mul_31ns_31ns_62_1_1_U127/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U127/tmp_product.
DSP Report: Generating DSP reg_1093_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register reg_1093_reg is absorbed into DSP reg_1093_reg.
DSP Report: operator mul_31ns_31ns_62_1_1_U127/tmp_product is absorbed into DSP reg_1093_reg.
DSP Report: operator mul_31ns_31ns_62_1_1_U127/tmp_product is absorbed into DSP reg_1093_reg.
DSP Report: Generating DSP mul_31ns_31ns_62_1_1_U127/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_31ns_31ns_62_1_1_U127/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U127/tmp_product.
DSP Report: operator mul_31ns_31ns_62_1_1_U127/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U127/tmp_product.
DSP Report: Generating DSP reg_1093_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register reg_1093_reg is absorbed into DSP reg_1093_reg.
DSP Report: operator mul_31ns_31ns_62_1_1_U127/tmp_product is absorbed into DSP reg_1093_reg.
DSP Report: operator mul_31ns_31ns_62_1_1_U127/tmp_product is absorbed into DSP reg_1093_reg.
DSP Report: Generating DSP mul_32ns_34ns_64_1_1_U128/tmp_product, operation Mode is: (A:0x1999a)*B.
DSP Report: operator mul_32ns_34ns_64_1_1_U128/tmp_product is absorbed into DSP mul_32ns_34ns_64_1_1_U128/tmp_product.
DSP Report: operator mul_32ns_34ns_64_1_1_U128/tmp_product is absorbed into DSP mul_32ns_34ns_64_1_1_U128/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_64_1_1_U128/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_34ns_64_1_1_U128/tmp_product is absorbed into DSP mul_32ns_34ns_64_1_1_U128/tmp_product.
DSP Report: operator mul_32ns_34ns_64_1_1_U128/tmp_product is absorbed into DSP mul_32ns_34ns_64_1_1_U128/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_64_1_1_U128/tmp_product, operation Mode is: A*(B:0x1999a).
DSP Report: operator mul_32ns_34ns_64_1_1_U128/tmp_product is absorbed into DSP mul_32ns_34ns_64_1_1_U128/tmp_product.
DSP Report: operator mul_32ns_34ns_64_1_1_U128/tmp_product is absorbed into DSP mul_32ns_34ns_64_1_1_U128/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_64_1_1_U128/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_34ns_64_1_1_U128/tmp_product is absorbed into DSP mul_32ns_34ns_64_1_1_U128/tmp_product.
DSP Report: operator mul_32ns_34ns_64_1_1_U128/tmp_product is absorbed into DSP mul_32ns_34ns_64_1_1_U128/tmp_product.
WARNING: [Synth 8-6014] Unused sequential element zext_ln259_reg_3212_reg was removed.  [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug.v:2221]
WARNING: [Synth 8-6014] Unused sequential element mul_64ns_31ns_95_3_1_U130/tmp_product was removed.  [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_mul_64ns_31ns_95_3_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element zext_ln259_reg_3212_reg was removed.  [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug.v:2221]
WARNING: [Synth 8-6014] Unused sequential element mul_64ns_31ns_95_3_1_U130/tmp_product was removed.  [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_mul_64ns_31ns_95_3_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element zext_ln259_reg_3212_reg was removed.  [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug.v:2221]
WARNING: [Synth 8-6014] Unused sequential element mul_64ns_31ns_95_3_1_U130/buff0_reg was removed.  [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_mul_64ns_31ns_95_3_1.v:52]
DSP Report: Generating DSP mul_64ns_31ns_95_3_1_U130/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: register mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: operator mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: operator mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: Generating DSP mul_64ns_31ns_95_3_1_U130/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_64ns_31ns_95_3_1_U130/buff0_reg is absorbed into DSP mul_64ns_31ns_95_3_1_U130/buff0_reg.
DSP Report: register mul_64ns_31ns_95_3_1_U130/din1_reg_reg is absorbed into DSP mul_64ns_31ns_95_3_1_U130/buff0_reg.
DSP Report: register mul_64ns_31ns_95_3_1_U130/buff0_reg is absorbed into DSP mul_64ns_31ns_95_3_1_U130/buff0_reg.
DSP Report: operator mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/buff0_reg.
DSP Report: operator mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/buff0_reg.
DSP Report: Generating DSP mul_64ns_31ns_95_3_1_U130/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_64ns_31ns_95_3_1_U130/din1_reg_reg is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: register mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: operator mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: operator mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: Generating DSP mul_64ns_31ns_95_3_1_U130/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: register mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: operator mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: operator mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: Generating DSP mul_64ns_31ns_95_3_1_U130/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_64ns_31ns_95_3_1_U130/din1_reg_reg is absorbed into DSP mul_64ns_31ns_95_3_1_U130/buff0_reg.
DSP Report: register mul_64ns_31ns_95_3_1_U130/buff0_reg is absorbed into DSP mul_64ns_31ns_95_3_1_U130/buff0_reg.
DSP Report: register mul_64ns_31ns_95_3_1_U130/buff0_reg is absorbed into DSP mul_64ns_31ns_95_3_1_U130/buff0_reg.
DSP Report: operator mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/buff0_reg.
DSP Report: operator mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/buff0_reg.
DSP Report: Generating DSP mul_64ns_31ns_95_3_1_U130/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: register mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: operator mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: operator mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: Generating DSP mul_64ns_31ns_95_3_1_U130/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_64ns_31ns_95_3_1_U130/din1_reg_reg is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: register mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: operator mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: operator mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/tmp_product.
DSP Report: Generating DSP mul_64ns_31ns_95_3_1_U130/buff0_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register mul_64ns_31ns_95_3_1_U130/buff0_reg is absorbed into DSP mul_64ns_31ns_95_3_1_U130/buff0_reg.
DSP Report: register mul_64ns_31ns_95_3_1_U130/buff0_reg is absorbed into DSP mul_64ns_31ns_95_3_1_U130/buff0_reg.
DSP Report: register mul_64ns_31ns_95_3_1_U130/buff0_reg is absorbed into DSP mul_64ns_31ns_95_3_1_U130/buff0_reg.
DSP Report: operator mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/buff0_reg.
DSP Report: operator mul_64ns_31ns_95_3_1_U130/tmp_product is absorbed into DSP mul_64ns_31ns_95_3_1_U130/buff0_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/sext_ln58_cast_reg_395_reg' and it is trimmed from '62' to '32' bits. [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4.v:582]
DSP Report: Generating DSP mul_31ns_31ns_62_1_1_U28/tmp_product, operation Mode is: A2*B2.
DSP Report: register smax_reg_169_reg is absorbed into DSP mul_31ns_31ns_62_1_1_U28/tmp_product.
DSP Report: register mul_31ns_31ns_62_1_1_U28/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U28/tmp_product.
DSP Report: operator mul_31ns_31ns_62_1_1_U28/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U28/tmp_product.
DSP Report: operator mul_31ns_31ns_62_1_1_U28/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_ln58_reg_179_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register smax2_reg_174_reg is absorbed into DSP mul_ln58_reg_179_reg.
DSP Report: register smax_reg_169_reg is absorbed into DSP mul_ln58_reg_179_reg.
DSP Report: register mul_ln58_reg_179_reg is absorbed into DSP mul_ln58_reg_179_reg.
DSP Report: operator mul_31ns_31ns_62_1_1_U28/tmp_product is absorbed into DSP mul_ln58_reg_179_reg.
DSP Report: operator mul_31ns_31ns_62_1_1_U28/tmp_product is absorbed into DSP mul_ln58_reg_179_reg.
DSP Report: Generating DSP mul_31ns_31ns_62_1_1_U28/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31ns_31ns_62_1_1_U28/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U28/tmp_product.
DSP Report: register mul_31ns_31ns_62_1_1_U28/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U28/tmp_product.
DSP Report: operator mul_31ns_31ns_62_1_1_U28/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U28/tmp_product.
DSP Report: operator mul_31ns_31ns_62_1_1_U28/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_ln58_reg_179_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register smax2_reg_174_reg is absorbed into DSP mul_ln58_reg_179_reg.
DSP Report: register mul_ln58_reg_179_reg is absorbed into DSP mul_ln58_reg_179_reg.
DSP Report: register mul_ln58_reg_179_reg is absorbed into DSP mul_ln58_reg_179_reg.
DSP Report: operator mul_31ns_31ns_62_1_1_U28/tmp_product is absorbed into DSP mul_ln58_reg_179_reg.
DSP Report: operator mul_31ns_31ns_62_1_1_U28/tmp_product is absorbed into DSP mul_ln58_reg_179_reg.
DSP Report: Generating DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product, operation Mode is: A2*B.
DSP Report: register grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product is absorbed into DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product.
DSP Report: operator grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product is absorbed into DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product.
DSP Report: operator grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product is absorbed into DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product.
DSP Report: Generating DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/empty_reg_424_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/select_ln58_1_reg_409_reg is absorbed into DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/empty_reg_424_reg.
DSP Report: register grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/empty_reg_424_reg is absorbed into DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/empty_reg_424_reg.
DSP Report: operator grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product is absorbed into DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/empty_reg_424_reg.
DSP Report: operator grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product is absorbed into DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/empty_reg_424_reg.
DSP Report: Generating DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product is absorbed into DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product.
DSP Report: register grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product is absorbed into DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product.
DSP Report: operator grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product is absorbed into DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product.
DSP Report: operator grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product is absorbed into DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product.
DSP Report: Generating DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/empty_reg_424_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/select_ln58_1_reg_409_reg is absorbed into DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/empty_reg_424_reg.
DSP Report: register grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/empty_reg_424_reg is absorbed into DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/empty_reg_424_reg.
DSP Report: register grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/empty_reg_424_reg is absorbed into DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/empty_reg_424_reg.
DSP Report: operator grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product is absorbed into DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/empty_reg_424_reg.
DSP Report: operator grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product is absorbed into DSP grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/empty_reg_424_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/sext_ln76_cast_reg_395_reg' and it is trimmed from '62' to '32' bits. [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.v:478]
DSP Report: Generating DSP mul_31ns_31ns_62_1_1_U151/tmp_product, operation Mode is: A2*B2.
DSP Report: register smax_reg_112_reg is absorbed into DSP mul_31ns_31ns_62_1_1_U151/tmp_product.
DSP Report: register mul_31ns_31ns_62_1_1_U151/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U151/tmp_product.
DSP Report: operator mul_31ns_31ns_62_1_1_U151/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U151/tmp_product.
DSP Report: operator mul_31ns_31ns_62_1_1_U151/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U151/tmp_product.
DSP Report: Generating DSP bound_reg_122_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register smax1_reg_117_reg is absorbed into DSP bound_reg_122_reg.
DSP Report: register smax_reg_112_reg is absorbed into DSP bound_reg_122_reg.
DSP Report: register bound_reg_122_reg is absorbed into DSP bound_reg_122_reg.
DSP Report: operator mul_31ns_31ns_62_1_1_U151/tmp_product is absorbed into DSP bound_reg_122_reg.
DSP Report: operator mul_31ns_31ns_62_1_1_U151/tmp_product is absorbed into DSP bound_reg_122_reg.
DSP Report: Generating DSP mul_31ns_31ns_62_1_1_U151/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31ns_31ns_62_1_1_U151/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U151/tmp_product.
DSP Report: register mul_31ns_31ns_62_1_1_U151/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U151/tmp_product.
DSP Report: operator mul_31ns_31ns_62_1_1_U151/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U151/tmp_product.
DSP Report: operator mul_31ns_31ns_62_1_1_U151/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U151/tmp_product.
DSP Report: Generating DSP bound_reg_122_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register smax1_reg_117_reg is absorbed into DSP bound_reg_122_reg.
DSP Report: register bound_reg_122_reg is absorbed into DSP bound_reg_122_reg.
DSP Report: register bound_reg_122_reg is absorbed into DSP bound_reg_122_reg.
DSP Report: operator mul_31ns_31ns_62_1_1_U151/tmp_product is absorbed into DSP bound_reg_122_reg.
DSP Report: operator mul_31ns_31ns_62_1_1_U151/tmp_product is absorbed into DSP bound_reg_122_reg.
DSP Report: Generating DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product, operation Mode is: A2*B.
DSP Report: register grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product is absorbed into DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product.
DSP Report: operator grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product is absorbed into DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product.
DSP Report: operator grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product is absorbed into DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product.
DSP Report: Generating DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/empty_reg_424_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/select_ln76_1_reg_409_reg is absorbed into DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/empty_reg_424_reg.
DSP Report: register grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/empty_reg_424_reg is absorbed into DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/empty_reg_424_reg.
DSP Report: operator grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product is absorbed into DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/empty_reg_424_reg.
DSP Report: operator grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product is absorbed into DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/empty_reg_424_reg.
DSP Report: Generating DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product is absorbed into DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product.
DSP Report: register grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product is absorbed into DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product.
DSP Report: operator grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product is absorbed into DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product.
DSP Report: operator grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product is absorbed into DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product.
DSP Report: Generating DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/empty_reg_424_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/select_ln76_1_reg_409_reg is absorbed into DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/empty_reg_424_reg.
DSP Report: register grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/empty_reg_424_reg is absorbed into DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/empty_reg_424_reg.
DSP Report: register grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/empty_reg_424_reg is absorbed into DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/empty_reg_424_reg.
DSP Report: operator grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product is absorbed into DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/empty_reg_424_reg.
DSP Report: operator grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product is absorbed into DSP grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/empty_reg_424_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'wreq_throttle/rs_req/data_p1_reg' and it is trimmed from '73' to '72' bits. [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3490]
WARNING: [Synth 8-3936] Found unconnected internal register 'wreq_throttle/rs_req/data_p2_reg' and it is trimmed from '73' to '72' bits. [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem_m_axi.v:3511]
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_write/wreq_throttle/rs_req/data_p1_reg' and it is trimmed from '73' to '72' bits. [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2655]
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_write/wreq_throttle/rs_req/data_p2_reg' and it is trimmed from '73' to '72' bits. [c:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e005/hdl/verilog/fmm_reduce_kernel_gmem2_m_axi.v:2676]
DSP Report: Generating DSP mul_32s_32s_64_1_1_U11/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_64_1_1_U11/tmp_product is absorbed into DSP mul_32s_32s_64_1_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_64_1_1_U11/tmp_product is absorbed into DSP mul_32s_32s_64_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_ln304_reg_155_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln304_reg_155_reg is absorbed into DSP mul_ln304_reg_155_reg.
DSP Report: operator mul_32s_32s_64_1_1_U11/tmp_product is absorbed into DSP mul_ln304_reg_155_reg.
DSP Report: operator mul_32s_32s_64_1_1_U11/tmp_product is absorbed into DSP mul_ln304_reg_155_reg.
DSP Report: Generating DSP mul_32s_32s_64_1_1_U11/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_64_1_1_U11/tmp_product is absorbed into DSP mul_32s_32s_64_1_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_64_1_1_U11/tmp_product is absorbed into DSP mul_32s_32s_64_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_ln304_reg_155_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln304_reg_155_reg is absorbed into DSP mul_ln304_reg_155_reg.
DSP Report: operator mul_32s_32s_64_1_1_U11/tmp_product is absorbed into DSP mul_ln304_reg_155_reg.
DSP Report: operator mul_32s_32s_64_1_1_U11/tmp_product is absorbed into DSP mul_ln304_reg_155_reg.
INFO: [Synth 8-3971] The signal "inst/M_e_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module fmm_reduce_kernel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module fmm_reduce_kernel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module fmm_reduce_kernel_control_r_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module fmm_reduce_kernel_control_r_s_axi.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[47]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[46]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[45]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[44]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[43]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[42]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[41]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[40]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[39]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[38]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[37]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[36]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[35]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[34]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[33]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[32]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[31]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[30]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[29]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[28]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[27]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[26]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[25]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[24]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[23]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[22]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[21]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[20]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[19]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[18]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[17]) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[47]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[46]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[45]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[44]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[43]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[42]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[41]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[40]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[39]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[38]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[37]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[36]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[35]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[34]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[33]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[32]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[31]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[30]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[29]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[28]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[27]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[26]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[25]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[24]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[23]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[22]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[21]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[20]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[19]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[18]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
WARNING: [Synth 8-3332] Sequential element (mul_ln304_reg_155_reg[17]__0) is unused and will be removed from module fmm_reduce_kernel_Block_entry_proc_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:52 ; elapsed = 00:04:04 . Memory (MB): peak = 2280.223 ; gain = 1499.105
---------------------------------------------------------------------------------
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB2 mul_64ns_31ns_95_3_1_U130/tmp_product_f : 0 0 : 3137 9008 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB2 mul_64ns_31ns_95_3_1_U130/tmp_product_f : 0 1 : 2686 9008 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB2 mul_64ns_31ns_95_3_1_U130/tmp_product_f : 0 2 : 3185 9008 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB2 mul_64ns_31ns_95_3_1_U130/tmp_product_13 : 0 0 : 2667 8538 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB2 mul_64ns_31ns_95_3_1_U130/tmp_product_13 : 0 1 : 3137 8538 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB2 mul_64ns_31ns_95_3_1_U130/tmp_product_13 : 0 2 : 2734 8538 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB1 mul_32ns_34ns_64_1_1_U128/tmp_product_a : 0 0 : 3101 6137 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB1 mul_32ns_34ns_64_1_1_U128/tmp_product_a : 0 1 : 3036 6137 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_Block_entry_proc__GC0 grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product_1d : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_Block_entry_proc__GC0 grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product_1d : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_Block_entry_proc__GC0 grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product_23 : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_Block_entry_proc__GC0 grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product_23 : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_Block_entry_proc__GC0 mul_31ns_31ns_62_1_1_U151/tmp_product_21 : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_Block_entry_proc__GC0 mul_31ns_31ns_62_1_1_U151/tmp_product_21 : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_Block_entry_proc__GC0 mul_31ns_31ns_62_1_1_U28/tmp_product_1a : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_Block_entry_proc__GC0 mul_31ns_31ns_62_1_1_U28/tmp_product_1a : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB1 mul_31ns_31ns_62_1_1_U127/tmp_product_6 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB1 mul_31ns_31ns_62_1_1_U127/tmp_product_6 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is fmm_reduce_kernel__GC0 mul_32s_32s_64_1_1_U11/tmp_product_25 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is fmm_reduce_kernel__GC0 mul_32s_32s_64_1_1_U11/tmp_product_25 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB0 mul_32s_32s_32_1_1_U129/tmp_product_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB0 mul_32s_32s_32_1_1_U129/tmp_product_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_Block_entry_proc__GC0 mul_31ns_31ns_62_1_1_U151/tmp_product_22 : 0 0 : 2667 5230 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_Block_entry_proc__GC0 mul_31ns_31ns_62_1_1_U151/tmp_product_22 : 0 1 : 2563 5230 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_Block_entry_proc__GC0 mul_31ns_31ns_62_1_1_U28/tmp_product_1b : 0 0 : 2667 5230 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_Block_entry_proc__GC0 mul_31ns_31ns_62_1_1_U28/tmp_product_1b : 0 1 : 2563 5230 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_Block_entry_proc__GC0 grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product_1e : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_Block_entry_proc__GC0 grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/mul_32s_31ns_62_1_1_U20/tmp_product_1e : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_Block_entry_proc__GC0 grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product_24 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_Block_entry_proc__GC0 grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/mul_32s_31ns_62_1_1_U144/tmp_product_24 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB1 mul_31ns_31ns_62_1_1_U127/tmp_product_8 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB1 mul_31ns_31ns_62_1_1_U127/tmp_product_8 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is fmm_reduce_kernel__GC0 mul_32s_32s_64_1_1_U11/tmp_product_26 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is fmm_reduce_kernel__GC0 mul_32s_32s_64_1_1_U11/tmp_product_26 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB0 mul_32s_32s_32_1_1_U129/tmp_product_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB0 mul_32s_32s_32_1_1_U129/tmp_product_3 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB2 mul_64ns_31ns_95_3_1_U130/tmp_product_17 : 0 0 : 2492 4898 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB2 mul_64ns_31ns_95_3_1_U130/tmp_product_17 : 0 1 : 2406 4898 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB1 mul_32ns_34ns_64_1_1_U128/tmp_product_c : 0 0 : 2045 4766 : Used 1 time 0
 Sort Area is fmm_reduce_kernel_greedy_potential_reduce_with_debug__GB1 mul_32ns_34ns_64_1_1_U128/tmp_product_c : 0 1 : 2721 4766 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                    | M_e_U/ram_reg                             | 100 K x 32(READ_FIRST) | W | R | 100 K x 32(READ_FIRST) | W | R | Port A and B     | 0      | 128    | 
|inst/i_7_5/gmem_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fmm_reduce_kernel                            | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel                            | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel                            | (A:0x1999a)*B    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | (PCIN>>17)+A*B   | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | A*(B:0x1999a)    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | (PCIN>>17)+A*B   | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | A2*B2            | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | (PCIN>>17)+A2*B2 | 15     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel                            | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel                            | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | (PCIN+A2*B2)'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_load_matrix_from_dram_safe | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_load_matrix_from_dram_safe | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_load_matrix_from_dram_safe | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_load_matrix_from_dram_safe | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_load_matrix_from_dram_safe | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_load_matrix_from_dram_safe | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_load_matrix_from_dram_safe | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_load_matrix_from_dram_safe | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_store_matrix_to_dram_safe  | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_store_matrix_to_dram_safe  | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_store_matrix_to_dram_safe  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_store_matrix_to_dram_safe  | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_store_matrix_to_dram_safe  | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_store_matrix_to_dram_safe  | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_store_matrix_to_dram_safe  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_store_matrix_to_dram_safe  | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_Block_entry_proc_1         | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_Block_entry_proc_1         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_Block_entry_proc_1         | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_Block_entry_proc_1         | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:04 ; elapsed = 00:04:16 . Memory (MB): peak = 2280.223 ; gain = 1499.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:10 ; elapsed = 00:05:25 . Memory (MB): peak = 2280.223 ; gain = 1499.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                    | M_e_U/ram_reg                             | 100 K x 32(READ_FIRST) | W | R | 100 K x 32(READ_FIRST) | W | R | Port A and B     | 0      | 128    | 
|inst/i_7_5/gmem_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_entry_proc_U0/M_e_U/ram_reg_3_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:24 ; elapsed = 00:05:39 . Memory (MB): peak = 2280.223 ; gain = 1499.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:32 ; elapsed = 00:05:48 . Memory (MB): peak = 2280.223 ; gain = 1499.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:32 ; elapsed = 00:05:48 . Memory (MB): peak = 2280.223 ; gain = 1499.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:36 ; elapsed = 00:05:52 . Memory (MB): peak = 2280.223 ; gain = 1499.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:36 ; elapsed = 00:05:52 . Memory (MB): peak = 2280.223 ; gain = 1499.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:37 ; elapsed = 00:05:53 . Memory (MB): peak = 2280.223 ; gain = 1499.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:37 ; elapsed = 00:05:53 . Memory (MB): peak = 2280.223 ; gain = 1499.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                                                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fmm_reduce_kernel | Block_entry_proc_U0/grp_load_matrix_from_dram_safe_fu_174/grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/icmp_ln58_reg_400_pp0_iter3_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmm_reduce_kernel | Block_entry_proc_U0/grp_load_matrix_from_dram_safe_fu_174/grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/icmp_ln58_reg_400_pp0_iter11_reg_reg[0] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmm_reduce_kernel | Block_entry_proc_U0/grp_load_matrix_from_dram_safe_fu_174/grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/icmp_ln62_reg_434_pp0_iter11_reg_reg[0] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmm_reduce_kernel | Block_entry_proc_U0/grp_load_matrix_from_dram_safe_fu_174/grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/ap_loop_exit_ready_pp0_iter12_reg_reg   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmm_reduce_kernel | Block_entry_proc_U0/grp_store_matrix_to_dram_safe_fu_218/grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/icmp_ln80_reg_439_pp0_iter9_reg_reg[0]    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmm_reduce_kernel | Block_entry_proc_U0/grp_store_matrix_to_dram_safe_fu_218/grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/ap_loop_exit_ready_pp0_iter9_reg_reg      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmm_reduce_kernel | Block_entry_proc_U0/grp_load_matrix_from_dram_safe_fu_174/grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/M_e_addr_reg_429_pp0_iter12_reg_reg[16] | 11     | 11    | NO           | YES                | YES               | 11     | 0       | 
|fmm_reduce_kernel | Block_entry_proc_U0/grp_load_matrix_from_dram_safe_fu_174/grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78/M_e_addr_reg_429_pp0_iter12_reg_reg[5]  | 10     | 6     | NO           | NO                 | YES               | 6      | 0       | 
+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[5]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[30]    | 36     | 36         | 0      | 36      | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[5]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14]    | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[2]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[30]    | 36     | 36         | 0      | 36      | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[2]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[14]    | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__12    | SRL_SIG_reg[2] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__13    | SRL_SIG_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fmm_reduce_kernel_Block_entry_proc_1         | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_Block_entry_proc_1         | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_Block_entry_proc_1         | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_Block_entry_proc_1         | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | (PCIN>>17+A*B)'    | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel                            | (PCIN>>17+A*B)'    | 0      | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel                            | A*B                | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | A*B'               | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | PCIN>>17+A*B'      | 16     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | A'*B               | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | PCIN>>17+A'*B      | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | PCIN>>17+A*B       | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | A*B                | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | A'*B'              | 17     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | (PCIN>>17+A'*B')'  | 14     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel                            | A'*B'              | 17     | 14     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | PCIN+A'*B'         | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | (PCIN>>17+A'*B')'  | 17     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel                            | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | PCIN>>17+A*B'      | 0      | 14     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel                            | (PCIN+A'*B')'      | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_load_matrix_from_dram_safe | (PCIN>>17+A'*B')'  | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_load_matrix_from_dram_safe | (PCIN>>17+A*B')'   | 0      | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_load_matrix_from_dram_safe | (PCIN>>17+A''*B')' | 30     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_load_matrix_from_dram_safe | (PCIN>>17+A''*B')' | 17     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_load_matrix_from_dram_safe | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_load_matrix_from_dram_safe | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_load_matrix_from_dram_safe | A'*B'              | 17     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_load_matrix_from_dram_safe | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_store_matrix_to_dram_safe  | (PCIN>>17+A'*B')'  | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_store_matrix_to_dram_safe  | (PCIN>>17+A*B')'   | 0      | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_store_matrix_to_dram_safe  | (PCIN>>17+A''*B')' | 30     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_store_matrix_to_dram_safe  | (PCIN>>17+A''*B')' | 17     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fmm_reduce_kernel_store_matrix_to_dram_safe  | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_store_matrix_to_dram_safe  | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_store_matrix_to_dram_safe  | A'*B'              | 17     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fmm_reduce_kernel_store_matrix_to_dram_safe  | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1824|
|2     |DSP48E1  |    39|
|11    |LUT1     |   390|
|12    |LUT2     |  3597|
|13    |LUT3     |  2421|
|14    |LUT4     |  2098|
|15    |LUT5     |  1972|
|16    |LUT6     |  2947|
|17    |MUXF7    |    35|
|18    |RAMB18E1 |     1|
|19    |RAMB36E1 |   128|
|21    |SRL16E   |   571|
|22    |SRLC32E  |    72|
|23    |FDRE     | 11284|
|24    |FDSE     |   246|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:37 ; elapsed = 00:05:53 . Memory (MB): peak = 2280.223 ; gain = 1499.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:19 ; elapsed = 00:05:47 . Memory (MB): peak = 2280.223 ; gain = 1435.105
Synthesis Optimization Complete : Time (s): cpu = 00:05:37 ; elapsed = 00:05:53 . Memory (MB): peak = 2280.223 ; gain = 1499.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.510 . Memory (MB): peak = 2290.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2027 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2296.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9e3b169b
INFO: [Common 17-83] Releasing license: Synthesis
376 Infos, 180 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:49 ; elapsed = 00:06:07 . Memory (MB): peak = 2296.652 ; gain = 1736.582
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2296.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = e30a6be57e34dad9
INFO: [Coretcl 2-1174] Renamed 135 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2296.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GEMM/sep6/fmm_reduce_kernel/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 13 17:37:59 2025...
