TimeQuest Timing Analyzer report for signal_adc_fsmc
Tue Nov 11 14:56:50 2025
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 125C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 125C Model Setup Summary
  9. Slow 1200mV 125C Model Hold Summary
 10. Slow 1200mV 125C Model Recovery Summary
 11. Slow 1200mV 125C Model Removal Summary
 12. Slow 1200mV 125C Model Minimum Pulse Width Summary
 13. Slow 1200mV 125C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 125C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 125C Model Metastability Summary
 16. Slow 1200mV -40C Model Fmax Summary
 17. Slow 1200mV -40C Model Setup Summary
 18. Slow 1200mV -40C Model Hold Summary
 19. Slow 1200mV -40C Model Recovery Summary
 20. Slow 1200mV -40C Model Removal Summary
 21. Slow 1200mV -40C Model Minimum Pulse Width Summary
 22. Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV -40C Model Metastability Summary
 25. Fast 1200mV -40C Model Setup Summary
 26. Fast 1200mV -40C Model Hold Summary
 27. Fast 1200mV -40C Model Recovery Summary
 28. Fast 1200mV -40C Model Removal Summary
 29. Fast 1200mV -40C Model Minimum Pulse Width Summary
 30. Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV -40C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv n40c Model)
 37. Signal Integrity Metrics (Slow 1200mv 125c Model)
 38. Signal Integrity Metrics (Fast 1200mv n40c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; signal_adc_fsmc                                     ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL006YE144A7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; signal_adc_fsmc.sdc ; OK     ; Tue Nov 11 14:56:48 2025 ;
+---------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; clk_20mhz                                            ; Base      ; 50.000 ; 20.0 MHz  ; 0.000 ; 25.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_20mhz }                                            ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 12.500 ; 80.0 MHz  ; 0.000 ; 6.250  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_20mhz ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                       ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 119.5 MHz ; 119.5 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.132 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.378 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 125C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 125C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.913  ; 0.000         ;
; clk_20mhz                                            ; 24.865 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.132 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 8.656      ;
; 4.153 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 8.635      ;
; 4.171 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 8.615      ;
; 4.189 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 8.597      ;
; 4.364 ; read_ptr[6]       ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 8.069      ;
; 4.388 ; read_ptr[7]       ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 8.045      ;
; 4.416 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.233      ; 8.359      ;
; 4.442 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.233      ; 8.333      ;
; 4.453 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 8.334      ;
; 4.482 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.255      ; 8.315      ;
; 4.483 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 8.304      ;
; 4.483 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 8.305      ;
; 4.486 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.259      ; 8.315      ;
; 4.488 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.255      ; 8.309      ;
; 4.489 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 8.299      ;
; 4.500 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.259      ; 8.301      ;
; 4.509 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 8.279      ;
; 4.517 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 8.259      ;
; 4.519 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 8.269      ;
; 4.524 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 8.264      ;
; 4.545 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 8.231      ;
; 4.551 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.256      ; 8.247      ;
; 4.556 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 8.230      ;
; 4.559 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.256      ; 8.239      ;
; 4.662 ; read_ptr[6]       ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 7.771      ;
; 4.668 ; read_ptr[7]       ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 7.765      ;
; 4.670 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 8.118      ;
; 4.699 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 8.089      ;
; 4.706 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 8.080      ;
; 4.714 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 8.086      ;
; 4.720 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 8.080      ;
; 4.721 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.260      ; 8.081      ;
; 4.727 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.260      ; 8.075      ;
; 4.735 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 8.051      ;
; 4.751 ; read_ptr[9]       ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 7.682      ;
; 4.763 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.233      ; 8.012      ;
; 4.769 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.233      ; 8.006      ;
; 4.787 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.259      ; 8.014      ;
; 4.793 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.259      ; 8.008      ;
; 4.803 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.233      ; 7.972      ;
; 4.840 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 7.947      ;
; 4.855 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.255      ; 7.942      ;
; 4.856 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 7.932      ;
; 4.867 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.259      ; 7.934      ;
; 4.877 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 7.910      ;
; 4.888 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 7.901      ;
; 4.891 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 7.897      ;
; 4.904 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 7.872      ;
; 4.905 ; read_ptr[5]       ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 7.528      ;
; 4.915 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 7.874      ;
; 4.916 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 7.869      ;
; 4.926 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.256      ; 7.872      ;
; 4.934 ; read_ptr[10]      ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 7.499      ;
; 4.959 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.233      ; 7.816      ;
; 4.988 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.233      ; 7.787      ;
; 4.997 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.310      ; 7.855      ;
; 4.997 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.310      ; 7.855      ;
; 4.998 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.315      ; 7.859      ;
; 5.003 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.310      ; 7.849      ;
; 5.003 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.310      ; 7.849      ;
; 5.004 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.315      ; 7.853      ;
; 5.005 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.255      ; 7.792      ;
; 5.006 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 7.782      ;
; 5.017 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.259      ; 7.784      ;
; 5.017 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 7.770      ;
; 5.034 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.255      ; 7.763      ;
; 5.035 ; read_ptr[9]       ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 7.398      ;
; 5.035 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 7.753      ;
; 5.038 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 7.749      ;
; 5.041 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 7.747      ;
; 5.042 ; read_ptr[6]       ; read_ptr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.073     ; 7.382      ;
; 5.046 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.259      ; 7.755      ;
; 5.049 ; read_ptr[7]       ; read_ptr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.073     ; 7.375      ;
; 5.062 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 7.714      ;
; 5.070 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 7.718      ;
; 5.076 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.256      ; 7.722      ;
; 5.087 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 7.713      ;
; 5.091 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.234      ; 7.685      ;
; 5.094 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.260      ; 7.708      ;
; 5.103 ; read_ptr[6]       ; read_ptr[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 7.320      ;
; 5.105 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.256      ; 7.693      ;
; 5.109 ; read_ptr[4]       ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.065     ; 7.323      ;
; 5.109 ; read_ptr[7]       ; read_ptr[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 7.314      ;
; 5.135 ; read_ptr[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 7.653      ;
; 5.136 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.233      ; 7.639      ;
; 5.160 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.259      ; 7.641      ;
; 5.161 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.232      ; 7.613      ;
; 5.165 ; read_ptr[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.250      ; 7.627      ;
; 5.185 ; read_ptr[5]       ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 7.248      ;
; 5.190 ; read_ptr[6]       ; adc_buffer_rtl_0_bypass[20]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.077     ; 7.230      ;
; 5.196 ; read_ptr[7]       ; adc_buffer_rtl_0_bypass[20]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.077     ; 7.224      ;
; 5.198 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 7.588      ;
; 5.206 ; read_ptr[6]       ; read_ptr[10]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 7.217      ;
; 5.212 ; read_ptr[7]       ; read_ptr[10]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 7.211      ;
; 5.214 ; read_ptr[10]      ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 7.219      ;
; 5.231 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 7.569      ;
; 5.232 ; sample_counter[7] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.310      ; 7.620      ;
; 5.232 ; sample_counter[7] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.310      ; 7.620      ;
; 5.233 ; sample_counter[7] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.315      ; 7.624      ;
; 5.237 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 7.563      ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.378 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.053      ;
; 0.404 ; sample_counter[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.079      ;
; 0.405 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.080      ;
; 0.429 ; capture_done            ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.692      ;
; 0.429 ; ema_pulse_n_reg         ; ema_pulse_n_reg                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.692      ;
; 0.429 ; measurement_active      ; measurement_active                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.692      ;
; 0.429 ; read_ptr[3]             ; read_ptr[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.692      ;
; 0.429 ; read_ptr[2]             ; read_ptr[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.692      ;
; 0.429 ; read_ptr[1]             ; read_ptr[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.692      ;
; 0.429 ; read_ptr[0]             ; read_ptr[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.692      ;
; 0.437 ; sample_counter[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.112      ;
; 0.470 ; read_ptr[8]             ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.733      ;
; 0.471 ; capture_enable          ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.734      ;
; 0.471 ; capture_done            ; adc_buffer_rtl_0_bypass[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.734      ;
; 0.652 ; start_sync[1]           ; read_ptr[14]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.915      ;
; 0.652 ; start_sync[1]           ; read_ptr[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.915      ;
; 0.657 ; start_capture_delay[1]  ; start_capture_delay[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.920      ;
; 0.661 ; start_capture_delay[2]  ; start_capture_delay[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.924      ;
; 0.670 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.345      ;
; 0.672 ; counter[9]              ; counter[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.936      ;
; 0.673 ; counter[8]              ; counter[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.937      ;
; 0.675 ; counter[17]             ; counter[17]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.938      ;
; 0.676 ; counter[19]             ; counter[19]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.939      ;
; 0.676 ; counter[18]             ; counter[18]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.939      ;
; 0.676 ; counter[10]             ; counter[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.940      ;
; 0.679 ; sample_counter[11]      ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; sample_counter[13]      ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; sample_counter[3]       ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; sample_counter[1]       ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; counter[1]              ; counter[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.680 ; sample_counter[5]       ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.944      ;
; 0.680 ; start_capture_delay[3]  ; start_capture_delay[3]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.943      ;
; 0.680 ; counter[20]             ; counter[20]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.943      ;
; 0.680 ; counter[15]             ; counter[15]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.943      ;
; 0.680 ; counter[13]             ; counter[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.943      ;
; 0.680 ; start_capture_delay[13] ; start_capture_delay[13]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.943      ;
; 0.680 ; counter[5]              ; counter[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.944      ;
; 0.680 ; counter[2]              ; counter[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.944      ;
; 0.680 ; start_capture_delay[11] ; start_capture_delay[11]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.943      ;
; 0.681 ; sample_counter[6]       ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.945      ;
; 0.681 ; sample_counter[7]       ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.945      ;
; 0.681 ; sample_counter[9]       ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.945      ;
; 0.681 ; sample_counter[15]      ; sample_counter[15]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.945      ;
; 0.681 ; counter[3]              ; counter[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.945      ;
; 0.681 ; start_capture_delay[5]  ; start_capture_delay[5]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.944      ;
; 0.682 ; start_capture_delay[6]  ; start_capture_delay[6]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.945      ;
; 0.682 ; start_capture_delay[7]  ; start_capture_delay[7]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.945      ;
; 0.682 ; start_capture_delay[9]  ; start_capture_delay[9]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.945      ;
; 0.682 ; sample_counter[2]       ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.946      ;
; 0.682 ; start_capture_delay[15] ; start_capture_delay[15]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.945      ;
; 0.683 ; sample_counter[4]       ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.947      ;
; 0.683 ; sample_counter[14]      ; sample_counter[14]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.947      ;
; 0.683 ; sample_counter[12]      ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.947      ;
; 0.683 ; counter[21]             ; counter[21]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.946      ;
; 0.684 ; start_capture_delay[4]  ; start_capture_delay[4]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.947      ;
; 0.684 ; sample_counter[10]      ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.948      ;
; 0.684 ; start_capture_delay[12] ; start_capture_delay[12]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.947      ;
; 0.684 ; counter[16]             ; counter[16]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.947      ;
; 0.684 ; counter[4]              ; counter[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.948      ;
; 0.684 ; start_capture_delay[14] ; start_capture_delay[14]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.947      ;
; 0.685 ; sample_counter[8]       ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.949      ;
; 0.685 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.372      ;
; 0.685 ; counter[22]             ; counter[22]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.948      ;
; 0.685 ; start_capture_delay[10] ; start_capture_delay[10]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.948      ;
; 0.686 ; start_capture_delay[8]  ; start_capture_delay[8]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.949      ;
; 0.686 ; counter[7]              ; counter[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.950      ;
; 0.686 ; start_capture_delay[0]  ; start_capture_delay[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.949      ;
; 0.687 ; sample_counter[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.374      ;
; 0.687 ; counter[11]             ; counter[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.951      ;
; 0.688 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.363      ;
; 0.691 ; counter[23]             ; counter[23]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.954      ;
; 0.691 ; counter[12]             ; counter[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.954      ;
; 0.691 ; counter[6]              ; counter[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.955      ;
; 0.692 ; counter[14]             ; counter[14]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.955      ;
; 0.694 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.368      ;
; 0.703 ; sample_counter[12]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.378      ;
; 0.704 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.377      ;
; 0.704 ; sample_counter[11]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.379      ;
; 0.707 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.380      ;
; 0.707 ; sample_counter[0]       ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.971      ;
; 0.708 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.382      ;
; 0.708 ; counter[0]              ; counter[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.972      ;
; 0.721 ; sample_counter[12]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.395      ;
; 0.723 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.396      ;
; 0.725 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.412      ;
; 0.727 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.414      ;
; 0.727 ; sample_counter[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.415      ;
; 0.728 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.402      ;
; 0.730 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.418      ;
; 0.732 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.420      ;
; 0.733 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.407      ;
; 0.734 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.395      ;
; 0.735 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.396      ;
; 0.739 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.412      ;
; 0.739 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.427      ;
; 0.740 ; sample_counter[12]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.414      ;
; 0.740 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.415      ;
; 0.745 ; capture_enable          ; adc_buffer_rtl_0_bypass[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.008      ;
; 0.750 ; read_ptr[1]             ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.355      ;
; 0.752 ; sample_counter[12]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.413      ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 125C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 136.44 MHz ; 136.44 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.171 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.344 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.923  ; 0.000         ;
; clk_20mhz                                            ; 24.889 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.171 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.197      ; 7.554      ;
; 5.172 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.197      ; 7.553      ;
; 5.199 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.195      ; 7.524      ;
; 5.200 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.195      ; 7.523      ;
; 5.332 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.196      ; 7.392      ;
; 5.333 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.196      ; 7.391      ;
; 5.410 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.188      ; 7.306      ;
; 5.411 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.188      ; 7.305      ;
; 5.419 ; read_ptr[6]       ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 7.023      ;
; 5.420 ; read_ptr[7]       ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 7.022      ;
; 5.473 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 7.264      ;
; 5.474 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 7.263      ;
; 5.482 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.204      ; 7.250      ;
; 5.483 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.204      ; 7.249      ;
; 5.488 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.197      ; 7.237      ;
; 5.489 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.197      ; 7.236      ;
; 5.493 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.196      ; 7.231      ;
; 5.494 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.196      ; 7.230      ;
; 5.497 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.197      ; 7.228      ;
; 5.509 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.188      ; 7.207      ;
; 5.510 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.188      ; 7.206      ;
; 5.511 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.208      ; 7.225      ;
; 5.512 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.208      ; 7.224      ;
; 5.525 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.195      ; 7.198      ;
; 5.532 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.205      ; 7.201      ;
; 5.533 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.205      ; 7.200      ;
; 5.580 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.187      ; 7.135      ;
; 5.581 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.187      ; 7.134      ;
; 5.594 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.197      ; 7.131      ;
; 5.622 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.195      ; 7.101      ;
; 5.650 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.197      ; 7.075      ;
; 5.658 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.196      ; 7.066      ;
; 5.669 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 7.068      ;
; 5.670 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 7.067      ;
; 5.678 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.195      ; 7.045      ;
; 5.686 ; read_ptr[6]       ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 6.756      ;
; 5.687 ; read_ptr[7]       ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 6.755      ;
; 5.736 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.188      ; 6.980      ;
; 5.739 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 6.998      ;
; 5.740 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 6.997      ;
; 5.745 ; read_ptr[9]       ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 6.697      ;
; 5.755 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.196      ; 6.969      ;
; 5.799 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 6.938      ;
; 5.808 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.204      ; 6.924      ;
; 5.811 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.196      ; 6.913      ;
; 5.814 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.197      ; 6.911      ;
; 5.819 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.196      ; 6.905      ;
; 5.819 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.196      ; 6.905      ;
; 5.833 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.188      ; 6.883      ;
; 5.835 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.188      ; 6.881      ;
; 5.837 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.208      ; 6.899      ;
; 5.842 ; read_ptr[5]       ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 6.600      ;
; 5.847 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.194      ; 6.875      ;
; 5.858 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.205      ; 6.875      ;
; 5.858 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.198      ; 6.868      ;
; 5.859 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.198      ; 6.867      ;
; 5.889 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.188      ; 6.827      ;
; 5.896 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 6.841      ;
; 5.898 ; read_ptr[10]      ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 6.544      ;
; 5.905 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.204      ; 6.827      ;
; 5.906 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.187      ; 6.809      ;
; 5.911 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.197      ; 6.814      ;
; 5.916 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.196      ; 6.808      ;
; 5.932 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.188      ; 6.784      ;
; 5.934 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.208      ; 6.802      ;
; 5.952 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 6.785      ;
; 5.955 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.205      ; 6.778      ;
; 5.961 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.204      ; 6.771      ;
; 5.967 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.197      ; 6.758      ;
; 5.972 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.196      ; 6.752      ;
; 5.980 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.195      ; 6.743      ;
; 5.988 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.188      ; 6.728      ;
; 5.990 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.208      ; 6.746      ;
; 5.995 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 6.742      ;
; 6.002 ; read_ptr[6]       ; read_ptr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.060     ; 6.438      ;
; 6.003 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.187      ; 6.712      ;
; 6.003 ; read_ptr[7]       ; read_ptr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.060     ; 6.437      ;
; 6.011 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.205      ; 6.722      ;
; 6.012 ; read_ptr[9]       ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 6.430      ;
; 6.035 ; read_ptr[6]       ; read_ptr[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 6.404      ;
; 6.036 ; read_ptr[7]       ; read_ptr[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 6.403      ;
; 6.037 ; read_ptr[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.202      ; 6.693      ;
; 6.050 ; read_ptr[6]       ; read_ptr[10]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 6.389      ;
; 6.051 ; read_ptr[7]       ; read_ptr[10]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.061     ; 6.388      ;
; 6.058 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.187      ; 6.657      ;
; 6.059 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.187      ; 6.656      ;
; 6.063 ; read_ptr[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.206      ; 6.671      ;
; 6.065 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 6.672      ;
; 6.067 ; read_ptr[4]       ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.059     ; 6.374      ;
; 6.092 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 6.645      ;
; 6.099 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.680      ;
; 6.099 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.680      ;
; 6.100 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.256      ; 6.684      ;
; 6.107 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.672      ;
; 6.107 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.672      ;
; 6.108 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.256      ; 6.676      ;
; 6.109 ; read_ptr[5]       ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.058     ; 6.333      ;
; 6.121 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.208      ; 6.615      ;
; 6.130 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.203      ; 6.601      ;
; 6.136 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.196      ; 6.588      ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.344 ; capture_done            ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; measurement_active      ; measurement_active                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.345 ; ema_pulse_n_reg         ; ema_pulse_n_reg                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; read_ptr[3]             ; read_ptr[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; read_ptr[2]             ; read_ptr[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; read_ptr[1]             ; read_ptr[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; read_ptr[0]             ; read_ptr[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.386 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 0.953      ;
; 0.403 ; capture_done            ; adc_buffer_rtl_0_bypass[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.633      ;
; 0.410 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 0.977      ;
; 0.413 ; sample_counter[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 0.980      ;
; 0.418 ; read_ptr[8]             ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.647      ;
; 0.419 ; capture_enable          ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.649      ;
; 0.444 ; sample_counter[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.011      ;
; 0.558 ; start_sync[1]           ; read_ptr[14]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.558 ; start_sync[1]           ; read_ptr[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.576 ; start_capture_delay[1]  ; start_capture_delay[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.578 ; start_capture_delay[2]  ; start_capture_delay[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.585 ; counter[9]              ; counter[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.815      ;
; 0.587 ; counter[17]             ; counter[17]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.816      ;
; 0.590 ; counter[8]              ; counter[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.820      ;
; 0.591 ; counter[10]             ; counter[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.821      ;
; 0.592 ; sample_counter[5]       ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; sample_counter[13]      ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; start_capture_delay[3]  ; start_capture_delay[3]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; sample_counter[3]       ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; start_capture_delay[13] ; start_capture_delay[13]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; counter[1]              ; counter[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; start_capture_delay[5]  ; start_capture_delay[5]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.593 ; sample_counter[11]      ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; sample_counter[15]      ; sample_counter[15]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; start_capture_delay[15] ; start_capture_delay[15]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; counter[15]             ; counter[15]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.822      ;
; 0.593 ; start_capture_delay[11] ; start_capture_delay[11]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.594 ; counter[19]             ; counter[19]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.823      ;
; 0.594 ; counter[18]             ; counter[18]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.823      ;
; 0.595 ; start_capture_delay[6]  ; start_capture_delay[6]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; sample_counter[6]       ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; sample_counter[1]       ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; counter[20]             ; counter[20]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.824      ;
; 0.595 ; counter[2]              ; counter[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.596 ; sample_counter[9]       ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; start_capture_delay[9]  ; start_capture_delay[9]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; counter[13]             ; counter[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.825      ;
; 0.596 ; counter[5]              ; counter[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; counter[3]              ; counter[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; start_capture_delay[0]  ; start_capture_delay[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.597 ; sample_counter[7]       ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; start_capture_delay[7]  ; start_capture_delay[7]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; sample_counter[2]       ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; counter[11]             ; counter[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.598 ; start_capture_delay[4]  ; start_capture_delay[4]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; sample_counter[4]       ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; sample_counter[10]      ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; sample_counter[14]      ; sample_counter[14]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; start_capture_delay[12] ; start_capture_delay[12]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; sample_counter[12]      ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; counter[7]              ; counter[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; counter[4]              ; counter[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; start_capture_delay[14] ; start_capture_delay[14]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; counter[21]             ; counter[21]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.827      ;
; 0.598 ; start_capture_delay[10] ; start_capture_delay[10]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.599 ; sample_counter[8]       ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.599 ; start_capture_delay[8]  ; start_capture_delay[8]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.599 ; counter[16]             ; counter[16]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.828      ;
; 0.600 ; counter[22]             ; counter[22]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.829      ;
; 0.601 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.168      ;
; 0.602 ; counter[23]             ; counter[23]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.831      ;
; 0.604 ; counter[12]             ; counter[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.833      ;
; 0.604 ; counter[6]              ; counter[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.834      ;
; 0.605 ; counter[14]             ; counter[14]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.834      ;
; 0.614 ; sample_counter[0]       ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.844      ;
; 0.615 ; counter[0]              ; counter[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.845      ;
; 0.633 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.200      ;
; 0.645 ; capture_enable          ; adc_buffer_rtl_0_bypass[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.875      ;
; 0.650 ; read_ptr[1]             ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 1.152      ;
; 0.650 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.226      ;
; 0.651 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.219      ;
; 0.656 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.221      ;
; 0.657 ; sample_counter[12]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.224      ;
; 0.658 ; sample_counter[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.234      ;
; 0.661 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.226      ;
; 0.667 ; sample_counter[11]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.234      ;
; 0.677 ; read_ptr[3]             ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 1.179      ;
; 0.680 ; sample_counter[12]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.246      ;
; 0.680 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.247      ;
; 0.682 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.239      ;
; 0.683 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.249      ;
; 0.684 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.249      ;
; 0.685 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.242      ;
; 0.685 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.253      ;
; 0.689 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.265      ;
; 0.692 ; sample_counter[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.270      ;
; 0.693 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.271      ;
; 0.694 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.272      ;
; 0.698 ; start_sync[0]           ; read_ptr[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.928      ;
; 0.699 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.277      ;
; 0.700 ; start_sync[0]           ; read_ptr[14]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.930      ;
; 0.701 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.269      ;
; 0.701 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.277      ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.592 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.153 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.950  ; 0.000         ;
; clk_20mhz                                            ; 24.629 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 8.592 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 4.030      ;
; 8.596 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.115      ; 4.027      ;
; 8.597 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 4.025      ;
; 8.599 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.115      ; 4.024      ;
; 8.602 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 4.018      ;
; 8.605 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 4.015      ;
; 8.734 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.119      ; 3.893      ;
; 8.739 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.119      ; 3.888      ;
; 8.741 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.115      ; 3.882      ;
; 8.747 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 3.873      ;
; 8.755 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 3.867      ;
; 8.756 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.107      ; 3.859      ;
; 8.761 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.107      ; 3.854      ;
; 8.768 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 3.848      ;
; 8.773 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 3.843      ;
; 8.780 ; read_ptr[6]       ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.033     ; 3.675      ;
; 8.785 ; read_ptr[7]       ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.033     ; 3.670      ;
; 8.786 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.116      ; 3.838      ;
; 8.789 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.116      ; 3.835      ;
; 8.792 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.121      ; 3.837      ;
; 8.794 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 3.822      ;
; 8.794 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.115      ; 3.829      ;
; 8.795 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.121      ; 3.834      ;
; 8.797 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.115      ; 3.826      ;
; 8.799 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 3.817      ;
; 8.823 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.117      ; 3.802      ;
; 8.824 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.113      ; 3.797      ;
; 8.827 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.113      ; 3.794      ;
; 8.828 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.117      ; 3.797      ;
; 8.828 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 3.794      ;
; 8.833 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.115      ; 3.790      ;
; 8.839 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 3.781      ;
; 8.840 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.115      ; 3.783      ;
; 8.840 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 3.782      ;
; 8.846 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 3.774      ;
; 8.871 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.120      ; 3.757      ;
; 8.876 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.120      ; 3.752      ;
; 8.885 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.121      ; 3.744      ;
; 8.890 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.121      ; 3.739      ;
; 8.891 ; read_ptr[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.116      ; 3.733      ;
; 8.893 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 3.727      ;
; 8.897 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.119      ; 3.730      ;
; 8.906 ; read_ptr[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.120      ; 3.722      ;
; 8.919 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.107      ; 3.696      ;
; 8.929 ; read_ptr[6]       ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.033     ; 3.526      ;
; 8.931 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.113      ; 3.690      ;
; 8.931 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.116      ; 3.693      ;
; 8.931 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 3.685      ;
; 8.934 ; read_ptr[7]       ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.033     ; 3.521      ;
; 8.934 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.110      ; 3.684      ;
; 8.937 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.121      ; 3.692      ;
; 8.939 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.115      ; 3.684      ;
; 8.940 ; read_ptr[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 3.682      ;
; 8.941 ; read_ptr[9]       ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.033     ; 3.514      ;
; 8.945 ; read_ptr[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 3.677      ;
; 8.957 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 3.659      ;
; 8.969 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.113      ; 3.652      ;
; 8.970 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.119      ; 3.657      ;
; 8.972 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.117      ; 3.653      ;
; 8.974 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.673      ;
; 8.974 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.673      ;
; 8.976 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.142      ; 3.674      ;
; 8.980 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.667      ;
; 8.980 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.667      ;
; 8.982 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.142      ; 3.668      ;
; 8.982 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.119      ; 3.645      ;
; 8.992 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.107      ; 3.623      ;
; 9.004 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 3.612      ;
; 9.004 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.107      ; 3.611      ;
; 9.016 ; read_ptr[5]       ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.033     ; 3.439      ;
; 9.016 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 3.600      ;
; 9.023 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.116      ; 3.601      ;
; 9.028 ; read_ptr[10]      ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.033     ; 3.427      ;
; 9.029 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.121      ; 3.600      ;
; 9.030 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.116      ; 3.594      ;
; 9.030 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 3.586      ;
; 9.031 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.115      ; 3.592      ;
; 9.034 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.120      ; 3.594      ;
; 9.035 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.117      ; 3.590      ;
; 9.036 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.121      ; 3.593      ;
; 9.036 ; read_ptr[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.118      ; 3.590      ;
; 9.037 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.115      ; 3.586      ;
; 9.042 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.108      ; 3.574      ;
; 9.048 ; read_ptr[9]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.121      ; 3.581      ;
; 9.054 ; read_ptr[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.112      ; 3.566      ;
; 9.057 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.105      ; 3.556      ;
; 9.059 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.117      ; 3.566      ;
; 9.061 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.113      ; 3.560      ;
; 9.064 ; read_ptr[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.117      ; 3.561      ;
; 9.068 ; read_ptr[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.113      ; 3.553      ;
; 9.068 ; sample_counter[7] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.579      ;
; 9.068 ; sample_counter[7] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.579      ;
; 9.069 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.106      ; 3.545      ;
; 9.070 ; sample_counter[7] ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a8~porta_datain_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.142      ; 3.580      ;
; 9.081 ; read_ptr[4]       ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.035     ; 3.372      ;
; 9.092 ; read_ptr[9]       ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.033     ; 3.363      ;
; 9.092 ; read_ptr[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.113      ; 3.529      ;
; 9.095 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.106      ; 3.519      ;
; 9.095 ; read_ptr[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.110      ; 3.523      ;
; 9.100 ; read_ptr[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 3.522      ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.153 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.471      ;
; 0.170 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.488      ;
; 0.171 ; sample_counter[10]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.489      ;
; 0.180 ; capture_done            ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ema_pulse_n_reg         ; ema_pulse_n_reg                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; measurement_active      ; measurement_active                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_ptr[3]             ; read_ptr[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_ptr[2]             ; read_ptr[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_ptr[1]             ; read_ptr[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_ptr[0]             ; read_ptr[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.181 ; sample_counter[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.499      ;
; 0.199 ; capture_enable          ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.315      ;
; 0.199 ; read_ptr[8]             ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.315      ;
; 0.204 ; capture_done            ; adc_buffer_rtl_0_bypass[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.320      ;
; 0.267 ; start_sync[1]           ; read_ptr[14]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.383      ;
; 0.267 ; start_sync[1]           ; read_ptr[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.383      ;
; 0.268 ; sample_counter[4]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.586      ;
; 0.277 ; start_capture_delay[1]  ; start_capture_delay[1]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.278 ; start_capture_delay[2]  ; start_capture_delay[2]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.283 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.601      ;
; 0.283 ; counter[9]              ; counter[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.399      ;
; 0.285 ; counter[19]             ; counter[19]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.401      ;
; 0.285 ; counter[17]             ; counter[17]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.401      ;
; 0.285 ; counter[10]             ; counter[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.401      ;
; 0.285 ; counter[8]              ; counter[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.401      ;
; 0.287 ; sample_counter[15]      ; sample_counter[15]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.403      ;
; 0.287 ; counter[20]             ; counter[20]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.403      ;
; 0.287 ; start_capture_delay[15] ; start_capture_delay[15]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.403      ;
; 0.288 ; sample_counter[5]       ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; sample_counter[13]      ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; start_capture_delay[3]  ; start_capture_delay[3]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; sample_counter[3]       ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; sample_counter[1]       ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[18]             ; counter[18]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[15]             ; counter[15]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[13]             ; counter[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; start_capture_delay[13] ; start_capture_delay[13]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[5]              ; counter[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[3]              ; counter[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[1]              ; counter[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; start_capture_delay[0]  ; start_capture_delay[0]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; start_capture_delay[5]  ; start_capture_delay[5]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.289 ; start_capture_delay[7]  ; start_capture_delay[7]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; start_capture_delay[6]  ; start_capture_delay[6]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; sample_counter[6]       ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; sample_counter[7]       ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; sample_counter[9]       ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; sample_counter[11]      ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; sample_counter[2]       ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; start_capture_delay[9]  ; start_capture_delay[9]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; sample_counter[14]      ; sample_counter[14]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; counter[4]              ; counter[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; counter[2]              ; counter[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; counter[21]             ; counter[21]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; start_capture_delay[14] ; start_capture_delay[14]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; start_capture_delay[11] ; start_capture_delay[11]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.290 ; sample_counter[4]       ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; start_capture_delay[4]  ; start_capture_delay[4]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; sample_counter[8]       ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; start_capture_delay[8]  ; start_capture_delay[8]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; sample_counter[10]      ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; counter[22]             ; counter[22]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; sample_counter[12]      ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; start_capture_delay[12] ; start_capture_delay[12]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; counter[16]             ; counter[16]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; counter[11]             ; counter[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; start_capture_delay[10] ; start_capture_delay[10]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.292 ; counter[14]             ; counter[14]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.408      ;
; 0.292 ; counter[12]             ; counter[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.408      ;
; 0.292 ; counter[7]              ; counter[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.408      ;
; 0.293 ; counter[23]             ; counter[23]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.293 ; counter[6]              ; counter[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.295 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.614      ;
; 0.299 ; sample_counter[0]       ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.415      ;
; 0.299 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.617      ;
; 0.300 ; counter[0]              ; counter[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.416      ;
; 0.301 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.617      ;
; 0.302 ; sample_counter[3]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.618      ;
; 0.305 ; sample_counter[12]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.623      ;
; 0.306 ; sample_counter[7]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.630      ;
; 0.306 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.630      ;
; 0.307 ; sample_counter[11]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.625      ;
; 0.308 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.619      ;
; 0.309 ; sample_counter[1]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.626      ;
; 0.318 ; capture_enable          ; adc_buffer_rtl_0_bypass[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.434      ;
; 0.319 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.638      ;
; 0.319 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.644      ;
; 0.319 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.644      ;
; 0.319 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.644      ;
; 0.320 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.631      ;
; 0.321 ; sample_counter[0]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.637      ;
; 0.322 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.646      ;
; 0.323 ; read_ptr[1]             ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.600      ;
; 0.324 ; sample_counter[12]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.641      ;
; 0.324 ; sample_counter[5]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.649      ;
; 0.326 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.645      ;
; 0.329 ; sample_counter[12]      ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.648      ;
; 0.329 ; sample_counter[6]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.653      ;
; 0.332 ; start_sync[0]           ; read_ptr[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.448      ;
; 0.332 ; sample_counter[8]       ; altsyncram:adc_buffer_rtl_0|altsyncram_3oc1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.648      ;
+-------+-------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 4.132 ; 0.153 ; N/A      ; N/A     ; 5.913               ;
;  clk_20mhz                                            ; N/A   ; N/A   ; N/A      ; N/A     ; 24.629              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.132 ; 0.153 ; N/A      ; N/A     ; 5.913               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_20mhz                                            ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ON_32         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CTRL_SW       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_P         ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; FSMC_D[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_P(n)      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_OE                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_20mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; START_FPGA              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.01e-08 V                   ; 3.12 V              ; -0.0528 V           ; 0.186 V                              ; 0.158 V                              ; 6.49e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.01e-08 V                  ; 3.12 V             ; -0.0528 V          ; 0.186 V                             ; 0.158 V                             ; 6.49e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.01e-08 V                   ; 3.12 V              ; -0.0528 V           ; 0.186 V                              ; 0.158 V                              ; 6.49e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.01e-08 V                  ; 3.12 V             ; -0.0528 V          ; 0.186 V                             ; 0.158 V                             ; 6.49e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; CTRL_SW       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.0175 V           ; 0.144 V                              ; 0.028 V                              ; 2.72e-10 s                  ; 3.76e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.0175 V          ; 0.144 V                             ; 0.028 V                             ; 2.72e-10 s                 ; 3.76e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P         ; LVDS         ; 0 s                 ; 0 s                 ; 0.454 V                      ; -0.454 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.454 V                     ; -0.454 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FSMC_D[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
; CLK_P(n)      ; LVDS         ; 0 s                 ; 0 s                 ; 0.454 V                      ; -0.454 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.454 V                     ; -0.454 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.77e-05 V                   ; 3.09 V              ; -0.0123 V           ; 0.04 V                               ; 0.09 V                               ; 9.6e-10 s                   ; 9.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.77e-05 V                  ; 3.09 V             ; -0.0123 V          ; 0.04 V                              ; 0.09 V                              ; 9.6e-10 s                  ; 9.95e-10 s                 ; Yes                       ; Yes                       ;
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.77e-05 V                   ; 3.09 V              ; -0.0123 V           ; 0.04 V                               ; 0.09 V                               ; 9.6e-10 s                   ; 9.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.77e-05 V                  ; 3.09 V             ; -0.0123 V          ; 0.04 V                              ; 0.09 V                              ; 9.6e-10 s                  ; 9.95e-10 s                 ; Yes                       ; Yes                       ;
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.091 V                              ; 0.053 V                              ; 3.77e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.091 V                             ; 0.053 V                             ; 3.77e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; CTRL_SW       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.86e-06 V                   ; 2.35 V              ; -0.0127 V           ; 0.1 V                                ; 0.049 V                              ; 4.56e-10 s                  ; 5.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.86e-06 V                  ; 2.35 V             ; -0.0127 V          ; 0.1 V                               ; 0.049 V                             ; 4.56e-10 s                 ; 5.98e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P         ; LVDS         ; 0 s                 ; 0 s                 ; 0.345 V                      ; -0.345 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.345 V                     ; -0.345 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.094 V                              ; 0.055 V                              ; 3.78e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.094 V                             ; 0.055 V                             ; 3.78e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; FSMC_D[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.091 V                              ; 0.053 V                              ; 3.77e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.091 V                             ; 0.053 V                             ; 3.77e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; FSMC_D[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.86e-06 V                   ; 2.34 V              ; -0.00776 V          ; 0.107 V                              ; 0.033 V                              ; 6.63e-10 s                  ; 8.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.86e-06 V                  ; 2.34 V             ; -0.00776 V         ; 0.107 V                             ; 0.033 V                             ; 6.63e-10 s                 ; 8.55e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P(n)      ; LVDS         ; 0 s                 ; 0 s                 ; 0.345 V                      ; -0.345 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.345 V                     ; -0.345 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.36e-08 V                   ; 3.54 V              ; -0.0838 V           ; 0.333 V                              ; 0.336 V                              ; 4.76e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 4.36e-08 V                  ; 3.54 V             ; -0.0838 V          ; 0.333 V                             ; 0.336 V                             ; 4.76e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.36e-08 V                   ; 3.54 V              ; -0.0838 V           ; 0.333 V                              ; 0.336 V                              ; 4.76e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 4.36e-08 V                  ; 3.54 V             ; -0.0838 V          ; 0.333 V                             ; 0.336 V                             ; 4.76e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; CTRL_SW       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.76 V              ; -0.0227 V           ; 0.154 V                              ; 0.031 V                              ; 2.58e-10 s                  ; 2.94e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.76 V             ; -0.0227 V          ; 0.154 V                             ; 0.031 V                             ; 2.58e-10 s                 ; 2.94e-10 s                 ; No                        ; Yes                       ;
; CLK_P         ; LVDS         ; 0 s                 ; 0 s                 ; 0.562 V                      ; -0.562 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.562 V                     ; -0.562 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FSMC_D[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P(n)      ; LVDS         ; 0 s                 ; 0 s                 ; 0.562 V                      ; -0.562 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.562 V                     ; -0.562 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12148    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12148    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 94    ; 94   ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 558   ; 558  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk_20mhz                                            ; clk_20mhz                                            ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; FPGA_OE      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLK_P       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_P(n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CTRL_SW     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_P ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ON_32       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; FPGA_OE      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLK_P       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_P(n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CTRL_SW     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_P ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ON_32       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Nov 11 14:56:46 2025
Info: Command: quartus_sta signal_adc_fsmc -c signal_adc_fsmc
Info: qsta_default_script.tcl version: #3
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Info (332104): Reading SDC File: 'signal_adc_fsmc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(50): *|pll_20_to_80|*clk[0] could not be matched with a clock File: C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 50
Warning (332049): Ignored set_clock_groups at signal_adc_fsmc.sdc(50): Argument -group with value [get_clocks {*|pll_20_to_80|*clk[0]}] contains zero elements File: C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 50
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {*|pll_20_to_80|*clk[0]}] File: C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 50
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(53): clk_80mhz could not be matched with a clock File: C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 53
Warning (332049): Ignored set_input_delay at signal_adc_fsmc.sdc(53): Argument -clock is an empty collection File: C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 53
    Info (332050): set_input_delay -clock [get_clocks {clk_80mhz}] -max 5.000 [get_ports {FPGA_OE}] File: C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 53
Warning (332049): Ignored set_output_delay at signal_adc_fsmc.sdc(54): Argument -clock is an empty collection File: C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 54
    Info (332050): set_output_delay -clock [get_clocks {clk_80mhz}] -max 3.000 [get_ports {FSMC_D[*]}] File: C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 54
Warning (332049): Ignored set_output_delay at signal_adc_fsmc.sdc(60): Argument -clock is an empty collection File: C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 60
    Info (332050): set_output_delay -clock [get_clocks {clk_80mhz}] -max 1.000 [get_ports {ON_32}] File: C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 60
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(61): pulse_active could not be matched with a register File: C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 61
Warning (332049): Ignored set_max_delay at signal_adc_fsmc.sdc(61): Argument <from> is an empty collection File: C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 61
    Info (332050): set_max_delay -from [get_registers {pulse_active}] -to [get_ports {ON_32}] 2.000 File: C:/FGPA/adc_ram_fsmc(26)/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 61
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Info (332146): Worst-case setup slack is 4.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.132               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.378               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.913
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.913               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.865               0.000 clk_20mhz 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.171               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.923
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.923               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.889               0.000 clk_20mhz 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.592               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.153               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.950
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.950               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.629               0.000 clk_20mhz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4727 megabytes
    Info: Processing ended: Tue Nov 11 14:56:50 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


