Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec 15 13:06:30 2023
| Host         : GramForGram running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_wrapper_control_sets_placed.rpt
| Design       : main_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   930 |
|    Minimum number of control sets                        |   841 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    89 |
| Unused register locations in slices containing registers |  1122 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   930 |
| >= 0 to < 4        |   310 |
| >= 4 to < 6        |    67 |
| >= 6 to < 8        |    87 |
| >= 8 to < 10       |    80 |
| >= 10 to < 12      |    27 |
| >= 12 to < 14      |    27 |
| >= 14 to < 16      |    11 |
| >= 16              |   321 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1746 |          436 |
| No           | No                    | Yes                    |             297 |           91 |
| No           | Yes                   | No                     |             889 |          417 |
| Yes          | No                    | No                     |            7677 |         1471 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            7533 |         1293 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                                                                             Enable Signal                                                                                                                             |                                                                                                                              Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                             | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                             | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_1                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                                     | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                    | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                         | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[0]_i_1__0_n_0                                                                                                                                             | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_6                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                                        |                1 |              2 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_3[0]                                                                                                     | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                         |                2 |              2 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]_0                                                                                                            |                2 |              2 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1_i_1_n_0                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                                                          | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                    | main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_1[0]                                                                                  |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                2 |              2 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_reg[0]                                                                                                                                                                             | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_1                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                     | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                         |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                                                                                                     | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                         | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                              |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                                                          | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                 | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/queue_empty2_new0                                                                                                                               |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                         | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_5[0]                                                                                                     | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                      |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                              |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                              |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/E[0]                                                                                                                                                                    | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                   | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |              2 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                 |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                2 |              2 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_1[0]                                                                                                     | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                                                          | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                        | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                             |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_reg_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                                                                                                     | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                                                          | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_1[0]                                                                                                     | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                        | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                     | main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1                                                                                                       |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                                       |                1 |              2 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                                                                                | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[1]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                          |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[1]_i_1_n_0                                                                                                                                  | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                                                                                                           | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                                                                                                                    |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                          | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg |                1 |              2 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                                                                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                      |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                 | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                               | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                               |                                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[5]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                | main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                               | main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                              | main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[37][14]_i_1_n_0                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                      |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_10                                                                                                                                                                                                           | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/axi_arready0                                                                                                                                                                                                            | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/axi_awready0                                                                                                                                                                                                            | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                                        |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                      | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                                    | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_2                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_3[0]                                                                                                     | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                 | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                                                   |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                      | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_6                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                             |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                           |                2 |              2 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                                    | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_empty0                                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_5[0]                                                                                                     | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_3                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                     | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                         |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                         | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                     |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                                                                                                           | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                                                                                                                    |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                       | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_empty0                                                                                                                                             |                1 |              2 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                                                                                | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_6                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                                                                 | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[2]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                   | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                     |                1 |              2 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                     |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/E[0]                                                                                                                                                                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                             | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                                                           | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                        |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                   | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                                                                   | main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                1 |              3 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                                                                   | main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                             |                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                             |                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                                                                   | main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                                                                   | main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                                                                   | main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                              | main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][14]_i_1_n_0                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_0                                                                                                                                               | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                                                                    | main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                                                                                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/FSM_sequential_state_pulse[2]_i_1_n_0                                                                                                                                                                             | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                  | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                  | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                                                                    | main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                                                                   | main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                                                                    | main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                     | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                                                           | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                        |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_awready0                                                                                                                                                                                                          | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_arready0                                                                                                                                                                                                          | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                                                           | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                        |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                                                                     | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                                                                   | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                                                                                 | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                           |                2 |              3 |         1.50 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                                                           | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                        |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_1                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1__0_n_0                                                                       | main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1_n_0                                                                                | main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1__0_n_0                                                                       | main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                      | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/msbnxtdesc_tready                                                                                                                                                                                      | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_5                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                      | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_5                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                          | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                                     | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_1                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                                     | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                         | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/USE_SRL_FIFO.sig_wr_fifo                                                                                                                          |                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                           | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                     |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0                                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_6                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/E[0]                                                                                                                                           | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0                                                                                                  | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_3                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                     | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/SR[0]                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                      | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                               | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                                                         |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                          | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                          | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                          | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                     | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1__0_n_0                                                                       | main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1_n_0                                                                                | main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1__0_n_0                                                                       | main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1_n_0                                                                                | main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1_n_0                                                                                | main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1_n_0                                                                       | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                        |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1_n_0                                                                      | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                       |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1_n_0                                                                      | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                       |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                     |                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                     |                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                                                                                                     | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1_n_0                                                                       | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                        |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1__0_n_0                                                                       | main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1_n_0                                                                                | main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1__0_n_0                                                                       | main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                        | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                           |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1_n_0                                                                                | main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                                                                                                     | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                        | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                           |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                         | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1_n_0                                                                      | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                       |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                        | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[2]_i_1_n_0                                                                      | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                       |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                         | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                   | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                              | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                              | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                         | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                          | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                          | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                          | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                     | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                             | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_AB_reg_slice.payld_o_reg[0][0]                                                                               | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                      | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                         | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                   | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                        | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                   | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                        | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                         | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[m_valid_i]_0                                                                                                                                                                        | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_coelsc_tag_reg1                                                                                                                                |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                2 |              3 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                2 |              3 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                         | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                3 |              3 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                             |                3 |              3 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                   | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs |                                                                                                                                                                                                                                                                       | main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[5]                                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_5                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                          | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                2 |              4 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/proc_sys_reset_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                     |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg0                                                                                                                                         | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                           | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                   |                1 |              4 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                                        | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                      |                1 |              4 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                      | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                 | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                1 |              4 |         4.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                                             | main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                              | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                             |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                               | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[11]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in_0                                                                                                                                                                                               | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_2                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2                                                                           |                1 |              4 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/proc_sys_reset_250M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                4 |              4 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                           | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                              | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.ip_addr_cap0                                                                                                                                           |                1 |              4 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[5]_i_1_n_0                                                                                                                                                                                                | main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg0                                                                                                                                         | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                                    | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/tlast_cnt[3]_i_1_n_0                                                                                                                                                                                                | main_i/proc_sys_reset_250M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                              | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_3                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                              | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                    | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                               | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                  |                2 |              5 |         2.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_5                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/ZCheck_command_count                                                                                                                                                                                              | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                            |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                    |                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                    |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/msbnxtdesc_tready                                                                                                                                                                                      | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_6                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_command_count[4]_i_1_n_0                                                                                                                                                                                     | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              5 |         1.25 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg_0[0]                                                                                                                                                            | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                              | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |              5 |         1.25 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                            |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg_0[0]                                                                                                                                                            | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/proc_sys_reset_rhs/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | main_i/proc_sys_reset_rhs/U0/SEQ/seq_clr                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                 | main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                             | main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                   | main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                             | main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                   | main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | main_i/slave_smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/ZCheck_channel[5]_i_1_n_0                                                                                                                                                                                         | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/proc_sys_reset_250M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | main_i/proc_sys_reset_250M/U0/SEQ/seq_clr                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                                     | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/channel                                                                                                                                                                                                           | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              6 |         1.20 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                  | main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/sig_m_valid_dup_i_1_n_0                                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/proc_sys_reset_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | main_i/proc_sys_reset_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/channel[5]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                          | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                             |                1 |              6 |         6.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                         | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                            |                1 |              6 |         6.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                   | main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                         | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                            |                1 |              6 |         6.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                  | main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                  | main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state                                                                                             | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                             |                1 |              6 |         6.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state                                                                                             | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                             |                1 |              6 |         6.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                   | main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                 | main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                      | main_i/master_smartconnect_1/inst/clk_map/psr0/U0/SEQ/seq_clr                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | main_i/slave_smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                   | main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                             | main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                   | main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                             | main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_2                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                 | main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[5]                                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                          | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                                                  |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                  | main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/proc_sys_reset_rhd/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | main_i/proc_sys_reset_rhd/U0/SEQ/seq_clr                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                         | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                            |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN                                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                         | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                 | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                         | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                            |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                   | main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                             | main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                  | main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                   | main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | main_i/slave_smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                   | main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                             | main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state                                                                                             | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                             |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state                                                                                             | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                             |                1 |              6 |         6.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                      | main_i/master_smartconnect_0/inst/clk_map/psr0/U0/SEQ/seq_clr                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                  | main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_channel                                                                                                                                                                                                      | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_1                                                                                                                                                                                                        | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                  | main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                          | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                             |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                 | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                   | main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                  | main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                5 |              7 |         1.40 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                5 |              7 |         1.40 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/channel_config                                                                                                                                                                                                    | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/ZCheck_sine_cycle[6]_i_1_n_0                                                                                                                                                                                      | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_dma_interr_set_reg_2[0]                                                                                                                                   | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_6                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_msb_i                                                                                                                                                                         | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_6                                                                                                                                                                                                    |                4 |              7 |         1.75 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                4 |              7 |         1.75 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_6                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                                   | main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                               |                2 |              7 |         3.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_msb_i                                                                                                                                                                         | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                4 |              7 |         1.75 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0                                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_5                                                                                                                                                                                                    |                4 |              7 |         1.75 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_dma_interr_set_reg_2[0]                                                                                                                                   | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                    | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                    | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                     | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                    | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                     | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/p_1_in[23]                                                                                                                                                                                                              | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/p_1_in[31]                                                                                                                                                                                                              | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/p_1_in[9]                                                                                                                                                                                                               | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/p_1_in[7]                                                                                                                                                                                                               | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                         | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                   |                2 |              8 |         4.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                      | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | main_i/slave_smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/main_state                                                                                                                                                                                                        | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                   | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                               | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_1                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                   | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                   | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | main_i/slave_smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                 | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                          |                2 |              8 |         4.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                   | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                   | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3                                                                                   | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                3 |              8 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                   | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[m_valid_i]_0                                                                                                                                                                        | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                   | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                2 |              8 |         4.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/p_1_in[7]                                                                                                                                                                                                             | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/p_1_in[15]                                                                                                                                                                                                            | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                      | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                                                                                                       | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle[7]_i_1_n_0                                                                                                                                                                                        | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                               | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                                                            |                1 |              8 |         8.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                               | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                               |                2 |              8 |         4.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                                                                                                       | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                |                1 |              8 |         8.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_msb_i                                                                                                                                                                         | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_5                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg0                                                                                                                                         | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_3                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                  | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                             | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                     |                2 |              8 |         4.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                    | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                    | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                    | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                                   | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                                            |                3 |              9 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                4 |              9 |         2.25 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                        | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                6 |              9 |         1.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_1                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                5 |              9 |         1.80 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                       | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_2_n_0                                                                                                                                        | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                                            |                3 |              9 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                4 |              9 |         2.25 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                        | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                            | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_1                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                8 |             10 |         1.25 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_msb_i                                                                                                                                                                         | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_1                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_cmd_2                                                                                                                                                                                                        | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                         | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_5                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                8 |             10 |         1.25 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                          | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                      | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_1                                                                                                                                                                                                    |                6 |             10 |         1.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5[0]                                                                                                                                       |                2 |             10 |         5.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                          |                                                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                6 |             10 |         1.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                       |                                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/ZCheck_cmd_2                                                                                                                                                                                                      | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_reg[0]                                                                                                                                                                             | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                5 |             11 |         2.20 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/time_counter                                                                                                                                                                                                      | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                2 |             11 |         5.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                         | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_1                                                                                                                                                                                                    |                6 |             11 |         1.83 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                      | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                5 |             11 |         2.20 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                     |                                                                                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                     |                                                                                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/msbnxtdesc_tready                                                                                                                                                                                      | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                6 |             11 |         1.83 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                                                                     | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                                                                   | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                             |                                                                                                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_counter                                                                                                                                                                                                      | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                             |                                                                                                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                             |                                                                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                       | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                     |                                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                    | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | main_i/slave_smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | main_i/slave_smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | main_i/slave_smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                         | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |               10 |             12 |         1.20 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                5 |             12 |         2.40 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                              | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                   |                3 |             12 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | main_i/slave_smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/ZCheck_cmd_1[31]_i_1_n_0                                                                                                                                                                                          | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |             12 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                            | main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                               | main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                            | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                          | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_5                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                |                                                                                                                                                                                                                                                                           |                6 |             13 |         2.17 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                      | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_5                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup4                                                                                   |                                                                                                                                                                                                                                                                           |                2 |             13 |         6.50 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                8 |             13 |         1.62 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                        |                                                                                                                                                                                                                                                                           |                2 |             13 |         6.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/msbnxtdesc_tready                                                                                                                                                                                      | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_1                                                                                                                                                                                                    |                6 |             13 |         2.17 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |             14 |         7.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                       |                                                                                                                                                                                                                                                                           |                2 |             14 |         7.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                          |                                                                                                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                            |                                                                                                                                                                                                                                                                           |                1 |             14 |        14.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                       |                                                                                                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |               12 |             15 |         1.25 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs |                                                                                                                                                                                                                                                                       | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |             15 |         2.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                      | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_3                                                                                                                                                                                                    |                7 |             15 |         2.14 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_2                                                                                                                                                                                                    |                2 |             15 |         7.50 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                            |                                                                                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                            |                                                                                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                            | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                         | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0                                                                                                          | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                6 |             16 |         2.67 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/timestamp                                                                                                                                                                                                         | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0                                                                                                          | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/timestamp[15]_i_1_n_0                                                                                                                                                                                               | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                     | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |             16 |         8.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                     | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                  |                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                           |                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd[15]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                          | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_6                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                          | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_1                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_dma_interr_set_reg_2[0]                                                                                                                                   | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_1                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/s2mm_all_idle                                                                                                                                                                | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                                                     | main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                                                                                               | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                  |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                  |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[5]                                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_1                                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_5                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_5                                                                                                                                                                                                    |                7 |             17 |         2.43 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                    |                                                                                                                                                                                                                                                                           |                5 |             17 |         3.40 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_3                                                                                                                                                                                                    |                4 |             17 |         4.25 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/M01_ARESETN[0]                                                                                                                                                                                                     |                6 |             18 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                4 |             18 |         4.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg0                                                                                                                                         | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_5                                                                                                                                                                                                    |                6 |             18 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_5                                                                                                                                                                                                    |                8 |             18 |         2.25 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                           |                3 |             18 |         6.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                    | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                7 |             19 |         2.71 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                    | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                7 |             19 |         2.71 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_reg[0]                                                                                                                                                                             | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_5                                                                                                                                                                                                    |                7 |             19 |         2.71 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                    | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                7 |             19 |         2.71 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                     | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |                6 |             19 |         3.17 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                                     | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_5                                                                                                                                                                                                    |                9 |             20 |         2.22 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             22 |         3.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0                                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_4                                                                                                                                                                                                    |                7 |             22 |         3.14 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                9 |             22 |         2.44 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                      | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_6                                                                                                                                                                                                    |                8 |             22 |         2.75 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                   |               12 |             23 |         1.92 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                    |                                                                                                                                                                                                                                                                           |                4 |             23 |         5.75 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                9 |             23 |         2.56 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                    |                                                                                                                                                                                                                                                                           |                9 |             23 |         2.56 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg0                                                                                                                                         | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_6                                                                                                                                                                                                    |                8 |             24 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                | main_i/slave_smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                5 |             24 |         4.80 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                | main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                6 |             24 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                7 |             24 |         3.43 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                                    | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_3                                                                                                                                                                                                    |                9 |             24 |         2.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                     | main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                | main_i/slave_smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                5 |             24 |         4.80 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                     | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                7 |             24 |         3.43 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                                     | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_6                                                                                                                                                                                                    |               10 |             25 |         2.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_6                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                            |                6 |             25 |         4.17 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0                                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_1                                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                6 |             26 |         4.33 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_reg[0]                                                                                                                                                                             | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_6                                                                                                                                                                                                    |                9 |             26 |         2.89 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_3                                                                                                                                                                                                    |                9 |             26 |         2.89 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             26 |         6.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_dma_interr_set_reg_2[0]                                                                                                                                   | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_5                                                                                                                                                                                                    |               10 |             27 |         2.70 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                                    | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_3                                                                                                                                                                                                    |                8 |             28 |         3.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in_0                                                                                                                                                                                               | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_3                                                                                                                                                                                                    |                7 |             28 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup2                                                                                   |                                                                                                                                                                                                                                                                           |                8 |             28 |         3.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                           |                2 |             28 |        14.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN                                                                                                                                                                                                      |                7 |             28 |         4.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                             |                                                                                                                                                                                                                                                                           |                2 |             29 |        14.50 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                            |                4 |             29 |         7.25 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                     | main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                            |                6 |             30 |         5.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_1[0]                                                                                                                           | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |                7 |             30 |         4.29 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                5 |             30 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                | main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                            |                5 |             30 |         6.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               16 |             31 |         1.94 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/sts_received_i_reg_1                                                                                                                                            | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_3                                                                                                                                                                                                    |                8 |             31 |         3.88 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[5]                                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_6                                                                                                                                                                                                    |                9 |             31 |         3.44 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                                                                     | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               13 |             31 |         2.38 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                                                                                            | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_1[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                                            | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5][0]                                                                                                                                                                            | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                                            | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d12                                                                                                                                                                     | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                        |                4 |             32 |         8.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[39]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[29]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[27]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[24]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[33]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[3]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[44]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                            | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                        |                4 |             32 |         8.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[50]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[45]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[42]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[4]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[2]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[36]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[30]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                               | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[32]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[41]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[26]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[25]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[46]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                         | main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                   |               32 |             32 |         1.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[38]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[47]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[31]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[52]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[23]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[18]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[14]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[17]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[34]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               19 |             32 |         1.68 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[20]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[13]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[19]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[12]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[22]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[10]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[21]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[16]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[15]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[11]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                               | main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_rden__0                                                                                                                                                                                                       | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg_rden                                                                                                                                                                                                            | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[62]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[65]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                 | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_6                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[64]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[56]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               27 |             32 |         1.19 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[9]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               26 |             32 |         1.23 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[8]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[70]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[69]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[73]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[57]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[71]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[68]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[58]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[72]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[63]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               26 |             32 |         1.23 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[7]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[67]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[61]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[66]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[5]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[59]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[60]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[37]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[54]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[55]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[40]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[28]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[35]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[48]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[53]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               28 |             32 |         1.14 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[51]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[43]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[49]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                               | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_2[0]                                                                                                                                                                          | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                                                                            | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                | main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                            |               17 |             33 |         1.94 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                      |                                                                                                                                                                                                                                                                           |                9 |             34 |         3.78 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                              |                                                                                                                                                                                                                                                                           |                9 |             34 |         3.78 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                9 |             34 |         3.78 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                     |                                                                                                                                                                                                                                                                           |                9 |             34 |         3.78 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                      |                                                                                                                                                                                                                                                                           |                6 |             34 |         5.67 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                     | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                         |               11 |             34 |         3.09 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                      |                                                                                                                                                                                                                                                                           |               10 |             34 |         3.40 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                     |                                                                                                                                                                                                                                                                           |                9 |             34 |         3.78 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                              |                                                                                                                                                                                                                                                                           |                7 |             34 |         4.86 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                             |                                                                                                                                                                                                                                                                           |                9 |             34 |         3.78 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                8 |             34 |         4.25 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                             |                                                                                                                                                                                                                                                                           |                5 |             34 |         6.80 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                              |                                                                                                                                                                                                                                                                           |               10 |             34 |         3.40 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               13 |             35 |         2.69 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |               12 |             35 |         2.92 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                           |               11 |             36 |         3.27 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                      |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/swbd_aresetn[0]                                                                                                                                                                                                     |               12 |             36 |         3.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                              |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                      |                                                                                                                                                                                                                                                                           |               15 |             36 |         2.40 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                              |                                                                                                                                                                                                                                                                           |               12 |             36 |         3.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                           |               14 |             36 |         2.57 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                    |                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                           |               13 |             36 |         2.77 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_repN_3                                                                                                                                                                                                    |               10 |             36 |         3.60 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                6 |             37 |         6.17 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                              |                                                                                                                                                                                                                                                                           |               10 |             37 |         3.70 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                      |                                                                                                                                                                                                                                                                           |               10 |             37 |         3.70 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                6 |             37 |         6.17 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                             |                                                                                                                                                                                                                                                                           |                6 |             38 |         6.33 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                     |                                                                                                                                                                                                                                                                           |               14 |             38 |         2.71 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                             |                                                                                                                                                                                                                                                                           |                7 |             39 |         5.57 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                     |                                                                                                                                                                                                                                                                           |               14 |             40 |         2.86 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                7 |             42 |         6.00 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                7 |             42 |         6.00 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_cmd_10                                                                                                                                                                                                       | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               19 |             46 |         2.42 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/M00_ARESETN[0]                                                                                                                                                                                                     |               13 |             48 |         3.69 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs | main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/stim_on                                                                                                                                                                                                           | main_i/proc_sys_reset_rhs/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               19 |             48 |         2.53 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_reg_0[0]                                                                               | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                         |                8 |             52 |         6.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                                        | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                   |                9 |             59 |         6.56 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                              |               19 |             60 |         3.16 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |               26 |             60 |         2.31 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                                       | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                   |               17 |             60 |         3.53 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                    | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                 |               10 |             62 |         6.20 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/M00_ARESETN[0]                                                                                                                                                                                                     |               19 |             63 |         3.32 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                    | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/SR[0]                                                                                                                                                    |               12 |             63 |         5.25 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                               | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                       |               12 |             63 |         5.25 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               13 |             64 |         4.92 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               13 |             64 |         4.92 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               12 |             64 |         5.33 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                9 |             64 |         7.11 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                                | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                       |               13 |             64 |         4.92 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                9 |             64 |         7.11 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               12 |             64 |         5.33 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                |                                                                                                                                                                                                                                                                           |               12 |             64 |         5.33 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               10 |             65 |         6.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               11 |             65 |         5.91 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                        |                                                                                                                                                                                                                                                                           |               10 |             65 |         6.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                           |               10 |             65 |         6.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               13 |             65 |         5.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               13 |             65 |         5.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg16_out                                                                                                                                | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4[0]                                                                                                                                       |               13 |             66 |         5.08 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                    | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                       |               14 |             68 |         4.86 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                        |                                                                                                                                                                                                                                                                           |               11 |             68 |         6.18 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                      |                                                                                                                                                                                                                                                                           |               11 |             68 |         6.18 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       | main_i/proc_sys_reset_250M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                       |               19 |             70 |         3.68 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               12 |             71 |         5.92 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               11 |             71 |         6.45 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               11 |             71 |         6.45 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               12 |             71 |         5.92 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                           |               11 |             72 |         6.55 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       | main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/M01_ARESETN[0]                                                                                                                                                                                                      |               22 |             72 |         3.27 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                    |                                                                                                                                                                                                                                                                           |               14 |             72 |         5.14 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                         | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |               20 |             73 |         3.65 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                               | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               20 |             73 |         3.65 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               10 |             73 |         7.30 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               10 |             73 |         7.30 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               14 |             76 |         5.43 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                                           |                5 |             76 |        15.20 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                         | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |               11 |             76 |         6.91 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               14 |             76 |         5.43 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               15 |             77 |         5.13 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               14 |             77 |         5.50 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                     | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |               13 |             78 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                 | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |               13 |             78 |         6.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                           | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1__1_n_0                                                                                                                                                      |                6 |             79 |        13.17 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                           |               14 |             86 |         6.14 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                        |                                                                                                                                                                                                                                                                           |               14 |             86 |         6.14 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               17 |             86 |         5.06 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               12 |             87 |         7.25 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                            | main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                |               20 |             91 |         4.55 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               13 |             94 |         7.23 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state[6]_i_1_n_0                                                                                                                                                                                | main_i/proc_sys_reset_rhd/U0/peripheral_aresetn[0]                                                                                                                                                                                                                        |               39 |             95 |         2.44 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | main_i/slave_smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               11 |            121 |        11.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               12 |            121 |        10.08 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | main_i/slave_smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               12 |            121 |        10.08 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               19 |            131 |         6.89 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               18 |            131 |         7.28 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                           |                9 |            136 |        15.11 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                           |                9 |            136 |        15.11 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                           |                9 |            136 |        15.11 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |               12 |            141 |        11.75 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                           |                9 |            144 |        16.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                           |                9 |            144 |        16.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               20 |            145 |         7.25 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |               13 |            145 |        11.15 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               20 |            145 |         7.25 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               41 |            146 |         3.56 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_1[0]                                                                                     | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit20_out                                                                                                                                                                                      |               39 |            149 |         3.82 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                 | main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit20_out                                                                                                                                                                                      |               40 |            149 |         3.72 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |               14 |            151 |        10.79 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |               14 |            154 |        11.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |               15 |            154 |        10.27 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                                           |               11 |            176 |        16.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                                           |               11 |            176 |        16.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                                           |               11 |            176 |        16.00 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                                           |               12 |            184 |        15.33 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  | main_i/slave_smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                                           |               12 |            184 |        15.33 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 | main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               60 |            190 |         3.17 |
|  main_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |              117 |            353 |         3.02 |
|  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd | main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |              428 |           1024 |         2.39 |
|  main_i/clk_wiz_dma/inst/clk_dma_250M                  |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |              279 |           1173 |         4.20 |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


