****************************************
Report : clock timing
        -type skew
        -nworst 1
        -setup
Design : vga_enh_top
Version: S-2021.06-SP5
Date   : Mon Nov  6 13:54:10 2023
****************************************

  Mode: func
  Clock: MY_CLK

  Clock Pin                                          Latency      Skew             Corner
---------------------------------------------------------------------------------------------------
  line_fifo_wptr_reg_6_/CLK                             0.54              rp-+       slow
  clk_gate_ml_635/latch/CLK                             0.10      0.44    fpi+       slow

---------------------------------------------------------------------------------------------------
1
