

================================================================
== Vivado HLS Report for 'subconv_3x3_4_no_rel'
================================================================
* Date:           Sat Dec 15 03:40:54 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  117697|  117697|  117697|  117697|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  117696|  117696|      1226|          -|          -|    96|    no    |
        | + Loop 1.1              |    1224|    1224|       306|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |     304|     304|        76|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     714|    494|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     227|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     941|    622|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_2_fu_486_p2              |     *    |      0|   0|  62|           8|           8|
    |co_3_fu_220_p2                  |     +    |      0|  26|  12|           7|           1|
    |h_3_fu_338_p2                   |     +    |      0|  14|   9|           3|           1|
    |m_3_fu_350_p2                   |     +    |      0|  11|   8|           2|           1|
    |n_3_fu_431_p2                   |     +    |      0|  11|   8|           2|           1|
    |p_Val2_17_fu_716_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_20_fu_512_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_22_fu_546_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_730_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp2_fu_365_p2                  |     +    |      0|  11|   8|           2|           2|
    |tmp3_fu_451_p2                  |     +    |      0|  11|   8|           2|           2|
    |tmp_41_fu_375_p2                |     +    |      0|  14|   9|           3|           3|
    |tmp_44_fu_461_p2                |     +    |      0|  14|   9|           3|           3|
    |tmp_58_fu_301_p2                |     +    |      0|  41|  17|          12|          12|
    |tmp_61_fu_795_p2                |     +    |      0|  44|  18|          13|          13|
    |tmp_62_fu_360_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_65_fu_394_p2                |     +    |      0|  41|  17|          12|          12|
    |tmp_68_fu_441_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_69_fu_471_p2                |     +    |      0|  44|  18|          13|          13|
    |w_3_fu_805_p2                   |     +    |      0|  14|   9|           3|           1|
    |tmp_55_fu_259_p2                |     -    |      0|  38|  16|          11|          11|
    |tmp_57_fu_281_p2                |     -    |      0|  35|  15|          10|          10|
    |tmp_60_fu_326_p2                |     -    |      0|  44|  18|          13|          13|
    |tmp_64_fu_386_p2                |     -    |      0|  38|  16|          11|          11|
    |tmp_67_fu_419_p2                |     -    |      0|  44|  18|          13|          13|
    |brmerge40_demorgan_i_fu_651_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_566_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_645_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_624_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_612_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_3_fu_749_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_668_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_589_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_594_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond1_fu_291_p2             |   icmp   |      0|   0|   1|           3|           3|
    |exitcond2_fu_332_p2             |   icmp   |      0|   0|   1|           3|           3|
    |exitcond3_fu_344_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond9_fu_214_p2             |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_425_p2              |   icmp   |      0|   0|   1|           2|           2|
    |brmerge9_fu_763_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i3_fu_635_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_673_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_656_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_679_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_683_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_617_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_599_p3         |  select  |      0|   0|   2|           1|           1|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_24_mux_fu_688_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_31_fu_694_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_775_p3            |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_768_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_700_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_754_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_758_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_629_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp4_fu_662_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_38_fu_744_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_48_fu_560_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_49_fu_606_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_51_fu_640_p2                |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 714| 494|         256|         292|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |co_reg_133         |   9|          2|    7|         14|
    |h_reg_144          |   9|          2|    3|          6|
    |m_reg_180          |   9|          2|    2|          4|
    |n_reg_203          |   9|          2|    2|          4|
    |p_Val2_19_reg_191  |   9|          2|    8|         16|
    |p_Val2_s_reg_168   |   9|          2|    8|         16|
    |w_reg_156          |   9|          2|    3|          6|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 128|         30|   34|         82|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  15|   0|   15|          0|
    |bias_V_addr_reg_830           |   7|   0|    7|          0|
    |brmerge40_demorgan_i_reg_970  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_980         |   1|   0|    1|          0|
    |carry_reg_947                 |   1|   0|    1|          0|
    |co_3_reg_814                  |   7|   0|    7|          0|
    |co_reg_133                    |   7|   0|    7|          0|
    |h_reg_144                     |   3|   0|    3|          0|
    |input_V_load_reg_908          |   8|   0|    8|          0|
    |isneg_reg_990                 |   1|   0|    1|          0|
    |m_3_reg_854                   |   2|   0|    2|          0|
    |m_reg_180                     |   2|   0|    2|          0|
    |n_3_reg_883                   |   2|   0|    2|          0|
    |n_reg_203                     |   2|   0|    2|          0|
    |newsignbit_3_reg_1003         |   1|   0|    1|          0|
    |newsignbit_reg_941            |   1|   0|    1|          0|
    |p_38_i_i_reg_960              |   1|   0|    1|          0|
    |p_Val2_19_reg_191             |   8|   0|    8|          0|
    |p_Val2_20_reg_923             |  16|   0|   16|          0|
    |p_Val2_22_reg_935             |   8|   0|    8|          0|
    |p_Val2_2_reg_913              |  16|   0|   16|          0|
    |p_Val2_s_reg_168              |   8|   0|    8|          0|
    |result_V_reg_997              |   8|   0|    8|          0|
    |signbit_reg_928               |   1|   0|    1|          0|
    |tmp_41_reg_865                |   3|   0|    3|          0|
    |tmp_50_reg_954                |   2|   0|    2|          0|
    |tmp_51_reg_965                |   1|   0|    1|          0|
    |tmp_60_reg_838                |  12|   0|   13|          1|
    |tmp_62_cast_reg_819           |  11|   0|   12|          1|
    |tmp_62_reg_859                |  11|   0|   11|          0|
    |tmp_64_cast_reg_825           |  11|   0|   11|          0|
    |tmp_64_reg_870                |  11|   0|   11|          0|
    |tmp_67_reg_875                |  12|   0|   13|          1|
    |tmp_69_reg_893                |  13|   0|   13|          0|
    |tmp_71_reg_918                |   1|   0|    1|          0|
    |underflow_reg_975             |   1|   0|    1|          0|
    |w_reg_156                     |   3|   0|    3|          0|
    |weight_V_load_reg_903         |   8|   0|    8|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 227|   0|  230|          3|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|input_V_address0   | out |   12|  ap_memory |        input_V       |     array    |
|input_V_ce0        | out |    1|  ap_memory |        input_V       |     array    |
|input_V_q0         |  in |    8|  ap_memory |        input_V       |     array    |
|weight_V_address0  | out |   10|  ap_memory |       weight_V       |     array    |
|weight_V_ce0       | out |    1|  ap_memory |       weight_V       |     array    |
|weight_V_q0        |  in |    8|  ap_memory |       weight_V       |     array    |
|bias_V_address0    | out |    7|  ap_memory |        bias_V        |     array    |
|bias_V_ce0         | out |    1|  ap_memory |        bias_V        |     array    |
|bias_V_q0          |  in |    8|  ap_memory |        bias_V        |     array    |
|output_V_address0  | out |   12|  ap_memory |       output_V       |     array    |
|output_V_ce0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_we0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d0        | out |    8|  ap_memory |       output_V       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

