  set_property -dict [ list \
CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {165} \
CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {4.4594595} \
CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {4.4594595} \
CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {16.5} \
CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {666.66} \
CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {132} \
CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ {6} \
CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ {1} \
CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ {19} \
CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {132} \
CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {4} \
CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {41} \
CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {APLL} \
CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {165} \
CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {APLL} \
CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {21} \
CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {RPLL} \
CONFIG.PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ {28} \
CONFIG.PSU__CRL_APB__AMS_REF_CTRL__SRCSEL {RPLL} \
CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ {50} \
CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {110} \
CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {RPLL} \
CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ {18} \
CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {21} \
CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {RPLL} \
CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ {18} \
CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ {18} \
CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ {18} \
CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {18} \
CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {28} \
CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {RPLL} \
CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {18} \
CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {28} \
CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {RPLL} \
CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {132} \
CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {RPLL} \
CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL {RPLL} \
CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {18} \
CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {DPLL} \
CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {125} \
CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL {IOPLL} \
CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ {400} \
CONFIG.PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ {400} \
CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {83} \
CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ {55} \
CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL {IOPLL} \
CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {55} \
CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {28} \
CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {RPLL} \
CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {28} \
CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {4} \
CONFIG.PSU__CRYSTAL__PERIPHERAL__FREQMHZ {33.33333333} \
   ] [get_bd_cells zynq_ultra_ps_e_0]

  save_bd_design
