/* Generated by Yosys 0.16 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_fpu.v:9402.1-9502.10" *)
module \$paramod$04267e077f4188306dfce04f89fb091e748a0b8b\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:9416.13-9416.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9422.27-9422.34" *)
  input [156:0] data_in;
  wire [156:0] data_in;
  (* src = "Vortex_axi_fpu.v:9424.28-9424.36" *)
  output [156:0] data_out;
  wire [156:0] data_out;
  (* src = "Vortex_axi_fpu.v:9420.13-9420.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:9465.34-9465.41" *)
  reg [155:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_fpu.v:9467.24-9467.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_fpu.v:9418.13-9418.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9478.5-9482.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[155:0];
  (* src = "Vortex_axi_fpu.v:9469.5-9476.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[156];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_opgroup_fmt_slice_970CB_15734" *)
(* src = "Vortex_axi_fpu.v:20191.1-20534.10" *)
module \$paramod$0830faa5bf97cbec9fdaeb8ea7b6ee1a71ac720d\fpnew_opgroup_fmt_slice_970CB_15734 (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, out_valid_o, out_ready_i, busy_o);
  (* src = "Vortex_axi_fpu.v:20292.14-20292.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:20252.13-20252.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:20284.14-20284.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:20277.13-20277.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:20366.27-20366.36" *)
  wire [31:0] \gen_num_lanes[0].active_lane.op_result ;
  (* src = "Vortex_axi_fpu.v:20368.16-20368.25" *)
  wire [4:0] \gen_num_lanes[0].active_lane.op_status ;
  (* src = "Vortex_axi_fpu.v:20275.14-20275.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:20273.13-20273.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:20258.34-20258.44" *)
  input [2:0] is_boxed_i;
  wire [2:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:20336.25-20336.39" *)
  (* unused_bits = "0" *)
  wire lane_vectorial;
  (* src = "Vortex_axi_fpu.v:20265.19-20265.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:20267.13-20267.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:20256.44-20256.54" *)
  input [95:0] operands_i;
  wire [95:0] operands_i;
  (* src = "Vortex_axi_fpu.v:20290.13-20290.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:20288.14-20288.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:20279.28-20279.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:20261.19-20261.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:20254.13-20254.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:20282.19-20282.27" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:20271.50-20271.55" *)
  input [4:0] tag_i;
  wire [4:0] tag_i;
  (* src = "Vortex_axi_fpu.v:20286.51-20286.56" *)
  output [4:0] tag_o;
  wire [4:0] tag_o;
  (* src = "Vortex_axi_fpu.v:20269.13-20269.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  assign result_o = out_valid_o ? (* src = "Vortex_axi_fpu.v:20459.28-20459.91" *) \gen_num_lanes[0].active_lane.op_result  : { extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o };
  assign status_o = out_valid_o ? (* src = "Vortex_axi_fpu.v:20461.40-20461.86" *) \gen_num_lanes[0].active_lane.op_status  : 5'h00;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:20392.8-20413.7" *)
  \$paramod$4c9139b366444bdf76a9e75eb2541bcf44fbd1d0\fpnew_fma_1D182_0A4E9  \gen_num_lanes[0].active_lane.lane_instance.i_fma  (
    .aux_i(1'h0),
    .aux_o(lane_vectorial),
    .busy_o(busy_o),
    .clk_i(clk_i),
    .extension_bit_o(extension_bit_o),
    .flush_i(flush_i),
    .in_ready_o(in_ready_o),
    .in_valid_i(in_valid_i),
    .is_boxed_i(is_boxed_i),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i),
    .out_ready_i(out_ready_i),
    .out_valid_o(out_valid_o),
    .result_o(\gen_num_lanes[0].active_lane.op_result ),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .status_o(\gen_num_lanes[0].active_lane.op_status ),
    .tag_i(tag_i),
    .tag_o(tag_o)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_flush_ctrl" *)
(* src = "Vortex_axi_fpu.v:12474.1-12521.10" *)
module \$paramod$0a47174bd914a4be199393abae33c1b7de4ee4e5\VX_flush_ctrl (clk, reset, addr_out, valid_out);
  (* src = "Vortex_axi_fpu.v:12515.18-12515.31" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0_;
  (* src = "Vortex_axi_fpu.v:12511.9-12511.85" *)
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "Vortex_axi_fpu.v:12491.73-12491.81" *)
  output [7:0] addr_out;
  reg [7:0] addr_out;
  (* src = "Vortex_axi_fpu.v:12487.13-12487.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:12489.13-12489.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:12493.14-12493.23" *)
  output valid_out;
  reg valid_out;
  assign _0_ = addr_out + (* src = "Vortex_axi_fpu.v:12515.18-12515.31" *) 32'd1;
  (* src = "Vortex_axi_fpu.v:12499.2-12516.7" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h1;
    else valid_out <= _3_;
  (* src = "Vortex_axi_fpu.v:12499.2-12516.7" *)
  always @(posedge clk)
    if (reset) addr_out <= 8'h00;
    else if (valid_out) addr_out <= _0_[7:0];
  assign _1_ = addr_out == (* src = "Vortex_axi_fpu.v:12511.9-12511.85" *) 8'hff;
  assign _2_ = _1_ ? (* src = "Vortex_axi_fpu.v:12511.9-12511.85|Vortex_axi_fpu.v:12511.5-12513.24" *) 1'h0 : 1'h1;
  assign _3_ = valid_out ? (* src = "Vortex_axi_fpu.v:12509.8-12509.20|Vortex_axi_fpu.v:12509.4-12516.7" *) _2_ : 1'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_stream_demux" *)
(* src = "Vortex_axi_fpu.v:9503.1-9589.10" *)
module \$paramod$0a7282194623f4482ece2f54584a7653b4ed0ab6\VX_stream_demux (clk, reset, sel_in, valid_in, data_in, ready_in, valid_out, data_out, ready_out);
  (* src = "Vortex_axi_fpu.v:9552.5-9557.8" *)
  wire [1:0] _00_;
  (* src = "Vortex_axi_fpu.v:9552.5-9557.8" *)
  wire [1:0] _01_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _02_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _03_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _04_;
  (* src = "Vortex_axi_fpu.v:9525.13-9525.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9533.37-9533.44" *)
  input [564:0] data_in;
  wire [564:0] data_in;
  (* src = "Vortex_axi_fpu.v:9539.51-9539.59" *)
  output [1129:0] data_out;
  wire [1129:0] data_out;
  (* src = "Vortex_axi_fpu.v:9550.27-9550.39" *)
  wire [1:0] \genblk1.genblk1[0].ready_in_sel ;
  (* src = "Vortex_axi_fpu.v:9548.26-9548.38" *)
  wire [1:0] \genblk1.genblk1[0].valid_in_sel ;
  (* src = "Vortex_axi_fpu.v:9535.28-9535.36" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:9541.40-9541.49" *)
  input [1:0] ready_out;
  wire [1:0] ready_out;
  (* src = "Vortex_axi_fpu.v:9527.13-9527.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9529.44-9529.50" *)
  input sel_in;
  wire sel_in;
  (* src = "Vortex_axi_fpu.v:9531.27-9531.35" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:9537.41-9537.50" *)
  output [1:0] valid_out;
  wire [1:0] valid_out;
  assign _02_ = 2'h0 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _04_;
  assign _03_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, sel_in });
  assign _04_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _01_;
  assign \genblk1.genblk1[0].valid_in_sel  = _02_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _00_;
  assign _01_ = $signed(_03_) < 0 ? 1'h1 << - _03_ : 1'h1 >> _03_;
  assign _00_ = $signed(_03_) < 0 ? valid_in << - _03_ : valid_in >> _03_;
  wire [1:0] _12_ = \genblk1.genblk1[0].ready_in_sel ;
  assign ready_in = _12_[sel_in +: 1];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:9567.8-9576.7" *)
  \$paramod$4f0432a62e85ca8c1c58195fa5145bbd5b834afd\VX_skid_buffer  \genblk1.genblk1[0].genblk1[0].out_buffer  (
    .clk(clk),
    .data_in(data_in),
    .data_out(data_out[564:0]),
    .ready_in(\genblk1.genblk1[0].ready_in_sel [0]),
    .ready_out(ready_out[0]),
    .reset(reset),
    .valid_in(\genblk1.genblk1[0].valid_in_sel [0]),
    .valid_out(valid_out[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:9567.8-9576.7" *)
  \$paramod$4f0432a62e85ca8c1c58195fa5145bbd5b834afd\VX_skid_buffer  \genblk1.genblk1[0].genblk1[1].out_buffer  (
    .clk(clk),
    .data_in(data_in),
    .data_out(data_out[1129:565]),
    .ready_in(\genblk1.genblk1[0].ready_in_sel [1]),
    .ready_out(ready_out[1]),
    .reset(reset),
    .valid_in(\genblk1.genblk1[0].valid_in_sel [1]),
    .valid_out(valid_out[1])
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_tag_access" *)
(* src = "Vortex_axi_fpu.v:14872.1-14937.10" *)
module \$paramod$0d670b08f01a08283f4e8757006f1daf9c57fbd7\VX_tag_access (clk, reset, req_id, stall, lookup, addr, fill, flush, tag_match);
  (* src = "Vortex_axi_fpu.v:14936.36-14936.56" *)
  wire _0_;
  (* src = "Vortex_axi_fpu.v:14932.11-14932.17" *)
  wire _1_;
  (* src = "Vortex_axi_fpu.v:14931.9-14931.22" *)
  wire _2_;
  (* src = "Vortex_axi_fpu.v:14908.74-14908.78" *)
  input [24:0] addr;
  wire [24:0] addr;
  (* src = "Vortex_axi_fpu.v:14898.13-14898.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:14910.13-14910.17" *)
  input fill;
  wire fill;
  (* src = "Vortex_axi_fpu.v:14912.13-14912.18" *)
  input flush;
  wire flush;
  (* src = "Vortex_axi_fpu.v:14906.13-14906.19" *)
  input lookup;
  wire lookup;
  (* src = "Vortex_axi_fpu.v:14916.229-14916.237" *)
  wire [17:0] read_tag;
  (* src = "Vortex_axi_fpu.v:14918.7-14918.17" *)
  wire read_valid;
  (* src = "Vortex_axi_fpu.v:14902.20-14902.26" *)
  input [43:0] req_id;
  wire [43:0] req_id;
  (* src = "Vortex_axi_fpu.v:14900.13-14900.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:14904.13-14904.18" *)
  input stall;
  wire stall;
  (* src = "Vortex_axi_fpu.v:14914.14-14914.23" *)
  output tag_match;
  wire tag_match;
  assign _0_ = addr[24:7] == (* src = "Vortex_axi_fpu.v:14936.36-14936.56" *) read_tag;
  assign tag_match = read_valid && (* src = "Vortex_axi_fpu.v:14936.21-14936.57" *) _0_;
  assign _1_ = ! (* src = "Vortex_axi_fpu.v:14932.11-14932.17" *) flush;
  assign _2_ = fill || (* src = "Vortex_axi_fpu.v:14931.9-14931.22" *) flush;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14928.4-14934.3" *)
  \$paramod$6110f831440f5c6a6edf37279e451953f4f3c838\VX_sp_ram  tag_store (
    .addr(addr[6:0]),
    .clk(clk),
    .rdata({ read_valid, read_tag }),
    .wdata({ _1_, addr[24:7] }),
    .wren(_2_)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_elastic_buffer" *)
(* src = "Vortex_axi_fpu.v:10617.1-10707.10" *)
module \$paramod$0e12e54634d04a23c91f7f89f9bb335a68347b16\VX_elastic_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:10636.13-10636.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10644.27-10644.34" *)
  input [112:0] data_in;
  wire [112:0] data_in;
  (* src = "Vortex_axi_fpu.v:10646.28-10646.36" *)
  output [112:0] data_out;
  wire [112:0] data_out;
  (* src = "Vortex_axi_fpu.v:10642.14-10642.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:10648.13-10648.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:10638.13-10638.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:10640.13-10640.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:10650.14-10650.23" *)
  output valid_out;
  wire valid_out;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:10666.6-10675.5" *)
  \$paramod$3ff52104c460a2cbf5cd9a1745f24727acfce1e3\VX_skid_buffer  \genblk1.genblk1.queue  (
    .clk(clk),
    .data_in(data_in),
    .data_out(data_out),
    .ready_in(ready_in),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(valid_in),
    .valid_out(valid_out)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_fpu.v:9402.1-9502.10" *)
module \$paramod$13c7502d4930f69dff13872c76ab7bad8e0fbf18\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:9416.13-9416.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9422.27-9422.34" *)
  input [189:0] data_in;
  wire [189:0] data_in;
  (* src = "Vortex_axi_fpu.v:9424.28-9424.36" *)
  output [189:0] data_out;
  wire [189:0] data_out;
  (* src = "Vortex_axi_fpu.v:9420.13-9420.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:9465.34-9465.41" *)
  reg [188:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_fpu.v:9467.24-9467.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_fpu.v:9418.13-9418.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9478.5-9482.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[188:0];
  (* src = "Vortex_axi_fpu.v:9469.5-9476.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[189];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_opgroup_fmt_slice_970CB_15734" *)
(* src = "Vortex_axi_fpu.v:20191.1-20534.10" *)
module \$paramod$1479392af717465cbec2280c9096adbdf477c578\fpnew_opgroup_fmt_slice_970CB_15734 (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, out_valid_o, out_ready_i, busy_o);
  (* src = "Vortex_axi_fpu.v:20481.28-20481.76" *)
  wire _00_;
  (* src = "Vortex_axi_fpu.v:20481.82-20481.130" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:20481.137-20481.185" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:20481.192-20481.240" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:20483.513-20483.561" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:20483.407-20483.455" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:20483.301-20483.349" *)
  wire _06_;
  (* src = "Vortex_axi_fpu.v:20483.195-20483.243" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:20481.27-20481.131" *)
  wire _08_;
  (* src = "Vortex_axi_fpu.v:20481.26-20481.186" *)
  wire _09_;
  (* src = "Vortex_axi_fpu.v:20292.14-20292.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:20252.13-20252.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:20284.14-20284.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:20277.13-20277.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:20366.27-20366.36" *)
  wire [31:0] \gen_num_lanes[0].active_lane.op_result ;
  (* src = "Vortex_axi_fpu.v:20368.16-20368.25" *)
  wire [4:0] \gen_num_lanes[0].active_lane.op_status ;
  (* src = "Vortex_axi_fpu.v:20355.26-20355.38" *)
  wire [31:0] \gen_num_lanes[0].local_result ;
  (* src = "Vortex_axi_fpu.v:20357.9-20357.19" *)
  wire \gen_num_lanes[0].local_sign ;
  (* src = "Vortex_axi_fpu.v:20275.14-20275.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:20273.13-20273.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:20258.34-20258.44" *)
  input [1:0] is_boxed_i;
  wire [1:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:20332.32-20332.47" *)
  wire [9:0] lane_class_mask;
  (* src = "Vortex_axi_fpu.v:20338.25-20338.38" *)
  wire lane_is_class;
  (* src = "Vortex_axi_fpu.v:20336.25-20336.39" *)
  wire lane_vectorial;
  (* src = "Vortex_axi_fpu.v:20265.19-20265.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:20267.13-20267.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:20256.44-20256.54" *)
  input [63:0] operands_i;
  wire [63:0] operands_i;
  (* src = "Vortex_axi_fpu.v:20290.13-20290.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:20288.14-20288.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:20279.28-20279.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:20261.19-20261.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:20254.13-20254.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:20324.21-20324.39" *)
  wire [31:0] slice_class_result;
  (* src = "Vortex_axi_fpu.v:20325.21-20325.43" *)
  wire [31:0] slice_vec_class_result;
  (* src = "Vortex_axi_fpu.v:20282.19-20282.27" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:20271.50-20271.55" *)
  input [4:0] tag_i;
  wire [4:0] tag_i;
  (* src = "Vortex_axi_fpu.v:20286.51-20286.56" *)
  output [4:0] tag_o;
  wire [4:0] tag_o;
  (* src = "Vortex_axi_fpu.v:20269.13-20269.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  assign _02_ = lane_class_mask == (* src = "Vortex_axi_fpu.v:20481.137-20481.185" *) 10'h004;
  assign _03_ = lane_class_mask == (* src = "Vortex_axi_fpu.v:20481.192-20481.240" *) 10'h008;
  assign _04_ = lane_class_mask == (* src = "Vortex_axi_fpu.v:20483.513-20483.561" *) 10'h080;
  assign _00_ = lane_class_mask == (* src = "Vortex_axi_fpu.v:20483.567-20483.615" *) 10'h001;
  assign _05_ = lane_class_mask == (* src = "Vortex_axi_fpu.v:20483.407-20483.455" *) 10'h040;
  assign _01_ = lane_class_mask == (* src = "Vortex_axi_fpu.v:20483.461-20483.509" *) 10'h002;
  assign _06_ = lane_class_mask == (* src = "Vortex_axi_fpu.v:20483.301-20483.349" *) 10'h020;
  assign _07_ = lane_class_mask == (* src = "Vortex_axi_fpu.v:20483.195-20483.243" *) 10'h010;
  assign slice_vec_class_result[4] = lane_class_mask == (* src = "Vortex_axi_fpu.v:20483.144-20483.192" *) 10'h100;
  assign slice_vec_class_result[5] = lane_class_mask == (* src = "Vortex_axi_fpu.v:20483.94-20483.142" *) 10'h200;
  assign _08_ = _00_ || (* src = "Vortex_axi_fpu.v:20481.27-20481.131" *) _01_;
  assign _09_ = _08_ || (* src = "Vortex_axi_fpu.v:20481.26-20481.186" *) _02_;
  assign \gen_num_lanes[0].local_sign  = _09_ || (* src = "Vortex_axi_fpu.v:20481.25-20481.241" *) _03_;
  assign slice_vec_class_result[0] = _04_ || (* src = "Vortex_axi_fpu.v:20483.512-20483.616" *) _00_;
  assign slice_vec_class_result[1] = _05_ || (* src = "Vortex_axi_fpu.v:20483.406-20483.510" *) _01_;
  assign slice_vec_class_result[2] = _06_ || (* src = "Vortex_axi_fpu.v:20483.300-20483.404" *) _02_;
  assign slice_vec_class_result[3] = _07_ || (* src = "Vortex_axi_fpu.v:20483.194-20483.298" *) _03_;
  assign slice_vec_class_result[6] = ~ (* src = "Vortex_axi_fpu.v:20483.81-20483.92" *) \gen_num_lanes[0].local_sign ;
  assign \gen_num_lanes[0].local_result  = out_valid_o ? (* src = "Vortex_axi_fpu.v:20459.28-20459.91" *) \gen_num_lanes[0].active_lane.op_result  : { extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o };
  assign status_o = out_valid_o ? (* src = "Vortex_axi_fpu.v:20461.40-20461.86" *) \gen_num_lanes[0].active_lane.op_status  : 5'h00;
  assign slice_class_result = lane_vectorial ? (* src = "Vortex_axi_fpu.v:20503.31-20503.97" *) { 24'h000000, \gen_num_lanes[0].local_sign , slice_vec_class_result[6:0] } : { 22'h000000, lane_class_mask };
  assign result_o = lane_is_class ? (* src = "Vortex_axi_fpu.v:20505.21-20505.80" *) slice_class_result : \gen_num_lanes[0].local_result ;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:20429.8-20452.7" *)
  \$paramod$4c6b53d7ef371134e10b2ba87cf64476824237fe\fpnew_noncomp_546BA_F0963  \gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp  (
    .aux_i(1'h0),
    .aux_o(lane_vectorial),
    .busy_o(busy_o),
    .class_mask_o(lane_class_mask),
    .clk_i(clk_i),
    .extension_bit_o(extension_bit_o),
    .flush_i(flush_i),
    .in_ready_o(in_ready_o),
    .in_valid_i(in_valid_i),
    .is_boxed_i(is_boxed_i),
    .is_class_o(lane_is_class),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i),
    .out_ready_i(out_ready_i),
    .out_valid_o(out_valid_o),
    .result_o(\gen_num_lanes[0].active_lane.op_result ),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .status_o(\gen_num_lanes[0].active_lane.op_status ),
    .tag_i(tag_i),
    .tag_o(tag_o)
  );
  assign slice_vec_class_result[31:7] = { 24'h000000, \gen_num_lanes[0].local_sign  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_cast_multi_35196_62023" *)
(* src = "Vortex_axi_fpu.v:24172.1-25597.10" *)
module \$paramod$152f5ff496659f877ffee36e9ebace0b40099752\fpnew_cast_multi_35196_62023 (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, src_fmt_i, dst_fmt_i, int_fmt_i, tag_i, aux_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, aux_o, out_valid_o
, out_ready_i, busy_o);
  (* src = "Vortex_axi_fpu.v:25138.2-25195.5" *)
  wire [31:0] _000_;
  (* src = "Vortex_axi_fpu.v:24520.4-24527.120" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:24520.4-24527.120" *)
  wire _002_;
  (* src = "Vortex_axi_fpu.v:24945.4-24952.120" *)
  wire _003_;
  (* src = "Vortex_axi_fpu.v:24945.4-24952.120" *)
  wire _004_;
  (* src = "Vortex_axi_fpu.v:25524.4-25531.120" *)
  wire _005_;
  (* src = "Vortex_axi_fpu.v:25138.2-25195.5" *)
  wire [5:0] _006_;
  (* src = "Vortex_axi_fpu.v:25138.2-25195.5" *)
  wire [8:0] _007_;
  (* src = "Vortex_axi_fpu.v:25138.2-25195.5" *)
  wire [31:0] _008_;
  (* src = "Vortex_axi_fpu.v:25138.2-25195.5" *)
  wire _009_;
  (* src = "Vortex_axi_fpu.v:25138.2-25195.5" *)
  wire [64:0] _010_;
  (* src = "Vortex_axi_fpu.v:25138.2-25195.5" *)
  wire [5:0] _011_;
  (* src = "Vortex_axi_fpu.v:25138.2-25195.5" *)
  wire [8:0] _012_;
  (* src = "Vortex_axi_fpu.v:25138.2-25195.5" *)
  wire _013_;
  (* src = "Vortex_axi_fpu.v:25138.2-25195.5" *)
  wire [5:0] _014_;
  (* src = "Vortex_axi_fpu.v:25138.2-25195.5" *)
  wire [8:0] _015_;
  (* src = "Vortex_axi_fpu.v:25138.2-25195.5" *)
  wire [5:0] _016_;
  (* src = "Vortex_axi_fpu.v:25138.2-25195.5" *)
  wire [5:0] _017_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _018_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _019_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _020_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _021_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _022_;
  (* src = "Vortex_axi_fpu.v:24366.47-24366.68" *)
  wire [31:0] _023_;
  (* src = "Vortex_axi_fpu.v:24372.47-24372.68" *)
  wire [31:0] _024_;
  (* src = "Vortex_axi_fpu.v:24761.60-24761.81" *)
  wire [31:0] _025_;
  (* src = "Vortex_axi_fpu.v:24761.60-24761.81" *)
  wire [31:0] _026_;
  (* src = "Vortex_axi_fpu.v:24767.45-24767.64" *)
  wire [31:0] _027_;
  (* src = "Vortex_axi_fpu.v:24802.35-24802.58" *)
  wire [8:0] _028_;
  (* src = "Vortex_axi_fpu.v:24810.27-24810.73" *)
  (* unused_bits = "9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _029_;
  (* src = "Vortex_axi_fpu.v:25156.31-25156.80" *)
  wire [31:0] _030_;
  (* src = "Vortex_axi_fpu.v:25183.31-25183.47" *)
  wire [31:0] _031_;
  (* src = "Vortex_axi_fpu.v:25191.31-25191.47" *)
  wire [31:0] _032_;
  (* src = "Vortex_axi_fpu.v:25191.30-25191.81" *)
  (* unused_bits = "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _033_;
  (* src = "Vortex_axi_fpu.v:25314.62-25314.91" *)
  wire _034_;
  (* src = "Vortex_axi_fpu.v:25430.96-25430.120" *)
  wire _035_;
  (* src = "Vortex_axi_fpu.v:25430.95-25430.145" *)
  wire _036_;
  (* src = "Vortex_axi_fpu.v:25449.49-25449.96" *)
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  (* src = "Vortex_axi_fpu.v:25156.8-25156.81" *)
  wire _043_;
  (* src = "Vortex_axi_fpu.v:25171.9-25171.80" *)
  wire _044_;
  (* src = "Vortex_axi_fpu.v:25179.41-25179.102" *)
  wire _045_;
  (* src = "Vortex_axi_fpu.v:25171.86-25171.112" *)
  wire _046_;
  (* src = "Vortex_axi_fpu.v:25179.13-25179.103" *)
  wire _047_;
  (* src = "Vortex_axi_fpu.v:25412.10-25412.36" *)
  wire _048_;
  (* src = "Vortex_axi_fpu.v:25412.26-25412.36" *)
  wire _049_;
  (* src = "Vortex_axi_fpu.v:25171.8-25171.113" *)
  wire _050_;
  (* src = "Vortex_axi_fpu.v:25162.13-25162.29" *)
  wire _051_;
  (* src = "Vortex_axi_fpu.v:25179.14-25179.35" *)
  wire _052_;
  (* src = "Vortex_axi_fpu.v:25187.13-25187.73" *)
  wire _053_;
  (* src = "Vortex_axi_fpu.v:24366.48-24366.62" *)
  wire [31:0] _054_;
  (* src = "Vortex_axi_fpu.v:24761.61-24761.75" *)
  wire [31:0] _055_;
  (* src = "Vortex_axi_fpu.v:24761.61-24761.75" *)
  wire [31:0] _056_;
  (* src = "Vortex_axi_fpu.v:24745.46-24745.56" *)
  wire [31:0] _057_;
  (* src = "Vortex_axi_fpu.v:25179.62-25179.102" *)
  wire [31:0] _058_;
  (* src = "Vortex_axi_fpu.v:25338.53-25338.65" *)
  wire [31:0] _059_;
  (* src = "Vortex_axi_fpu.v:24518.55-24518.79" *)
  wire _060_;
  (* src = "Vortex_axi_fpu.v:24518.55-24518.79" *)
  wire _061_;
  (* src = "Vortex_axi_fpu.v:24727.116-24727.125" *)
  wire _062_;
  (* src = "Vortex_axi_fpu.v:24943.55-24943.79" *)
  wire _063_;
  (* src = "Vortex_axi_fpu.v:24943.55-24943.79" *)
  wire _064_;
  (* src = "Vortex_axi_fpu.v:25171.86-25171.99" *)
  wire _065_;
  (* src = "Vortex_axi_fpu.v:25384.75-25384.85" *)
  wire _066_;
  (* src = "Vortex_axi_fpu.v:25414.21-25414.33" *)
  wire [31:0] _067_;
  (* src = "Vortex_axi_fpu.v:25430.124-25430.145" *)
  wire _068_;
  (* src = "Vortex_axi_fpu.v:25449.49-25449.59" *)
  wire _069_;
  (* src = "Vortex_axi_fpu.v:25522.55-25522.79" *)
  wire _070_;
  (* src = "Vortex_axi_fpu.v:25384.50-25384.71" *)
  wire _071_;
  (* src = "Vortex_axi_fpu.v:25384.49-25384.85" *)
  wire _072_;
  (* src = "Vortex_axi_fpu.v:25430.36-25430.57" *)
  wire _073_;
  (* src = "Vortex_axi_fpu.v:25430.35-25430.76" *)
  wire _074_;
  (* src = "Vortex_axi_fpu.v:25430.34-25430.90" *)
  wire _075_;
  (* src = "Vortex_axi_fpu.v:25445.48-25445.80" *)
  wire _076_;
  (* src = "Vortex_axi_fpu.v:25453.72-25453.145" *)
  wire _077_;
  wire [31:0] _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  (* src = "Vortex_axi_fpu.v:25453.48-25453.69" *)
  wire _083_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _084_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire _085_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _086_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _087_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _088_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _089_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _090_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _091_;
  (* src = "Vortex_axi_fpu.v:24761.31-24761.91" *)
  wire [31:0] _092_;
  (* src = "Vortex_axi_fpu.v:24761.31-24761.91" *)
  wire [31:0] _093_;
  (* src = "Vortex_axi_fpu.v:25171.39-25171.74" *)
  wire [31:0] _094_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _095_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _096_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _097_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _098_;
  (* src = "Vortex_axi_fpu.v:24366.49-24366.56" *)
  (* unused_bits = "26 27 28 29 30 31" *)
  wire [31:0] _099_;
  (* src = "Vortex_axi_fpu.v:24761.62-24761.69" *)
  (* unused_bits = "26 27 28 29 30 31" *)
  wire [31:0] _100_;
  (* src = "Vortex_axi_fpu.v:24761.37-24761.90" *)
  wire [31:0] _101_;
  (* src = "Vortex_axi_fpu.v:24761.62-24761.69" *)
  (* unused_bits = "26 27 28 29 30 31" *)
  wire [31:0] _102_;
  (* src = "Vortex_axi_fpu.v:24761.37-24761.90" *)
  wire [31:0] _103_;
  (* src = "Vortex_axi_fpu.v:24802.34-24802.70" *)
  wire [8:0] _104_;
  (* src = "Vortex_axi_fpu.v:24802.33-24802.90" *)
  wire [8:0] _105_;
  (* src = "Vortex_axi_fpu.v:24804.33-24804.71" *)
  (* unused_bits = "9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _106_;
  (* src = "Vortex_axi_fpu.v:25144.18-25144.65" *)
  (* unused_bits = "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _107_;
  (* src = "Vortex_axi_fpu.v:25154.29-25154.62" *)
  (* unused_bits = "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _108_;
  (* src = "Vortex_axi_fpu.v:25156.32-25156.67" *)
  wire [31:0] _109_;
  (* src = "Vortex_axi_fpu.v:25171.31-25171.79" *)
  wire [31:0] _110_;
  (* src = "Vortex_axi_fpu.v:25173.27-25173.68" *)
  (* unused_bits = "9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _111_;
  (* src = "Vortex_axi_fpu.v:25183.30-25183.68" *)
  (* unused_bits = "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _112_;
  (* src = "Vortex_axi_fpu.v:24527.52-24527.117" *)
  wire _113_;
  (* src = "Vortex_axi_fpu.v:24527.52-24527.117" *)
  wire _114_;
  (* src = "Vortex_axi_fpu.v:24952.52-24952.117" *)
  wire _115_;
  (* src = "Vortex_axi_fpu.v:24952.52-24952.117" *)
  wire _116_;
  (* src = "Vortex_axi_fpu.v:25531.52-25531.117" *)
  wire _117_;
  (* src = "Vortex_axi_fpu.v:24333.38-24333.43" *)
  input [4:0] aux_i;
  wire [4:0] aux_i;
  (* src = "Vortex_axi_fpu.v:24350.39-24350.44" *)
  output [4:0] aux_o;
  reg [4:0] aux_o;
  (* src = "Vortex_axi_fpu.v:24356.14-24356.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:24308.13-24308.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:25129.40-25129.52" *)
  wire [5:0] denorm_shamt;
  (* src = "Vortex_axi_fpu.v:24808.36-24808.51" *)
  wire [8:0] destination_exp;
  (* src = "Vortex_axi_fpu.v:24818.36-24818.53" *)
  reg [8:0] destination_exp_q;
  (* src = "Vortex_axi_fpu.v:25123.29-25123.45" *)
  wire [64:0] destination_mant;
  (* src = "Vortex_axi_fpu.v:24327.19-24327.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:24426.13-24426.22" *)
  reg [2:0] dst_fmt_q;
  (* src = "Vortex_axi_fpu.v:24834.13-24834.23" *)
  reg [2:0] dst_fmt_q2;
  (* src = "Vortex_axi_fpu.v:24636.7-24636.17" *)
  wire dst_is_int;
  (* src = "Vortex_axi_fpu.v:24822.7-24822.19" *)
  reg dst_is_int_q;
  (* src = "Vortex_axi_fpu.v:24642.29-24642.41" *)
  wire [31:0] encoded_mant;
  (* src = "Vortex_axi_fpu.v:25469.7-25469.20" *)
  wire extension_bit;
  (* src = "Vortex_axi_fpu.v:24346.14-24346.29" *)
  output extension_bit_o;
  reg extension_bit_o;
  (* src = "Vortex_axi_fpu.v:25119.28-25119.37" *)
  (* unused_bits = "8" *)
  wire [8:0] final_exp;
  (* src = "Vortex_axi_fpu.v:24339.13-24339.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:24648.45-24648.57" *)
  wire [159:0] fmt_mantissa;
  (* src = "Vortex_axi_fpu.v:25221.12-25221.30" *)
  wire [4:0] fmt_of_after_round;
  (* src = "Vortex_axi_fpu.v:25294.36-25294.46" *)
  wire [159:0] fmt_result;
  (* src = "Vortex_axi_fpu.v:25223.12-25223.30" *)
  wire [4:0] fmt_uf_after_round;
  (* src = "Vortex_axi_fpu.v:24779.36-24779.48" *)
  wire [8:0] fp_input_exp;
  (* src = "Vortex_axi_fpu.v:25437.13-25437.30" *)
  wire [4:0] fp_regular_status;
  (* src = "Vortex_axi_fpu.v:25439.21-25439.30" *)
  wire [31:0] fp_result;
  (* src = "Vortex_axi_fpu.v:25346.7-25346.27" *)
  wire fp_result_is_special;
  (* src = "Vortex_axi_fpu.v:25131.13-25131.33" *)
  wire [1:0] fp_round_sticky_bits;
  (* src = "Vortex_axi_fpu.v:25342.21-25342.38" *)
  wire [31:0] fp_special_result;
  (* src = "Vortex_axi_fpu.v:25442.13-25442.22" *)
  wire [4:0] fp_status;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \fpnew_pkg_bias$func$Vortex_axi_fpu.v:24763$12698.$result ;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] \fpnew_pkg_bias$func$Vortex_axi_fpu.v:24810$12699.$result ;
  (* src = "Vortex_axi_fpu.v:24516.9-24516.16" *)
  wire \gen_input_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:24516.9-24516.16" *)
  wire \gen_input_pipeline[1].reg_ena ;
  (* src = "Vortex_axi_fpu.v:24941.9-24941.16" *)
  wire \gen_inside_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:24941.9-24941.16" *)
  wire \gen_inside_pipeline[1].reg_ena ;
  (* src = "Vortex_axi_fpu.v:25520.9-25520.16" *)
  wire \gen_output_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:25366.27-25366.38" *)
  wire [31:0] \gen_special_results[0].active_format.special_results.special_res ;
  (* src = "Vortex_axi_fpu.v:25406.28-25406.39" *)
  wire [31:0] \gen_special_results_int[2].active_format.special_results.special_res ;
  (* src = "Vortex_axi_fpu.v:24337.14-24337.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:24335.13-24335.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:24653.14-24653.18" *)
  wire [39:0] info;
  (* src = "Vortex_axi_fpu.v:24824.13-24824.19" *)
  (* unused_bits = "1 6 7" *)
  reg [7:0] info_q;
  (* src = "Vortex_axi_fpu.v:24448.216-24448.230" *)
  wire [14:0] inp_pipe_aux_q;
  (* src = "Vortex_axi_fpu.v:24442.248-24442.266" *)
  wire [8:0] inp_pipe_dst_fmt_q;
  (* src = "Vortex_axi_fpu.v:24444.252-24444.270" *)
  wire [5:0] inp_pipe_int_fmt_q;
  (* src = "Vortex_axi_fpu.v:24432.196-24432.215" *)
  (* unused_bits = "1 2 3 4" *)
  wire [14:0] inp_pipe_is_boxed_q;
  (* src = "Vortex_axi_fpu.v:24438.23-24438.40" *)
  wire [0:2] inp_pipe_op_mod_q;
  (* src = "Vortex_axi_fpu.v:24436.220-24436.233" *)
  wire [11:0] inp_pipe_op_q;
  (* src = "Vortex_axi_fpu.v:24430.172-24430.191" *)
  wire [95:0] inp_pipe_operands_q;
  (* src = "Vortex_axi_fpu.v:24452.24-24452.38" *)
  wire [0:2] inp_pipe_ready;
  (* src = "Vortex_axi_fpu.v:24434.156-24434.175" *)
  wire [8:0] inp_pipe_rnd_mode_q;
  (* src = "Vortex_axi_fpu.v:24440.248-24440.266" *)
  wire [8:0] inp_pipe_src_fmt_q;
  (* src = "Vortex_axi_fpu.v:24446.998-24446.1012" *)
  wire [14:0] inp_pipe_tag_q;
  (* src = "Vortex_axi_fpu.v:24450.23-24450.39" *)
  wire [0:2] inp_pipe_valid_q;
  (* src = "Vortex_axi_fpu.v:24773.36-24773.45" *)
  wire [8:0] input_exp;
  (* src = "Vortex_axi_fpu.v:24814.36-24814.47" *)
  reg [8:0] input_exp_q;
  (* src = "Vortex_axi_fpu.v:24775.29-24775.39" *)
  wire [31:0] input_mant;
  (* src = "Vortex_axi_fpu.v:24816.29-24816.41" *)
  reg [31:0] input_mant_q;
  (* src = "Vortex_axi_fpu.v:24771.7-24771.17" *)
  wire input_sign;
  (* src = "Vortex_axi_fpu.v:24812.7-24812.19" *)
  reg input_sign_q;
  (* src = "Vortex_axi_fpu.v:24329.19-24329.28" *)
  input [1:0] int_fmt_i;
  wire [1:0] int_fmt_i;
  (* src = "Vortex_axi_fpu.v:24428.13-24428.22" *)
  reg [1:0] int_fmt_q;
  (* src = "Vortex_axi_fpu.v:24836.13-24836.23" *)
  reg [1:0] int_fmt_q2;
  (* src = "Vortex_axi_fpu.v:24781.36-24781.49" *)
  wire [8:0] int_input_exp;
  (* src = "Vortex_axi_fpu.v:24660.29-24660.41" *)
  wire [31:0] int_mantissa;
  (* src = "Vortex_axi_fpu.v:25436.13-25436.31" *)
  wire [4:0] int_regular_status;
  (* src = "Vortex_axi_fpu.v:25440.21-25440.31" *)
  wire [31:0] int_result;
  (* src = "Vortex_axi_fpu.v:25394.7-25394.28" *)
  wire int_result_is_special;
  (* src = "Vortex_axi_fpu.v:25132.13-25132.34" *)
  wire [1:0] int_round_sticky_bits;
  (* src = "Vortex_axi_fpu.v:24657.7-24657.15" *)
  wire int_sign;
  (* src = "Vortex_axi_fpu.v:25390.21-25390.39" *)
  wire [31:0] int_special_result;
  (* src = "Vortex_axi_fpu.v:25443.13-25443.23" *)
  wire [4:0] int_status;
  (* src = "Vortex_axi_fpu.v:24659.29-24659.38" *)
  wire [31:0] int_value;
  (* src = "Vortex_axi_fpu.v:24314.19-24314.29" *)
  input [4:0] is_boxed_i;
  wire [4:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:24420.13-24420.23" *)
  (* unused_bits = "1 2 3 4" *)
  reg [4:0] is_boxed_q;
  (* src = "Vortex_axi_fpu.v:24777.7-24777.19" *)
  wire mant_is_zero;
  (* src = "Vortex_axi_fpu.v:24826.7-24826.21" *)
  reg mant_is_zero_q;
  (* src = "Vortex_axi_fpu.v:24866.216-24866.230" *)
  wire [14:0] mid_pipe_aux_q;
  (* src = "Vortex_axi_fpu.v:24844.211-24844.230" *)
  wire [26:0] mid_pipe_dest_exp_q;
  (* src = "Vortex_axi_fpu.v:24860.248-24860.266" *)
  wire [8:0] mid_pipe_dst_fmt_q;
  (* src = "Vortex_axi_fpu.v:24848.23-24848.44" *)
  wire [0:2] mid_pipe_dst_is_int_q;
  (* src = "Vortex_axi_fpu.v:24850.156-24850.171" *)
  (* unused_bits = "1 6 7" *)
  wire [23:0] mid_pipe_info_q;
  (* src = "Vortex_axi_fpu.v:24840.211-24840.231" *)
  wire [26:0] mid_pipe_input_exp_q;
  (* src = "Vortex_axi_fpu.v:24842.204-24842.225" *)
  wire [95:0] mid_pipe_input_mant_q;
  (* src = "Vortex_axi_fpu.v:24838.23-24838.44" *)
  wire [0:2] mid_pipe_input_sign_q;
  (* src = "Vortex_axi_fpu.v:24862.252-24862.270" *)
  wire [5:0] mid_pipe_int_fmt_q;
  (* src = "Vortex_axi_fpu.v:24852.23-24852.43" *)
  wire [0:2] mid_pipe_mant_zero_q;
  (* src = "Vortex_axi_fpu.v:24854.23-24854.40" *)
  wire [0:2] mid_pipe_op_mod_q;
  (* src = "Vortex_axi_fpu.v:24870.24-24870.38" *)
  wire [0:2] mid_pipe_ready;
  (* src = "Vortex_axi_fpu.v:24856.156-24856.175" *)
  wire [8:0] mid_pipe_rnd_mode_q;
  (* src = "Vortex_axi_fpu.v:24846.23-24846.44" *)
  wire [0:2] mid_pipe_src_is_int_q;
  (* src = "Vortex_axi_fpu.v:24864.998-24864.1012" *)
  wire [14:0] mid_pipe_tag_q;
  (* src = "Vortex_axi_fpu.v:24868.23-24868.39" *)
  wire [0:2] mid_pipe_valid_q;
  (* src = "Vortex_axi_fpu.v:25215.7-25215.21" *)
  wire of_after_round;
  (* src = "Vortex_axi_fpu.v:25135.6-25135.21" *)
  wire of_before_round;
  (* src = "Vortex_axi_fpu.v:24321.19-24321.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:24323.13-24323.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:24422.7-24422.15" *)
  reg op_mod_q;
  (* src = "Vortex_axi_fpu.v:24828.7-24828.16" *)
  reg op_mod_q2;
  (* src = "Vortex_axi_fpu.v:24312.27-24312.37" *)
  input [31:0] operands_i;
  wire [31:0] operands_i;
  (* src = "Vortex_axi_fpu.v:24418.21-24418.31" *)
  reg [31:0] operands_q;
  (* src = "Vortex_axi_fpu.v:24354.13-24354.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:24352.14-24352.25" *)
  output out_valid_o;
  reg out_valid_o;
  (* src = "Vortex_axi_fpu.v:25213.21-25213.34" *)
  wire [31:0] pre_round_abs;
  (* src = "Vortex_axi_fpu.v:25121.28-25121.41" *)
  wire [64:0] preshift_mant;
  (* src = "Vortex_axi_fpu.v:24783.32-24783.44" *)
  wire [4:0] renorm_shamt;
  (* src = "Vortex_axi_fpu.v:25465.21-25465.29" *)
  wire [31:0] result_d;
  (* src = "Vortex_axi_fpu.v:24341.28-24341.36" *)
  output [31:0] result_o;
  reg [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:25231.7-25231.23" *)
  (* unused_bits = "0" *)
  wire result_true_zero;
  (* src = "Vortex_axi_fpu.v:24317.19-24317.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:24830.13-24830.23" *)
  reg [2:0] rnd_mode_q;
  (* src = "Vortex_axi_fpu.v:25133.13-25133.30" *)
  wire [1:0] round_sticky_bits;
  (* src = "Vortex_axi_fpu.v:25229.21-25229.32" *)
  wire [31:0] rounded_abs;
  (* src = "Vortex_axi_fpu.v:25233.21-25233.36" *)
  wire [31:0] rounded_int_res;
  (* src = "Vortex_axi_fpu.v:25235.7-25235.27" *)
  wire rounded_int_res_zero;
  (* src = "Vortex_axi_fpu.v:25227.7-25227.19" *)
  wire rounded_sign;
  (* src = "Vortex_axi_fpu.v:24310.13-24310.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:24751.36-24751.43" *)
  wire [8:0] src_exp;
  (* src = "Vortex_axi_fpu.v:24325.19-24325.28" *)
  input [2:0] src_fmt_i;
  wire [2:0] src_fmt_i;
  (* src = "Vortex_axi_fpu.v:24424.13-24424.22" *)
  reg [2:0] src_fmt_q;
  (* src = "Vortex_axi_fpu.v:24635.7-24635.17" *)
  wire src_is_int;
  (* src = "Vortex_axi_fpu.v:24820.7-24820.19" *)
  reg src_is_int_q;
  (* src = "Vortex_axi_fpu.v:24755.36-24755.46" *)
  wire [8:0] src_offset;
  (* src = "Vortex_axi_fpu.v:24753.36-24753.49" *)
  wire [8:0] src_subnormal;
  (* src = "Vortex_axi_fpu.v:25467.13-25467.21" *)
  wire [4:0] status_d;
  (* src = "Vortex_axi_fpu.v:24344.20-24344.28" *)
  output [4:0] status_o;
  reg [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:25511.13-25511.27" *)
  reg sv2v_tmp_25EE6;
  (* src = "Vortex_axi_fpu.v:24908.13-24908.27" *)
  reg [3:1] sv2v_tmp_32E16;
  (* src = "Vortex_axi_fpu.v:25507.32-25507.46" *)
  reg [5:1] sv2v_tmp_3D161;
  (* src = "Vortex_axi_fpu.v:24896.13-24896.27" *)
  wire [8:1] sv2v_tmp_48E57;
  (* src = "Vortex_axi_fpu.v:24924.157-24924.171" *)
  reg [5:1] sv2v_tmp_B21BC;
  (* src = "Vortex_axi_fpu.v:24928.32-24928.46" *)
  reg [5:1] sv2v_tmp_BB372;
  (* src = "Vortex_axi_fpu.v:24932.13-24932.27" *)
  reg sv2v_tmp_CB10A;
  (* src = "Vortex_axi_fpu.v:25503.157-25503.171" *)
  reg [5:1] sv2v_tmp_F9425;
  (* src = "Vortex_axi_fpu.v:24331.58-24331.63" *)
  input [4:0] tag_i;
  wire [4:0] tag_i;
  (* src = "Vortex_axi_fpu.v:24348.59-24348.64" *)
  output [4:0] tag_o;
  reg [4:0] tag_o;
  (* src = "Vortex_axi_fpu.v:25217.7-25217.21" *)
  wire uf_after_round;
  assign _020_ = _023_ + (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd1;
  assign _019_ = _024_ + (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd1;
  assign _021_ = _025_ + (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd1;
  assign _022_ = _026_ + (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd1;
  assign _023_ = { _054_[31:6], 6'h00 } + (* src = "Vortex_axi_fpu.v:24366.47-24366.68" *) 32'd63;
  assign _024_ = { _054_[31:6], 6'h00 } + (* src = "Vortex_axi_fpu.v:24372.47-24372.68" *) 32'd31;
  assign _025_ = { _055_[31:6], 6'h00 } + (* src = "Vortex_axi_fpu.v:24761.60-24761.81" *) 32'd63;
  assign _026_ = { _056_[31:6], 6'h00 } + (* src = "Vortex_axi_fpu.v:24761.60-24761.81" *) 32'd63;
  assign _027_ = { 26'h0000000, src_fmt_q, 3'h0 } + (* src = "Vortex_axi_fpu.v:24767.45-24767.64" *) 32'd6;
  assign _028_ = src_exp + (* src = "Vortex_axi_fpu.v:24802.35-24802.58" *) { 8'h00, src_subnormal[0] };
  assign fp_input_exp = _105_ + (* src = "Vortex_axi_fpu.v:24802.32-24802.104" *) src_offset;
  assign { _029_[31:9], destination_exp } = $signed(input_exp) + (* src = "Vortex_axi_fpu.v:24810.27-24810.73" *) $signed(\fpnew_pkg_bias$func$Vortex_axi_fpu.v:24810$12699.$result );
  assign _030_ = _109_ + (* src = "Vortex_axi_fpu.v:25156.31-25156.80" *) op_mod_q2;
  assign _031_ = _107_[5:0] + (* src = "Vortex_axi_fpu.v:25183.31-25183.47" *) 32'd1;
  assign _032_ = _107_[5:0] + (* src = "Vortex_axi_fpu.v:25191.31-25191.47" *) 32'd2;
  assign _033_ = _032_ + (* src = "Vortex_axi_fpu.v:25191.30-25191.81" *) _000_;
  assign \gen_input_pipeline[0].reg_ena  = in_ready_o & (* src = "Vortex_axi_fpu.v:24529.21-24529.60" *) in_valid_i;
  assign \gen_input_pipeline[1].reg_ena  = inp_pipe_ready[1] & (* src = "Vortex_axi_fpu.v:24529.21-24529.60" *) inp_pipe_valid_q[1];
  assign int_sign = int_value[31] & (* src = "Vortex_axi_fpu.v:24743.20-24743.60" *) _062_;
  assign \gen_inside_pipeline[0].reg_ena  = inp_pipe_ready[2] & (* src = "Vortex_axi_fpu.v:24954.21-24954.60" *) sv2v_tmp_CB10A;
  assign \gen_inside_pipeline[1].reg_ena  = mid_pipe_ready[1] & (* src = "Vortex_axi_fpu.v:24954.21-24954.60" *) mid_pipe_valid_q[1];
  assign _034_ = src_is_int_q & (* src = "Vortex_axi_fpu.v:25314.62-25314.91" *) mant_is_zero_q;
  assign fp_result_is_special = _065_ & (* src = "Vortex_axi_fpu.v:25384.32-25384.86" *) _072_;
  assign _035_ = input_sign_q & (* src = "Vortex_axi_fpu.v:25430.96-25430.120" *) op_mod_q2;
  assign _036_ = _035_ & (* src = "Vortex_axi_fpu.v:25430.95-25430.145" *) _068_;
  assign fp_regular_status[4] = src_is_int_q & (* src = "Vortex_axi_fpu.v:25445.32-25445.81" *) _076_;
  assign fp_regular_status[2] = _065_ & (* src = "Vortex_axi_fpu.v:25449.32-25449.97" *) _037_;
  assign fp_regular_status[1] = uf_after_round & (* src = "Vortex_axi_fpu.v:25451.32-25451.69" *) fp_regular_status[0];
  assign _037_ = _069_ & (* src = "Vortex_axi_fpu.v:25453.97-25453.144" *) _076_;
  assign \gen_output_pipeline[0].reg_ena  = mid_pipe_ready[2] & (* src = "Vortex_axi_fpu.v:25533.21-25533.60" *) sv2v_tmp_25EE6;
  reg [4:0] _148_;
  (* src = "Vortex_axi_fpu.v:24540.4-24547.316" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _148_ <= 5'h00;
    else if (\gen_input_pipeline[0].reg_ena ) _148_ <= is_boxed_i;
  assign inp_pipe_is_boxed_q[9:5] = _148_;
  reg \mid_pipe_src_is_int_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:24992.4-24999.106" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_src_is_int_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_src_is_int_q_reg[1]  <= src_is_int;
  assign mid_pipe_src_is_int_q[1] = \mid_pipe_src_is_int_q_reg[1] ;
  reg [2:0] _150_;
  (* src = "Vortex_axi_fpu.v:24549.4-24556.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _150_ <= 3'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _150_ <= rnd_mode_i;
  assign inp_pipe_rnd_mode_q[5:3] = _150_;
  reg [8:0] _151_;
  (* src = "Vortex_axi_fpu.v:24983.4-24990.328" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _151_ <= 9'h000;
    else if (\gen_inside_pipeline[0].reg_ena ) _151_ <= destination_exp;
  assign mid_pipe_dest_exp_q[17:9] = _151_;
  reg [3:0] _152_;
  (* src = "Vortex_axi_fpu.v:24558.4-24565.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _152_ <= 4'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _152_ <= op_i;
  assign inp_pipe_op_q[7:4] = _152_;
  reg [2:0] _153_;
  (* src = "Vortex_axi_fpu.v:24585.4-24592.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _153_ <= 3'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _153_ <= dst_fmt_i;
  assign inp_pipe_dst_fmt_q[5:3] = _153_;
  reg [1:0] _154_;
  (* src = "Vortex_axi_fpu.v:24594.4-24601.397" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _154_ <= 2'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _154_ <= int_fmt_i;
  assign inp_pipe_int_fmt_q[3:2] = _154_;
  reg [31:0] _155_;
  (* src = "Vortex_axi_fpu.v:24974.4-24981.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _155_ <= 32'd0;
    else if (\gen_inside_pipeline[0].reg_ena ) _155_ <= input_mant;
  assign mid_pipe_input_mant_q[63:32] = _155_;
  reg [8:0] _156_;
  (* src = "Vortex_axi_fpu.v:24965.4-24972.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _156_ <= 9'h000;
    else if (\gen_inside_pipeline[0].reg_ena ) _156_ <= input_exp;
  assign mid_pipe_input_exp_q[17:9] = _156_;
  reg \inp_pipe_valid_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:24520.4-24527.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[1]  <= 1'h0;
    else if (_038_) \inp_pipe_valid_q_reg[1]  <= _002_;
  assign inp_pipe_valid_q[1] = \inp_pipe_valid_q_reg[1] ;
  reg [4:0] _158_;
  (* src = "Vortex_axi_fpu.v:24603.4-24610.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _158_ <= 5'h00;
    else if (\gen_input_pipeline[0].reg_ena ) _158_ <= tag_i;
  assign inp_pipe_tag_q[9:5] = _158_;
  reg [31:0] _159_;
  (* src = "Vortex_axi_fpu.v:24531.4-24538.280" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _159_ <= 32'd0;
    else if (\gen_input_pipeline[0].reg_ena ) _159_ <= operands_i;
  assign inp_pipe_operands_q[63:32] = _159_;
  reg [4:0] _160_;
  (* src = "Vortex_axi_fpu.v:24612.4-24619.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _160_ <= 5'h00;
    else if (\gen_input_pipeline[0].reg_ena ) _160_ <= aux_i;
  assign inp_pipe_aux_q[9:5] = _160_;
  (* src = "Vortex_axi_fpu.v:24520.4-24527.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_CB10A <= 1'h0;
    else if (_039_) sv2v_tmp_CB10A <= _001_;
  reg \mid_pipe_input_sign_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:24956.4-24963.106" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_input_sign_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_input_sign_q_reg[1]  <= input_sign;
  assign mid_pipe_input_sign_q[1] = \mid_pipe_input_sign_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:24531.4-24538.280" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) operands_q <= 32'd0;
    else if (\gen_input_pipeline[1].reg_ena ) operands_q <= inp_pipe_operands_q[63:32];
  reg \mid_pipe_valid_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:24945.4-24952.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_valid_q_reg[1]  <= 1'h0;
    else if (_040_) \mid_pipe_valid_q_reg[1]  <= _004_;
  assign mid_pipe_valid_q[1] = \mid_pipe_valid_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:24540.4-24547.316" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) is_boxed_q <= 5'h00;
    else if (\gen_input_pipeline[1].reg_ena ) is_boxed_q <= inp_pipe_is_boxed_q[9:5];
  (* src = "Vortex_axi_fpu.v:24549.4-24556.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_32E16 <= 3'h0;
    else if (\gen_input_pipeline[1].reg_ena ) sv2v_tmp_32E16 <= inp_pipe_rnd_mode_q[5:3];
  reg [3:0] _167_;
  (* src = "Vortex_axi_fpu.v:24558.4-24565.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _167_ <= 4'h0;
    else if (\gen_input_pipeline[1].reg_ena ) _167_ <= inp_pipe_op_q[7:4];
  assign inp_pipe_op_q[3:0] = _167_;
  (* src = "Vortex_axi_fpu.v:24612.4-24619.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_BB372 <= 5'h00;
    else if (\gen_input_pipeline[1].reg_ena ) sv2v_tmp_BB372 <= inp_pipe_aux_q[9:5];
  (* src = "Vortex_axi_fpu.v:24567.4-24574.94" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) op_mod_q <= 1'h0;
    else if (\gen_input_pipeline[1].reg_ena ) op_mod_q <= inp_pipe_op_mod_q[1];
  (* src = "Vortex_axi_fpu.v:24576.4-24583.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) src_fmt_q <= 3'h0;
    else if (\gen_input_pipeline[1].reg_ena ) src_fmt_q <= inp_pipe_src_fmt_q[5:3];
  (* src = "Vortex_axi_fpu.v:24603.4-24610.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_B21BC <= 5'h00;
    else if (\gen_input_pipeline[1].reg_ena ) sv2v_tmp_B21BC <= inp_pipe_tag_q[9:5];
  (* src = "Vortex_axi_fpu.v:24585.4-24592.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) dst_fmt_q <= 3'h0;
    else if (\gen_input_pipeline[1].reg_ena ) dst_fmt_q <= inp_pipe_dst_fmt_q[5:3];
  (* src = "Vortex_axi_fpu.v:24594.4-24601.397" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) int_fmt_q <= 2'h0;
    else if (\gen_input_pipeline[1].reg_ena ) int_fmt_q <= inp_pipe_int_fmt_q[3:2];
  (* src = "Vortex_axi_fpu.v:25571.4-25578.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) aux_o <= 5'h00;
    else if (\gen_output_pipeline[0].reg_ena ) aux_o <= sv2v_tmp_3D161;
  (* src = "Vortex_axi_fpu.v:25562.4-25569.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) tag_o <= 5'h00;
    else if (\gen_output_pipeline[0].reg_ena ) tag_o <= sv2v_tmp_F9425;
  (* src = "Vortex_axi_fpu.v:25553.4-25560.97" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) extension_bit_o <= 1'h0;
    else if (\gen_output_pipeline[0].reg_ena ) extension_bit_o <= extension_bit;
  (* src = "Vortex_axi_fpu.v:25544.4-25551.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) status_o <= 5'h00;
    else if (\gen_output_pipeline[0].reg_ena ) status_o <= status_d;
  reg \inp_pipe_op_mod_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:24567.4-24574.94" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_op_mod_q_reg[1]  <= 1'h0;
    else if (\gen_input_pipeline[0].reg_ena ) \inp_pipe_op_mod_q_reg[1]  <= op_mod_i;
  assign inp_pipe_op_mod_q[1] = \inp_pipe_op_mod_q_reg[1] ;
  reg [2:0] _179_;
  (* src = "Vortex_axi_fpu.v:24576.4-24583.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _179_ <= 3'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _179_ <= src_fmt_i;
  assign inp_pipe_src_fmt_q[5:3] = _179_;
  (* src = "Vortex_axi_fpu.v:25535.4-25542.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) result_o <= 32'd0;
    else if (\gen_output_pipeline[0].reg_ena ) result_o <= result_d;
  (* src = "Vortex_axi_fpu.v:25524.4-25531.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) out_valid_o <= 1'h0;
    else if (_041_) out_valid_o <= _005_;
  (* src = "Vortex_axi_fpu.v:25082.4-25089.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_3D161 <= 5'h00;
    else if (\gen_inside_pipeline[1].reg_ena ) sv2v_tmp_3D161 <= mid_pipe_aux_q[9:5];
  (* src = "Vortex_axi_fpu.v:25073.4-25080.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_F9425 <= 5'h00;
    else if (\gen_inside_pipeline[1].reg_ena ) sv2v_tmp_F9425 <= mid_pipe_tag_q[9:5];
  (* src = "Vortex_axi_fpu.v:25064.4-25071.397" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) int_fmt_q2 <= 2'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) int_fmt_q2 <= mid_pipe_int_fmt_q[3:2];
  (* src = "Vortex_axi_fpu.v:25055.4-25062.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) dst_fmt_q2 <= 3'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) dst_fmt_q2 <= mid_pipe_dst_fmt_q[5:3];
  (* src = "Vortex_axi_fpu.v:25037.4-25044.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rnd_mode_q <= 3'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) rnd_mode_q <= mid_pipe_rnd_mode_q[5:3];
  (* src = "Vortex_axi_fpu.v:25028.4-25035.94" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) op_mod_q2 <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) op_mod_q2 <= mid_pipe_op_mod_q[1];
  (* src = "Vortex_axi_fpu.v:25019.4-25026.103" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) mant_is_zero_q <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) mant_is_zero_q <= mid_pipe_mant_zero_q[1];
  (* src = "Vortex_axi_fpu.v:25010.4-25017.244" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) info_q <= 8'h00;
    else if (\gen_inside_pipeline[1].reg_ena ) info_q <= mid_pipe_info_q[15:8];
  (* src = "Vortex_axi_fpu.v:25001.4-25008.106" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) dst_is_int_q <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) dst_is_int_q <= mid_pipe_dst_is_int_q[1];
  (* src = "Vortex_axi_fpu.v:24992.4-24999.106" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) src_is_int_q <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) src_is_int_q <= mid_pipe_src_is_int_q[1];
  (* src = "Vortex_axi_fpu.v:24983.4-24990.328" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) destination_exp_q <= 9'h000;
    else if (\gen_inside_pipeline[1].reg_ena ) destination_exp_q <= mid_pipe_dest_exp_q[17:9];
  (* src = "Vortex_axi_fpu.v:24974.4-24981.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) input_mant_q <= 32'd0;
    else if (\gen_inside_pipeline[1].reg_ena ) input_mant_q <= mid_pipe_input_mant_q[63:32];
  (* src = "Vortex_axi_fpu.v:24965.4-24972.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) input_exp_q <= 9'h000;
    else if (\gen_inside_pipeline[1].reg_ena ) input_exp_q <= mid_pipe_input_exp_q[17:9];
  (* src = "Vortex_axi_fpu.v:24956.4-24963.106" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) input_sign_q <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) input_sign_q <= mid_pipe_input_sign_q[1];
  (* src = "Vortex_axi_fpu.v:24945.4-24952.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_25EE6 <= 1'h0;
    else if (_042_) sv2v_tmp_25EE6 <= _003_;
  reg [4:0] _197_;
  (* src = "Vortex_axi_fpu.v:25082.4-25089.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _197_ <= 5'h00;
    else if (\gen_inside_pipeline[0].reg_ena ) _197_ <= sv2v_tmp_BB372;
  assign mid_pipe_aux_q[9:5] = _197_;
  reg [4:0] _198_;
  (* src = "Vortex_axi_fpu.v:25073.4-25080.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _198_ <= 5'h00;
    else if (\gen_inside_pipeline[0].reg_ena ) _198_ <= sv2v_tmp_B21BC;
  assign mid_pipe_tag_q[9:5] = _198_;
  reg [1:0] _199_;
  (* src = "Vortex_axi_fpu.v:25064.4-25071.397" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _199_ <= 2'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) _199_ <= int_fmt_q;
  assign mid_pipe_int_fmt_q[3:2] = _199_;
  reg [2:0] _200_;
  (* src = "Vortex_axi_fpu.v:25055.4-25062.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _200_ <= 3'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) _200_ <= dst_fmt_q;
  assign mid_pipe_dst_fmt_q[5:3] = _200_;
  reg [2:0] _201_;
  (* src = "Vortex_axi_fpu.v:25037.4-25044.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _201_ <= 3'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) _201_ <= sv2v_tmp_32E16;
  assign mid_pipe_rnd_mode_q[5:3] = _201_;
  reg \mid_pipe_op_mod_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:25028.4-25035.94" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_op_mod_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_op_mod_q_reg[1]  <= op_mod_q;
  assign mid_pipe_op_mod_q[1] = \mid_pipe_op_mod_q_reg[1] ;
  reg \mid_pipe_mant_zero_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:25019.4-25026.103" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_mant_zero_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_mant_zero_q_reg[1]  <= mant_is_zero;
  assign mid_pipe_mant_zero_q[1] = \mid_pipe_mant_zero_q_reg[1] ;
  reg [7:0] _204_;
  (* src = "Vortex_axi_fpu.v:25010.4-25017.244" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _204_ <= 8'h00;
    else if (\gen_inside_pipeline[0].reg_ena ) _204_ <= sv2v_tmp_48E57;
  assign mid_pipe_info_q[15:8] = _204_;
  reg \mid_pipe_dst_is_int_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:25001.4-25008.106" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_dst_is_int_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_dst_is_int_q_reg[1]  <= dst_is_int;
  assign mid_pipe_dst_is_int_q[1] = \mid_pipe_dst_is_int_q_reg[1] ;
  assign _038_ = | { in_ready_o, flush_i };
  assign _039_ = | { inp_pipe_ready[1], flush_i };
  assign _040_ = | { inp_pipe_ready[2], flush_i };
  assign _041_ = | { mid_pipe_ready[2], flush_i };
  assign _042_ = | { mid_pipe_ready[1], flush_i };
  assign src_is_int = inp_pipe_op_q[3:0] == (* src = "Vortex_axi_fpu.v:24638.22-24638.163" *) 4'hc;
  assign dst_is_int = inp_pipe_op_q[3:0] == (* src = "Vortex_axi_fpu.v:24640.22-24640.163" *) 4'hb;
  assign fmt_uf_after_round[0] = ! (* src = "Vortex_axi_fpu.v:25308.32-25308.232" *) rounded_abs[30:23];
  assign fmt_of_after_round[0] = rounded_abs[30:23] == (* src = "Vortex_axi_fpu.v:25310.32-25310.232" *) 8'hff;
  assign rounded_int_res_zero = ! (* src = "Vortex_axi_fpu.v:25340.32-25340.66" *) rounded_int_res;
  assign _043_ = $signed(input_exp_q) >= (* src = "Vortex_axi_fpu.v:25156.8-25156.81" *) $signed(_030_);
  assign _044_ = $signed(destination_exp_q) >= (* src = "Vortex_axi_fpu.v:25171.9-25171.80" *) $signed(_110_);
  assign _045_ = $signed(destination_exp_q) >= (* src = "Vortex_axi_fpu.v:25179.41-25179.102" *) $signed(_058_);
  assign _046_ = _065_ && (* src = "Vortex_axi_fpu.v:25171.86-25171.112" *) info_q[4];
  assign _047_ = _052_ && (* src = "Vortex_axi_fpu.v:25179.13-25179.103" *) _045_;
  assign _048_ = input_sign_q && (* src = "Vortex_axi_fpu.v:25412.10-25412.36" *) _049_;
  assign _049_ = ! (* src = "Vortex_axi_fpu.v:25412.26-25412.36" *) info_q[3];
  assign _050_ = _044_ || (* src = "Vortex_axi_fpu.v:25171.8-25171.113" *) _046_;
  assign _051_ = $signed(input_exp_q) < (* src = "Vortex_axi_fpu.v:25162.13-25162.29" *) $signed(32'd4294967295);
  assign _052_ = $signed(destination_exp_q) < (* src = "Vortex_axi_fpu.v:25179.14-25179.35" *) $signed(32'd1);
  assign _053_ = $signed(destination_exp_q) < (* src = "Vortex_axi_fpu.v:25187.13-25187.73" *) $signed(_058_);
  assign _018_ = src_fmt_q * (* src = "Vortex_axi_fpu.v:24769.45-24769.70" *) 32'd9;
  assign _057_ = - (* src = "Vortex_axi_fpu.v:24745.46-24745.56" *) int_value;
  assign _058_ = - (* src = "Vortex_axi_fpu.v:25187.33-25187.73" *) $signed(_000_);
  assign _059_ = - (* src = "Vortex_axi_fpu.v:25338.53-25338.65" *) rounded_abs;
  assign _060_ = ~ (* src = "Vortex_axi_fpu.v:24518.55-24518.79" *) inp_pipe_valid_q[1];
  assign _061_ = ~ (* src = "Vortex_axi_fpu.v:24518.55-24518.79" *) sv2v_tmp_CB10A;
  assign _062_ = ~ (* src = "Vortex_axi_fpu.v:24727.116-24727.125" *) op_mod_q;
  assign _063_ = ~ (* src = "Vortex_axi_fpu.v:24943.55-24943.79" *) mid_pipe_valid_q[1];
  assign _064_ = ~ (* src = "Vortex_axi_fpu.v:24943.55-24943.79" *) sv2v_tmp_25EE6;
  assign _067_ = ~ (* src = "Vortex_axi_fpu.v:25414.21-25414.33" *) { op_mod_q2, 31'h7fffffff };
  assign _066_ = ~ (* src = "Vortex_axi_fpu.v:25430.80-25430.90" *) info_q[0];
  assign _068_ = ~ (* src = "Vortex_axi_fpu.v:25430.124-25430.145" *) rounded_int_res_zero;
  assign _065_ = ~ (* src = "Vortex_axi_fpu.v:25449.32-25449.45" *) src_is_int_q;
  assign _069_ = ~ (* src = "Vortex_axi_fpu.v:25453.97-25453.107" *) info_q[4];
  assign _070_ = ~ (* src = "Vortex_axi_fpu.v:25522.55-25522.79" *) out_valid_o;
  assign in_ready_o = inp_pipe_ready[1] | (* src = "Vortex_axi_fpu.v:24518.31-24518.79" *) _060_;
  assign inp_pipe_ready[1] = inp_pipe_ready[2] | (* src = "Vortex_axi_fpu.v:24518.31-24518.79" *) _061_;
  assign inp_pipe_ready[2] = mid_pipe_ready[1] | (* src = "Vortex_axi_fpu.v:24943.31-24943.79" *) _063_;
  assign mid_pipe_ready[1] = mid_pipe_ready[2] | (* src = "Vortex_axi_fpu.v:24943.31-24943.79" *) _064_;
  assign _071_ = info_q[5] | (* src = "Vortex_axi_fpu.v:25384.50-25384.71" *) info_q[3];
  assign _072_ = _071_ | (* src = "Vortex_axi_fpu.v:25384.49-25384.85" *) _066_;
  assign _073_ = info_q[3] | (* src = "Vortex_axi_fpu.v:25430.36-25430.57" *) info_q[4];
  assign _074_ = _073_ | (* src = "Vortex_axi_fpu.v:25430.35-25430.76" *) of_before_round;
  assign _075_ = _074_ | (* src = "Vortex_axi_fpu.v:25430.34-25430.90" *) _066_;
  assign int_result_is_special = _075_ | (* src = "Vortex_axi_fpu.v:25430.33-25430.146" *) _036_;
  assign _076_ = of_before_round | (* src = "Vortex_axi_fpu.v:25453.111-25453.143" *) of_after_round;
  assign _077_ = _083_ | (* src = "Vortex_axi_fpu.v:25453.72-25453.145" *) _037_;
  assign mid_pipe_ready[2] = out_ready_i | (* src = "Vortex_axi_fpu.v:25522.31-25522.79" *) _070_;
  assign \gen_special_results_int[2].active_format.special_results.special_res  = _048_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25412.10-25412.36|Vortex_axi_fpu.v:25412.6-25414.34" *) _067_ : { op_mod_q2, 31'h7fffffff };
  assign _017_ = _053_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25187.13-25187.73|Vortex_axi_fpu.v:25187.9-25194.7" *) _033_[5:0] : _107_[5:0];
  assign _015_ = _053_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25187.13-25187.73|Vortex_axi_fpu.v:25187.9-25194.7" *) 9'h000 : destination_exp_q;
  assign _016_ = _047_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25179.13-25179.103|Vortex_axi_fpu.v:25179.9-25194.7" *) _112_[5:0] : _017_;
  assign _012_ = _047_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25179.13-25179.103|Vortex_axi_fpu.v:25179.9-25194.7" *) 9'h000 : _015_;
  assign _013_ = _050_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25171.8-25171.113|Vortex_axi_fpu.v:25171.4-25194.7" *) 1'h1 : 1'h0;
  assign _010_ = _050_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25171.8-25171.113|Vortex_axi_fpu.v:25171.4-25194.7" *) 65'h1ffffffffffffffff : { input_mant_q, 33'h000000000 };
  assign _007_ = _050_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25171.8-25171.113|Vortex_axi_fpu.v:25171.4-25194.7" *) _111_[8:0] : _012_;
  assign _014_ = _050_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25171.8-25171.113|Vortex_axi_fpu.v:25171.4-25194.7" *) _107_[5:0] : _016_;
  assign _011_ = _051_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25162.13-25162.29|Vortex_axi_fpu.v:25162.9-25167.7" *) 6'h21 : _108_[5:0];
  assign _009_ = _043_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25156.8-25156.81|Vortex_axi_fpu.v:25156.4-25167.7" *) 1'h1 : 1'h0;
  assign _006_ = _043_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25156.8-25156.81|Vortex_axi_fpu.v:25156.4-25167.7" *) 6'h00 : _011_;
  function [31:0] _267_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:24271.3-24279.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _267_ = b[31:0];
      4'b??1?:
        _267_ = b[63:32];
      4'b?1??:
        _267_ = b[95:64];
      4'b1???:
        _267_ = b[127:96];
      default:
        _267_ = a;
    endcase
  endfunction
  assign _078_ = _267_(32'hxxxxxxxx, 128'h00000008000000100000002000000040, { _082_, _081_, _080_, _079_ });
  assign _079_ = int_fmt_q2 == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:24271.3-24279.10" *) 2'h3;
  assign _080_ = int_fmt_q2 == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:24271.3-24279.10" *) 2'h2;
  assign _081_ = int_fmt_q2 == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:24271.3-24279.10" *) 2'h1;
  assign _082_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:24271.3-24279.10" *) int_fmt_q2;
  assign _008_ = dst_is_int_q ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25152.7-25152.19|Vortex_axi_fpu.v:25152.3-25194.7" *) _078_ : 32'hxxxxxxxx;
  assign of_before_round = dst_is_int_q ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25152.7-25152.19|Vortex_axi_fpu.v:25152.3-25194.7" *) _009_ : _013_;
  assign denorm_shamt = dst_is_int_q ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25152.7-25152.19|Vortex_axi_fpu.v:25152.3-25194.7" *) _006_ : _014_;
  assign preshift_mant = dst_is_int_q ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25152.7-25152.19|Vortex_axi_fpu.v:25152.3-25194.7" *) { input_mant_q, 33'h000000000 } : _010_;
  assign final_exp = dst_is_int_q ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:25152.7-25152.19|Vortex_axi_fpu.v:25152.3-25194.7" *) destination_exp_q : _007_;
  assign fp_round_sticky_bits[0] = | (* src = "Vortex_axi_fpu.v:25207.35-25207.75" *) destination_mant[39:0];
  assign int_round_sticky_bits[0] = | (* src = "Vortex_axi_fpu.v:25209.36-25209.77" *) destination_mant[31:0];
  assign _083_ = | (* src = "Vortex_axi_fpu.v:25453.72-25453.93" *) destination_mant[40:0];
  assign int_regular_status[0] = | (* src = "Vortex_axi_fpu.v:25455.40-25455.62" *) destination_mant[32:0];
  assign busy_o = | (* src = "Vortex_axi_fpu.v:25596.18-25596.73" *) { mid_pipe_valid_q[1], sv2v_tmp_25EE6, out_valid_o, inp_pipe_valid_q[1], sv2v_tmp_CB10A, in_valid_i };
  wire [127:0] _352_ = { 32'hffffffff, operands_q, 64'hffffffffffffffff };
  assign int_value = _352_[$signed({ 25'h0000000, int_fmt_q, 5'h00 }) +: 32];
  wire [159:0] _353_ = { 136'hffffffffffffffffffffffffffffffff00, fmt_mantissa[23], operands_q[22:0] };
  assign _084_ = _353_[$signed({ 24'h000000, src_fmt_q, 5'h00 }) +: 32];
  wire [44:0] _354_ = { 37'h1ffffffffe, operands_q[30:23] };
  assign src_exp = _354_[$signed(_018_) +: 9];
  wire [39:0] _355_ = { 32'hffffffff, fmt_mantissa[23], info[6:0] };
  assign src_subnormal[0] = _355_[$signed(_027_) +: 1];
  wire [44:0] _356_ = 45'h1ffffffffe08;
  assign src_offset = _356_[$signed(_018_) +: 9];
  wire [4:0] _357_ = { 4'hf, operands_q[31] };
  assign _085_ = _357_[src_fmt_q +: 1];
  wire [39:0] _358_ = { 32'hffffffff, fmt_mantissa[23], info[6:0] };
  assign sv2v_tmp_48E57 = _358_[$signed({ 26'h0000000, src_fmt_q, 3'h0 }) +: 8];
  wire [319:0] _359_ = 320'h00000008000000170000000b00000034000000050000000a00000005000000020000000800000007;
  assign _086_ = _359_[$signed(_096_) +: 32];
  wire [319:0] _360_ = 320'h00000008000000170000000b00000034000000050000000a00000005000000020000000800000007;
  assign _000_ = _360_[$signed(_095_) +: 32];
  wire [127:0] _361_ = { 32'hffffffff, destination_mant[64:33], 64'hffffffffffffffff };
  assign _087_ = _361_[$signed({ 25'h0000000, int_fmt_q2, 5'h00 }) +: 32];
  wire [159:0] _362_ = { 129'h1fffffffffffffffffffffffffffffffe, final_exp[7:0], destination_mant[63:41] };
  assign _088_ = _362_[$signed({ 24'h000000, dst_fmt_q2, 5'h00 }) +: 32];
  wire [4:0] _363_ = { 4'hf, fmt_uf_after_round[0] };
  assign uf_after_round = _363_[dst_fmt_q2 +: 1];
  wire [4:0] _364_ = { 4'hf, fmt_of_after_round[0] };
  assign of_after_round = _364_[dst_fmt_q2 +: 1];
  wire [159:0] _365_ = { 128'hffffffffffffffffffffffffffffffff, \gen_special_results[0].active_format.special_results.special_res  };
  assign fp_special_result = _365_[$signed({ 24'h000000, dst_fmt_q2, 5'h00 }) +: 32];
  wire [127:0] _366_ = { 32'hffffffff, \gen_special_results_int[2].active_format.special_results.special_res , 64'hffffffffffffffff };
  assign int_special_result = _366_[$signed({ 25'h0000000, int_fmt_q2, 5'h00 }) +: 32];
  wire [159:0] _367_ = { 128'hffffffffffffffffffffffffffffffff, fmt_result[31:0] };
  assign _089_ = _367_[$signed({ 24'h000000, dst_fmt_q2, 5'h00 }) +: 32];
  wire [319:0] _368_ = 320'h00000008000000170000000b00000034000000050000000a00000005000000020000000800000007;
  assign _090_ = _368_[$signed(_097_) +: 32];
  wire [319:0] _369_ = 320'h00000008000000170000000b00000034000000050000000a00000005000000020000000800000007;
  assign _091_ = _369_[$signed(_098_) +: 32];
  assign _092_ = $signed(32'd1) << (* src = "Vortex_axi_fpu.v:24761.31-24761.91" *) _101_;
  assign _093_ = $signed(32'd1) << (* src = "Vortex_axi_fpu.v:24761.31-24761.91" *) _103_;
  assign input_mant = encoded_mant << (* src = "Vortex_axi_fpu.v:24800.22-24800.50" *) renorm_shamt;
  assign _094_ = $signed(32'd1) << (* src = "Vortex_axi_fpu.v:25173.28-25173.63" *) _086_;
  assign destination_mant = preshift_mant >> (* src = "Vortex_axi_fpu.v:25201.28-25201.57" *) denorm_shamt;
  assign _096_ = _020_ - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd32;
  assign _095_ = _019_ - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd32;
  assign _097_ = _021_ - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd32;
  assign _098_ = _022_ - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd32;
  assign { _099_[31:26], _054_[31:6] } = 32'd4 - (* src = "Vortex_axi_fpu.v:24372.49-24372.56" *) dst_fmt_q2;
  assign { _100_[31:26], _055_[31:6] } = 32'd4 - (* src = "Vortex_axi_fpu.v:24761.62-24761.69" *) src_fmt_q;
  assign _101_ = _090_ - (* src = "Vortex_axi_fpu.v:24761.37-24761.90" *) 32'd1;
  assign \fpnew_pkg_bias$func$Vortex_axi_fpu.v:24763$12698.$result  = $signed(_092_) - (* src = "Vortex_axi_fpu.v:24761.30-24761.96" *) $signed(32'd1);
  assign { _102_[31:26], _056_[31:6] } = 32'd4 - (* src = "Vortex_axi_fpu.v:24761.62-24761.69" *) dst_fmt_q;
  assign _103_ = _091_ - (* src = "Vortex_axi_fpu.v:24761.37-24761.90" *) 32'd1;
  assign \fpnew_pkg_bias$func$Vortex_axi_fpu.v:24810$12699.$result  = $signed(_093_) - (* src = "Vortex_axi_fpu.v:24761.30-24761.96" *) $signed(32'd1);
  assign _104_ = _028_ - (* src = "Vortex_axi_fpu.v:24802.34-24802.70" *) \fpnew_pkg_bias$func$Vortex_axi_fpu.v:24763$12698.$result [8:0];
  assign _105_ = _104_ - (* src = "Vortex_axi_fpu.v:24802.33-24802.90" *) { 1'h0, renorm_shamt };
  assign { _106_[31:9], int_input_exp } = 32'd31 - (* src = "Vortex_axi_fpu.v:24804.33-24804.71" *) { 1'h0, renorm_shamt };
  assign _107_ = 32'd23 - (* src = "Vortex_axi_fpu.v:25144.18-25144.65" *) _000_;
  assign _108_ = 32'd31 - (* src = "Vortex_axi_fpu.v:25154.29-25154.62" *) input_exp_q;
  assign _109_ = _008_ - (* src = "Vortex_axi_fpu.v:25156.32-25156.67" *) 32'd1;
  assign _110_ = $signed(_094_) - (* src = "Vortex_axi_fpu.v:25171.31-25171.79" *) $signed(32'd1);
  assign _111_ = $signed(_094_) - (* src = "Vortex_axi_fpu.v:25173.27-25173.68" *) $signed(32'd2);
  assign _112_ = _031_ - (* src = "Vortex_axi_fpu.v:25183.30-25183.68" *) destination_exp_q;
  assign _113_ = in_ready_o ? (* src = "Vortex_axi_fpu.v:24527.52-24527.117" *) in_valid_i : 1'hx;
  assign _002_ = flush_i ? (* src = "Vortex_axi_fpu.v:24527.34-24527.118" *) 1'h0 : _113_;
  assign _114_ = inp_pipe_ready[1] ? (* src = "Vortex_axi_fpu.v:24527.52-24527.117" *) inp_pipe_valid_q[1] : 1'hx;
  assign _001_ = flush_i ? (* src = "Vortex_axi_fpu.v:24527.34-24527.118" *) 1'h0 : _114_;
  assign int_mantissa = int_sign ? (* src = "Vortex_axi_fpu.v:24745.25-24745.69" *) _057_ : int_value;
  assign encoded_mant = src_is_int ? (* src = "Vortex_axi_fpu.v:24747.25-24747.107" *) int_mantissa : _084_;
  assign input_sign = src_is_int ? (* src = "Vortex_axi_fpu.v:24798.23-24798.66" *) int_sign : _085_;
  assign input_exp = src_is_int ? (* src = "Vortex_axi_fpu.v:24806.22-24806.63" *) int_input_exp : fp_input_exp;
  assign _115_ = inp_pipe_ready[2] ? (* src = "Vortex_axi_fpu.v:24952.52-24952.117" *) sv2v_tmp_CB10A : 1'hx;
  assign _004_ = flush_i ? (* src = "Vortex_axi_fpu.v:24952.34-24952.118" *) 1'h0 : _115_;
  assign _116_ = mid_pipe_ready[1] ? (* src = "Vortex_axi_fpu.v:24952.52-24952.117" *) mid_pipe_valid_q[1] : 1'hx;
  assign _003_ = flush_i ? (* src = "Vortex_axi_fpu.v:24952.34-24952.118" *) 1'h0 : _116_;
  assign round_sticky_bits = dst_is_int_q ? (* src = "Vortex_axi_fpu.v:25211.30-25211.89" *) { destination_mant[32], int_round_sticky_bits[0] } : { destination_mant[40], fp_round_sticky_bits[0] };
  assign pre_round_abs = dst_is_int_q ? (* src = "Vortex_axi_fpu.v:25281.26-25281.133" *) _087_ : _088_;
  assign fmt_result[31:0] = _034_ ? (* src = "Vortex_axi_fpu.v:25314.62-25314.175" *) 32'd0 : { rounded_sign, rounded_abs[30:0] };
  assign rounded_int_res = rounded_sign ? (* src = "Vortex_axi_fpu.v:25338.28-25338.80" *) _059_ : rounded_abs;
  assign \gen_special_results[0].active_format.special_results.special_res  = info_q[5] ? (* src = "Vortex_axi_fpu.v:25368.21-25368.102" *) { input_sign_q, 31'h00000000 } : 32'd2143289344;
  assign fp_regular_status[0] = src_is_int_q ? (* src = "Vortex_axi_fpu.v:25453.33-25453.145" *) _083_ : _077_;
  assign fp_result = fp_result_is_special ? (* src = "Vortex_axi_fpu.v:25457.22-25457.102" *) fp_special_result : _089_;
  assign fp_status = fp_result_is_special ? (* src = "Vortex_axi_fpu.v:25459.22-25459.82" *) { info_q[2], 4'h0 } : { fp_regular_status[4], 1'h0, fp_regular_status[2:0] };
  assign int_result = int_result_is_special ? (* src = "Vortex_axi_fpu.v:25461.23-25461.83" *) int_special_result : rounded_int_res;
  assign int_status = int_result_is_special ? (* src = "Vortex_axi_fpu.v:25463.23-25463.86" *) 5'h10 : { 4'h0, int_regular_status[0] };
  assign result_d = dst_is_int_q ? (* src = "Vortex_axi_fpu.v:25471.21-25471.58" *) int_result : fp_result;
  assign status_d = dst_is_int_q ? (* src = "Vortex_axi_fpu.v:25473.21-25473.58" *) int_status : fp_status;
  assign extension_bit = dst_is_int_q ? (* src = "Vortex_axi_fpu.v:25475.26-25475.69" *) int_result[31] : 1'h1;
  assign _117_ = mid_pipe_ready[2] ? (* src = "Vortex_axi_fpu.v:25531.52-25531.117" *) sv2v_tmp_25EE6 : 1'hx;
  assign _005_ = flush_i ? (* src = "Vortex_axi_fpu.v:25531.34-25531.118" *) 1'h0 : _117_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:24685.7-24689.6" *)
  \$paramod$62f5c6c40baf3ab700fec6049fa36a166c5bea61\fpnew_classifier  \fmt_init_inputs[0].active_format.i_fpnew_classifier  (
    .info_o({ fmt_mantissa[23], info[6:0] }),
    .is_boxed_i(is_boxed_q[0]),
    .operands_i(operands_q)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:25283.37-25292.3" *)
  \$paramod\fpnew_rounding\AbsWidth=32'00000000000000000000000000100000  i_fpnew_rounding (
    .abs_rounded_o(rounded_abs),
    .abs_value_i(pre_round_abs),
    .effective_subtraction_i(1'h0),
    .exact_zero_o(result_true_zero),
    .rnd_mode_i(rnd_mode_q),
    .round_sticky_bits_i(round_sticky_bits),
    .sign_i(input_sign_q),
    .sign_o(rounded_sign)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:24790.4-24794.3" *)
  \$paramod$7a2f806f70ebf64570f30d7ab5141d91788300fd\lzc  i_lzc (
    .cnt_o(renorm_shamt),
    .empty_o(mant_is_zero),
    .in_i(encoded_mant)
  );
  assign _099_[25:0] = _054_[31:6];
  assign _100_[25:0] = _055_[31:6];
  assign _102_[25:0] = _056_[31:6];
  assign _106_[8:0] = int_input_exp;
  assign { fmt_mantissa[159:24], fmt_mantissa[22:0] } = { 136'hffffffffffffffffffffffffffffffff00, operands_q[22:0] };
  assign fmt_of_after_round[4:1] = 4'hf;
  assign fmt_result[159:32] = 128'hffffffffffffffffffffffffffffffff;
  assign fmt_uf_after_round[4:1] = 4'hf;
  assign fp_regular_status[3] = 1'h0;
  assign fp_round_sticky_bits[1] = destination_mant[40];
  assign _056_[5:0] = 6'h00;
  assign _055_[5:0] = 6'h00;
  assign _054_[5:0] = 6'h00;
  assign info[39:7] = { 32'hffffffff, fmt_mantissa[23] };
  assign { inp_pipe_aux_q[14:10], inp_pipe_aux_q[4:0] } = { aux_i, sv2v_tmp_BB372 };
  assign { inp_pipe_dst_fmt_q[8:6], inp_pipe_dst_fmt_q[2:0] } = { dst_fmt_i, dst_fmt_q };
  assign { inp_pipe_int_fmt_q[5:4], inp_pipe_int_fmt_q[1:0] } = { int_fmt_i, int_fmt_q };
  assign { inp_pipe_is_boxed_q[14:10], inp_pipe_is_boxed_q[4:0] } = { is_boxed_i, is_boxed_q };
  assign { inp_pipe_op_mod_q[0], inp_pipe_op_mod_q[2] } = { op_mod_i, op_mod_q };
  assign inp_pipe_op_q[11:8] = op_i;
  assign { inp_pipe_operands_q[95:64], inp_pipe_operands_q[31:0] } = { operands_i, operands_q };
  assign inp_pipe_ready[0] = in_ready_o;
  assign { inp_pipe_rnd_mode_q[8:6], inp_pipe_rnd_mode_q[2:0] } = { rnd_mode_i, sv2v_tmp_32E16 };
  assign { inp_pipe_src_fmt_q[8:6], inp_pipe_src_fmt_q[2:0] } = { src_fmt_i, src_fmt_q };
  assign { inp_pipe_tag_q[14:10], inp_pipe_tag_q[4:0] } = { tag_i, sv2v_tmp_B21BC };
  assign { inp_pipe_valid_q[0], inp_pipe_valid_q[2] } = { in_valid_i, sv2v_tmp_CB10A };
  assign int_regular_status[4:1] = 4'h0;
  assign int_round_sticky_bits[1] = destination_mant[32];
  assign { mid_pipe_aux_q[14:10], mid_pipe_aux_q[4:0] } = { sv2v_tmp_BB372, sv2v_tmp_3D161 };
  assign { mid_pipe_dest_exp_q[26:18], mid_pipe_dest_exp_q[8:0] } = { destination_exp, destination_exp_q };
  assign { mid_pipe_dst_fmt_q[8:6], mid_pipe_dst_fmt_q[2:0] } = { dst_fmt_q, dst_fmt_q2 };
  assign { mid_pipe_dst_is_int_q[0], mid_pipe_dst_is_int_q[2] } = { dst_is_int, dst_is_int_q };
  assign { mid_pipe_info_q[23:16], mid_pipe_info_q[7:0] } = { sv2v_tmp_48E57, info_q };
  assign { mid_pipe_input_exp_q[26:18], mid_pipe_input_exp_q[8:0] } = { input_exp, input_exp_q };
  assign { mid_pipe_input_mant_q[95:64], mid_pipe_input_mant_q[31:0] } = { input_mant, input_mant_q };
  assign { mid_pipe_input_sign_q[0], mid_pipe_input_sign_q[2] } = { input_sign, input_sign_q };
  assign { mid_pipe_int_fmt_q[5:4], mid_pipe_int_fmt_q[1:0] } = { int_fmt_q, int_fmt_q2 };
  assign { mid_pipe_mant_zero_q[0], mid_pipe_mant_zero_q[2] } = { mant_is_zero, mant_is_zero_q };
  assign { mid_pipe_op_mod_q[0], mid_pipe_op_mod_q[2] } = { op_mod_q, op_mod_q2 };
  assign mid_pipe_ready[0] = inp_pipe_ready[2];
  assign { mid_pipe_rnd_mode_q[8:6], mid_pipe_rnd_mode_q[2:0] } = { sv2v_tmp_32E16, rnd_mode_q };
  assign { mid_pipe_src_is_int_q[0], mid_pipe_src_is_int_q[2] } = { src_is_int, src_is_int_q };
  assign { mid_pipe_tag_q[14:10], mid_pipe_tag_q[4:0] } = { sv2v_tmp_B21BC, sv2v_tmp_F9425 };
  assign { mid_pipe_valid_q[0], mid_pipe_valid_q[2] } = { sv2v_tmp_CB10A, sv2v_tmp_25EE6 };
  assign _029_[8:0] = destination_exp;
  assign src_subnormal[8:1] = 8'h00;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_core_req_bank_sel" *)
(* src = "Vortex_axi_fpu.v:11714.1-12193.10" *)
module \$paramod$1b25af507a503006fddb33d2620e3e0e3c51627c\VX_core_req_bank_sel (clk, reset, core_req_valid, core_req_rw, core_req_addr, core_req_byteen, core_req_data, core_req_tag, core_req_ready, per_bank_core_req_valid, per_bank_core_req_pmask, per_bank_core_req_rw, per_bank_core_req_addr, per_bank_core_req_wsel, per_bank_core_req_byteen, per_bank_core_req_data, per_bank_core_req_tid, per_bank_core_req_tag, per_bank_core_req_ready);
  (* src = "Vortex_axi_fpu.v:11752.13-11752.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11760.59-11760.72" *)
  input [29:0] core_req_addr;
  wire [29:0] core_req_addr;
  (* src = "Vortex_axi_fpu.v:11762.44-11762.59" *)
  input [3:0] core_req_byteen;
  wire [3:0] core_req_byteen;
  (* src = "Vortex_axi_fpu.v:11764.50-11764.63" *)
  input [31:0] core_req_data;
  wire [31:0] core_req_data;
  (* src = "Vortex_axi_fpu.v:11768.31-11768.45" *)
  output core_req_ready;
  wire core_req_ready;
  (* src = "Vortex_axi_fpu.v:11758.30-11758.41" *)
  input core_req_rw;
  wire core_req_rw;
  (* src = "Vortex_axi_fpu.v:11766.49-11766.61" *)
  input [44:0] core_req_tag;
  wire [44:0] core_req_tag;
  (* src = "Vortex_axi_fpu.v:11756.30-11756.44" *)
  input core_req_valid;
  wire core_req_valid;
  (* src = "Vortex_axi_fpu.v:11776.89-11776.111" *)
  output [25:0] per_bank_core_req_addr;
  wire [25:0] per_bank_core_req_addr;
  (* src = "Vortex_axi_fpu.v:11780.60-11780.84" *)
  output [3:0] per_bank_core_req_byteen;
  wire [3:0] per_bank_core_req_byteen;
  (* src = "Vortex_axi_fpu.v:11782.66-11782.88" *)
  output [31:0] per_bank_core_req_data;
  wire [31:0] per_bank_core_req_data;
  (* src = "Vortex_axi_fpu.v:11772.46-11772.69" *)
  output per_bank_core_req_pmask;
  wire per_bank_core_req_pmask;
  (* src = "Vortex_axi_fpu.v:11788.31-11788.54" *)
  input per_bank_core_req_ready;
  wire per_bank_core_req_ready;
  (* src = "Vortex_axi_fpu.v:11774.32-11774.52" *)
  output per_bank_core_req_rw;
  wire per_bank_core_req_rw;
  (* src = "Vortex_axi_fpu.v:11786.65-11786.86" *)
  output [44:0] per_bank_core_req_tag;
  wire [44:0] per_bank_core_req_tag;
  (* src = "Vortex_axi_fpu.v:11784.88-11784.109" *)
  output per_bank_core_req_tid;
  wire per_bank_core_req_tid;
  (* src = "Vortex_axi_fpu.v:11770.32-11770.55" *)
  output per_bank_core_req_valid;
  wire per_bank_core_req_valid;
  (* src = "Vortex_axi_fpu.v:11778.134-11778.156" *)
  output [3:0] per_bank_core_req_wsel;
  wire [3:0] per_bank_core_req_wsel;
  (* src = "Vortex_axi_fpu.v:11754.13-11754.18" *)
  input reset;
  wire reset;
  assign per_bank_core_req_byteen = core_req_byteen;
  assign per_bank_core_req_data = core_req_data;
  assign core_req_ready = per_bank_core_req_ready;
  assign per_bank_core_req_pmask = core_req_valid;
  assign per_bank_core_req_rw = core_req_rw;
  assign per_bank_core_req_tag = core_req_tag;
  assign per_bank_core_req_tid = 1'h0;
  assign per_bank_core_req_addr = core_req_addr[29:4];
  assign per_bank_core_req_valid = core_req_valid;
  assign per_bank_core_req_wsel = core_req_addr[3:0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_index_buffer" *)
(* src = "Vortex_axi_fpu.v:10850.1-10978.10" *)
module \$paramod$1cbbcd079c1f6d61d7b4a399d5af3b7e508189f0\VX_index_buffer (clk, reset, write_addr, write_data, acquire_slot, read_addr, read_data, release_addr, release_slot, empty, full);
  (* src = "Vortex_axi_fpu.v:10912.2-10922.5" *)
  wire [3:0] _00_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _01_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _02_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _03_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _04_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _05_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _06_;
  (* src = "Vortex_axi_fpu.v:10957.14-10957.25" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _08_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _09_;
  (* src = "Vortex_axi_fpu.v:10955.15-10955.28" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _11_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _12_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _13_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _14_;
  (* src = "Vortex_axi_fpu.v:10880.13-10880.25" *)
  input acquire_slot;
  wire acquire_slot;
  (* src = "Vortex_axi_fpu.v:10872.13-10872.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10890.14-10890.19" *)
  output empty;
  reg empty;
  (* src = "Vortex_axi_fpu.v:10904.21-10904.31" *)
  wire [1:0] free_index;
  (* src = "Vortex_axi_fpu.v:10894.19-10894.29" *)
  reg [3:0] free_slots;
  (* src = "Vortex_axi_fpu.v:10895.19-10895.31" *)
  wire [3:0] free_slots_n;
  (* src = "Vortex_axi_fpu.v:10902.7-10902.17" *)
  wire free_valid;
  (* src = "Vortex_axi_fpu.v:10892.14-10892.18" *)
  output full;
  reg full;
  (* src = "Vortex_axi_fpu.v:10882.27-10882.36" *)
  input [1:0] read_addr;
  wire [1:0] read_addr;
  (* src = "Vortex_axi_fpu.v:10884.28-10884.37" *)
  output [95:0] read_data;
  wire [95:0] read_data;
  (* src = "Vortex_axi_fpu.v:10886.27-10886.39" *)
  input [1:0] release_addr;
  wire [1:0] release_addr;
  (* src = "Vortex_axi_fpu.v:10888.13-10888.25" *)
  input release_slot;
  wire release_slot;
  (* src = "Vortex_axi_fpu.v:10874.13-10874.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:10876.28-10876.38" *)
  output [1:0] write_addr;
  reg [1:0] write_addr;
  (* src = "Vortex_axi_fpu.v:10878.27-10878.37" *)
  input [95:0] write_data;
  wire [95:0] write_data;
  assign _01_ = free_slots & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _05_;
  assign _02_ = _00_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _06_;
  (* src = "Vortex_axi_fpu.v:10928.2-10958.6" *)
  always @(posedge clk)
    if (reset) write_addr <= 2'h0;
    else write_addr <= free_index;
  (* src = "Vortex_axi_fpu.v:10928.2-10958.6" *)
  always @(posedge clk)
    if (reset) empty <= 1'h1;
    else empty <= _10_;
  (* src = "Vortex_axi_fpu.v:10928.2-10958.6" *)
  always @(posedge clk)
    if (reset) free_slots <= 4'hf;
    else free_slots <= free_slots_n;
  (* src = "Vortex_axi_fpu.v:10928.2-10958.6" *)
  always @(posedge clk)
    if (reset) full <= 1'h0;
    else full <= _07_;
  assign _03_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, release_addr });
  assign _04_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, write_addr });
  assign _05_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _11_;
  assign _06_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _13_;
  assign _07_ = ~ (* src = "Vortex_axi_fpu.v:10957.14-10957.25" *) free_valid;
  assign _08_ = _01_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _12_[3:0];
  assign _09_ = _02_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _14_[3:0];
  assign free_slots_n = acquire_slot ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10919.7-10919.19|Vortex_axi_fpu.v:10919.3-10921.35" *) _09_ : _00_;
  assign _00_ = release_slot ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10916.7-10916.19|Vortex_axi_fpu.v:10916.3-10918.35" *) _08_ : free_slots;
  assign _10_ = & (* src = "Vortex_axi_fpu.v:10955.15-10955.28" *) free_slots_n;
  assign _11_ = $signed(_03_) < 0 ? 1'h1 << - _03_ : 1'h1 >> _03_;
  assign _12_ = $signed(_03_) < 0 ? 1'h1 << - _03_ : 1'h1 >> _03_;
  assign _13_ = $signed(_04_) < 0 ? 1'h1 << - _04_ : 1'h1 >> _04_;
  assign _14_ = $signed(_04_) < 0 ? 1'h0 << - _04_ : 1'h0 >> _04_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:10964.4-10971.3" *)
  \$paramod$b101c56edf9902259c683d00872525cebf2c735f\VX_dp_ram  data_table (
    .clk(clk),
    .raddr(read_addr),
    .rdata(read_data),
    .waddr(write_addr),
    .wdata(write_data),
    .wren(acquire_slot)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:10906.21-10910.3" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000100  free_slots_sel (
    .cnt_o(free_index),
    .in_i(free_slots_n),
    .valid_o(free_valid)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_shift_register" *)
(* src = "Vortex_axi_fpu.v:8213.1-8307.10" *)
module \$paramod$1dee4b4f7b2f78dcef2f61a96e8bab169c05d5a3\VX_shift_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:8237.13-8237.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:8243.27-8243.34" *)
  input [87:0] data_in;
  wire [87:0] data_in;
  (* src = "Vortex_axi_fpu.v:8245.38-8245.46" *)
  output [87:0] data_out;
  wire [87:0] data_out;
  (* src = "Vortex_axi_fpu.v:8241.13-8241.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:8239.13-8239.18" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:8284.7-8289.6" *)
  \$paramod$48ebc0b75bf9cdc789973c50cd78fdf6cb8f88ee\VX_shift_register_nr  \genblk1.genblk1.sr_nr  (
    .clk(clk),
    .data_in(data_in[86:0]),
    .data_out(data_out[86:0]),
    .enable(enable)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:8271.7-8277.6" *)
  \$paramod$800058e9fed2bccfc6cd8aa6720c28c5986416ae\VX_shift_register_wr  \genblk1.genblk1.sr_wr  (
    .clk(clk),
    .data_in(data_in[87]),
    .data_out(data_out[87]),
    .enable(enable),
    .reset(reset)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_fpu.v:9402.1-9502.10" *)
module \$paramod$2509b0c2e62307da210f4a7f4a17dc7de104d463\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:9416.13-9416.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9422.27-9422.34" *)
  input [111:0] data_in;
  wire [111:0] data_in;
  (* src = "Vortex_axi_fpu.v:9424.28-9424.36" *)
  output [111:0] data_out;
  wire [111:0] data_out;
  (* src = "Vortex_axi_fpu.v:9420.13-9420.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:9418.13-9418.18" *)
  input reset;
  wire reset;
  assign data_out = data_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\rr_arb_tree_3B043_A8992" *)
(* src = "Vortex_axi_fpu.v:40524.1-40872.10" *)
module \$paramod$282b73a20e4b0c6f071708df724a703bdc72e8f3\rr_arb_tree_3B043_A8992 (clk_i, rst_ni, flush_i, rr_i, req_i, gnt_o, data_i, req_o, gnt_i, data_o, idx_o);
  (* src = "Vortex_axi_fpu.v:40741.5-40754.8" *)
  wire [2:0] _00_;
  (* src = "Vortex_axi_fpu.v:40773.38-40773.88" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:40773.38-40773.88" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:40806.40-40806.91" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:40806.40-40806.91" *)
  wire _04_;
  wire _05_;
  (* src = "Vortex_axi_fpu.v:40710.31-40710.39" *)
  wire _06_;
  (* src = "Vortex_axi_fpu.v:40710.31-40710.39" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:40710.31-40710.39" *)
  wire _08_;
  (* src = "Vortex_axi_fpu.v:40710.31-40710.39" *)
  wire _09_;
  (* src = "Vortex_axi_fpu.v:40710.31-40710.39" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:40712.31-40712.40" *)
  wire _11_;
  (* src = "Vortex_axi_fpu.v:40712.31-40712.40" *)
  wire _12_;
  (* src = "Vortex_axi_fpu.v:40712.31-40712.40" *)
  wire _13_;
  (* src = "Vortex_axi_fpu.v:40712.31-40712.40" *)
  wire _14_;
  (* src = "Vortex_axi_fpu.v:40712.31-40712.40" *)
  wire _15_;
  (* src = "Vortex_axi_fpu.v:40734.21-40734.35" *)
  wire _16_;
  (* src = "Vortex_axi_fpu.v:40773.21-40773.34" *)
  wire _17_;
  (* src = "Vortex_axi_fpu.v:40773.21-40773.34" *)
  wire _18_;
  (* src = "Vortex_axi_fpu.v:40779.79-40779.83" *)
  wire _19_;
  (* src = "Vortex_axi_fpu.v:40779.79-40779.83" *)
  wire _20_;
  (* src = "Vortex_axi_fpu.v:40806.20-40806.36" *)
  wire _21_;
  (* src = "Vortex_axi_fpu.v:40806.20-40806.36" *)
  wire _22_;
  (* src = "Vortex_axi_fpu.v:40812.50-40812.54" *)
  wire _23_;
  (* src = "Vortex_axi_fpu.v:40812.50-40812.54" *)
  wire _24_;
  (* src = "Vortex_axi_fpu.v:40558.13-40558.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:40570.195-40570.201" *)
  input [194:0] data_i;
  wire [194:0] data_i;
  (* src = "Vortex_axi_fpu.v:40576.37-40576.43" *)
  output [38:0] data_o;
  wire [38:0] data_o;
  (* src = "Vortex_axi_fpu.v:40562.13-40562.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:40605.725-40605.735" *)
  wire [272:0] \gen_arbiter.data_nodes ;
  (* src = "Vortex_axi_fpu.v:40702.28-40702.37" *)
  wire [2:0] \gen_arbiter.gen_int_rr.gen_fair_arb.lower_idx ;
  (* src = "Vortex_axi_fpu.v:40699.25-40699.35" *)
  wire [4:0] \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask ;
  (* src = "Vortex_axi_fpu.v:40703.28-40703.36" *)
  wire [2:0] \gen_arbiter.gen_int_rr.gen_fair_arb.next_idx ;
  (* src = "Vortex_axi_fpu.v:40705.11-40705.22" *)
  wire \gen_arbiter.gen_int_rr.gen_fair_arb.upper_empty ;
  (* src = "Vortex_axi_fpu.v:40701.28-40701.37" *)
  wire [2:0] \gen_arbiter.gen_int_rr.gen_fair_arb.upper_idx ;
  (* src = "Vortex_axi_fpu.v:40698.25-40698.35" *)
  wire [4:0] \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask ;
  (* src = "Vortex_axi_fpu.v:40630.27-40630.31" *)
  wire [2:0] \gen_arbiter.gen_int_rr.rr_d ;
  (* src = "Vortex_axi_fpu.v:40763.11-40763.14" *)
  wire \gen_arbiter.gen_levels[0].gen_level[0].sel ;
  (* src = "Vortex_axi_fpu.v:40763.11-40763.14" *)
  wire \gen_arbiter.gen_levels[1].gen_level[0].sel ;
  (* src = "Vortex_axi_fpu.v:40763.11-40763.14" *)
  wire \gen_arbiter.gen_levels[2].gen_level[0].sel ;
  (* src = "Vortex_axi_fpu.v:40763.11-40763.14" *)
  wire \gen_arbiter.gen_levels[2].gen_level[1].sel ;
  (* src = "Vortex_axi_fpu.v:40607.34-40607.43" *)
  (* unused_bits = "6" *)
  wire [6:0] \gen_arbiter.gnt_nodes ;
  (* src = "Vortex_axi_fpu.v:40603.235-40603.246" *)
  (* unused_bits = "5 8" *)
  wire [20:0] \gen_arbiter.index_nodes ;
  (* src = "Vortex_axi_fpu.v:40609.34-40609.43" *)
  wire [6:0] \gen_arbiter.req_nodes ;
  (* src = "Vortex_axi_fpu.v:40611.25-40611.29" *)
  reg [2:0] \gen_arbiter.rr_q ;
  (* src = "Vortex_axi_fpu.v:40574.13-40574.18" *)
  input gnt_i;
  wire gnt_i;
  (* src = "Vortex_axi_fpu.v:40568.28-40568.33" *)
  output [4:0] gnt_o;
  wire [4:0] gnt_o;
  (* src = "Vortex_axi_fpu.v:40578.31-40578.36" *)
  output [2:0] idx_o;
  wire [2:0] idx_o;
  (* src = "Vortex_axi_fpu.v:40566.27-40566.32" *)
  input [4:0] req_i;
  wire [4:0] req_i;
  (* src = "Vortex_axi_fpu.v:40572.14-40572.19" *)
  output req_o;
  wire req_o;
  (* src = "Vortex_axi_fpu.v:40564.30-40564.34" *)
  input [2:0] rr_i;
  wire [2:0] rr_i;
  (* src = "Vortex_axi_fpu.v:40560.13-40560.19" *)
  input rst_ni;
  wire rst_ni;
  assign _01_ = req_i[1] & (* src = "Vortex_axi_fpu.v:40773.38-40773.88" *) \gen_arbiter.rr_q [0];
  assign _02_ = req_i[3] & (* src = "Vortex_axi_fpu.v:40773.38-40773.88" *) \gen_arbiter.rr_q [0];
  assign gnt_o[0] = \gen_arbiter.gnt_nodes [3] & (* src = "Vortex_axi_fpu.v:40779.30-40779.83" *) _19_;
  assign gnt_o[2] = \gen_arbiter.gnt_nodes [4] & (* src = "Vortex_axi_fpu.v:40779.30-40779.83" *) _20_;
  assign gnt_o[1] = \gen_arbiter.gnt_nodes [3] & (* src = "Vortex_axi_fpu.v:40781.36-40781.94" *) \gen_arbiter.gen_levels[2].gen_level[0].sel ;
  assign gnt_o[3] = \gen_arbiter.gnt_nodes [4] & (* src = "Vortex_axi_fpu.v:40781.36-40781.94" *) \gen_arbiter.gen_levels[2].gen_level[1].sel ;
  assign _03_ = req_i[4] & (* src = "Vortex_axi_fpu.v:40806.40-40806.91" *) \gen_arbiter.rr_q [2];
  assign _04_ = \gen_arbiter.req_nodes [4] & (* src = "Vortex_axi_fpu.v:40806.40-40806.91" *) \gen_arbiter.rr_q [1];
  assign \gen_arbiter.gnt_nodes [1] = gnt_i & (* src = "Vortex_axi_fpu.v:40812.32-40812.54" *) _23_;
  assign \gen_arbiter.gnt_nodes [3] = \gen_arbiter.gnt_nodes [1] & (* src = "Vortex_axi_fpu.v:40812.32-40812.54" *) _24_;
  assign gnt_o[4] = \gen_arbiter.gnt_nodes [2] & (* src = "Vortex_axi_fpu.v:40812.32-40812.54" *) req_i[4];
  assign \gen_arbiter.gnt_nodes [2] = gnt_i & (* src = "Vortex_axi_fpu.v:40814.36-40814.57" *) \gen_arbiter.gen_levels[0].gen_level[0].sel ;
  assign \gen_arbiter.gnt_nodes [4] = \gen_arbiter.gnt_nodes [1] & (* src = "Vortex_axi_fpu.v:40814.36-40814.57" *) \gen_arbiter.gen_levels[1].gen_level[0].sel ;
  (* src = "Vortex_axi_fpu.v:40741.5-40754.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \gen_arbiter.rr_q  <= 3'h0;
    else if (_05_) \gen_arbiter.rr_q  <= _00_;
  assign _05_ = | { _16_, flush_i };
  assign _06_ = 32'd0 > (* src = "Vortex_axi_fpu.v:40710.31-40710.39" *) \gen_arbiter.rr_q ;
  assign _07_ = 32'd1 > (* src = "Vortex_axi_fpu.v:40710.31-40710.39" *) \gen_arbiter.rr_q ;
  assign _08_ = 32'd2 > (* src = "Vortex_axi_fpu.v:40710.31-40710.39" *) \gen_arbiter.rr_q ;
  assign _09_ = 32'd3 > (* src = "Vortex_axi_fpu.v:40710.31-40710.39" *) \gen_arbiter.rr_q ;
  assign _10_ = 32'd4 > (* src = "Vortex_axi_fpu.v:40710.31-40710.39" *) \gen_arbiter.rr_q ;
  assign _11_ = 32'd0 <= (* src = "Vortex_axi_fpu.v:40712.31-40712.40" *) \gen_arbiter.rr_q ;
  assign _12_ = 32'd1 <= (* src = "Vortex_axi_fpu.v:40712.31-40712.40" *) \gen_arbiter.rr_q ;
  assign _13_ = 32'd2 <= (* src = "Vortex_axi_fpu.v:40712.31-40712.40" *) \gen_arbiter.rr_q ;
  assign _14_ = 32'd3 <= (* src = "Vortex_axi_fpu.v:40712.31-40712.40" *) \gen_arbiter.rr_q ;
  assign _15_ = 32'd4 <= (* src = "Vortex_axi_fpu.v:40712.31-40712.40" *) \gen_arbiter.rr_q ;
  assign _16_ = gnt_i && (* src = "Vortex_axi_fpu.v:40734.21-40734.35" *) req_o;
  assign _17_ = ~ (* src = "Vortex_axi_fpu.v:40773.21-40773.34" *) req_i[0];
  assign _18_ = ~ (* src = "Vortex_axi_fpu.v:40773.21-40773.34" *) req_i[2];
  assign _19_ = ~ (* src = "Vortex_axi_fpu.v:40779.79-40779.83" *) \gen_arbiter.gen_levels[2].gen_level[0].sel ;
  assign _20_ = ~ (* src = "Vortex_axi_fpu.v:40779.79-40779.83" *) \gen_arbiter.gen_levels[2].gen_level[1].sel ;
  assign _21_ = ~ (* src = "Vortex_axi_fpu.v:40806.20-40806.36" *) \gen_arbiter.req_nodes [1];
  assign _22_ = ~ (* src = "Vortex_axi_fpu.v:40806.20-40806.36" *) \gen_arbiter.req_nodes [3];
  assign _23_ = ~ (* src = "Vortex_axi_fpu.v:40812.50-40812.54" *) \gen_arbiter.gen_levels[0].gen_level[0].sel ;
  assign _24_ = ~ (* src = "Vortex_axi_fpu.v:40812.50-40812.54" *) \gen_arbiter.gen_levels[1].gen_level[0].sel ;
  assign \gen_arbiter.req_nodes [3] = req_i[0] | (* src = "Vortex_axi_fpu.v:40771.33-40771.66" *) req_i[1];
  assign \gen_arbiter.req_nodes [4] = req_i[2] | (* src = "Vortex_axi_fpu.v:40771.33-40771.66" *) req_i[3];
  assign \gen_arbiter.gen_levels[2].gen_level[0].sel  = _17_ | (* src = "Vortex_axi_fpu.v:40773.21-40773.89" *) _01_;
  assign \gen_arbiter.gen_levels[2].gen_level[1].sel  = _18_ | (* src = "Vortex_axi_fpu.v:40773.21-40773.89" *) _02_;
  assign req_o = \gen_arbiter.req_nodes [1] | (* src = "Vortex_axi_fpu.v:40804.32-40804.69" *) req_i[4];
  assign \gen_arbiter.req_nodes [1] = \gen_arbiter.req_nodes [3] | (* src = "Vortex_axi_fpu.v:40804.32-40804.69" *) \gen_arbiter.req_nodes [4];
  assign \gen_arbiter.gen_levels[0].gen_level[0].sel  = _21_ | (* src = "Vortex_axi_fpu.v:40806.20-40806.92" *) _03_;
  assign \gen_arbiter.gen_levels[1].gen_level[0].sel  = _22_ | (* src = "Vortex_axi_fpu.v:40806.20-40806.92" *) _04_;
  assign _00_ = flush_i ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:40748.11-40748.18|Vortex_axi_fpu.v:40748.7-40753.21" *) 3'h0 : \gen_arbiter.gen_int_rr.rr_d ;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [0] = _06_ ? (* src = "Vortex_axi_fpu.v:40710.31-40710.57" *) req_i[0] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [1] = _07_ ? (* src = "Vortex_axi_fpu.v:40710.31-40710.57" *) req_i[1] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [2] = _08_ ? (* src = "Vortex_axi_fpu.v:40710.31-40710.57" *) req_i[2] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [3] = _09_ ? (* src = "Vortex_axi_fpu.v:40710.31-40710.57" *) req_i[3] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [4] = _10_ ? (* src = "Vortex_axi_fpu.v:40710.31-40710.57" *) req_i[4] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [0] = _11_ ? (* src = "Vortex_axi_fpu.v:40712.31-40712.58" *) req_i[0] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [1] = _12_ ? (* src = "Vortex_axi_fpu.v:40712.31-40712.58" *) req_i[1] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [2] = _13_ ? (* src = "Vortex_axi_fpu.v:40712.31-40712.58" *) req_i[2] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [3] = _14_ ? (* src = "Vortex_axi_fpu.v:40712.31-40712.58" *) req_i[3] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [4] = _15_ ? (* src = "Vortex_axi_fpu.v:40712.31-40712.58" *) req_i[4] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.next_idx  = \gen_arbiter.gen_int_rr.gen_fair_arb.upper_empty  ? (* src = "Vortex_axi_fpu.v:40732.25-40732.60" *) \gen_arbiter.gen_int_rr.gen_fair_arb.lower_idx  : \gen_arbiter.gen_int_rr.gen_fair_arb.upper_idx ;
  assign \gen_arbiter.gen_int_rr.rr_d  = _16_ ? (* src = "Vortex_axi_fpu.v:40734.21-40734.53" *) \gen_arbiter.gen_int_rr.gen_fair_arb.next_idx  : 3'hx;
  assign \gen_arbiter.data_nodes [155:117] = \gen_arbiter.gen_levels[2].gen_level[0].sel  ? (* src = "Vortex_axi_fpu.v:40777.311-40777.780" *) data_i[77:39] : data_i[38:0];
  assign \gen_arbiter.data_nodes [194:156] = \gen_arbiter.gen_levels[2].gen_level[1].sel  ? (* src = "Vortex_axi_fpu.v:40777.311-40777.780" *) data_i[155:117] : data_i[116:78];
  assign idx_o = \gen_arbiter.gen_levels[0].gen_level[0].sel  ? (* src = "Vortex_axi_fpu.v:40808.120-40808.1111" *) { 1'h1, \gen_arbiter.index_nodes [7:6] } : { 1'h0, \gen_arbiter.index_nodes [4:3] };
  assign \gen_arbiter.index_nodes [5:3] = \gen_arbiter.gen_levels[1].gen_level[0].sel  ? (* src = "Vortex_axi_fpu.v:40808.120-40808.1111" *) { 2'h1, \gen_arbiter.gen_levels[2].gen_level[1].sel  } : { 2'h0, \gen_arbiter.gen_levels[2].gen_level[0].sel  };
  assign \gen_arbiter.index_nodes [8:6] = req_i[4] ? (* src = "Vortex_axi_fpu.v:40808.120-40808.1111" *) 3'h0 : 3'h2;
  assign data_o = \gen_arbiter.gen_levels[0].gen_level[0].sel  ? (* src = "Vortex_axi_fpu.v:40810.310-40810.913" *) \gen_arbiter.data_nodes [116:78] : \gen_arbiter.data_nodes [77:39];
  assign \gen_arbiter.data_nodes [77:39] = \gen_arbiter.gen_levels[1].gen_level[0].sel  ? (* src = "Vortex_axi_fpu.v:40810.310-40810.913" *) \gen_arbiter.data_nodes [194:156] : \gen_arbiter.data_nodes [155:117];
  assign \gen_arbiter.data_nodes [116:78] = req_i[4] ? (* src = "Vortex_axi_fpu.v:40810.310-40810.913" *) data_i[194:156] : 39'h0000000000;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:40727.8-40730.7" *)
  \$paramod\lzc\WIDTH=32'00000000000000000000000000000101\MODE=1'0  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower  (
    .cnt_o(\gen_arbiter.gen_int_rr.gen_fair_arb.lower_idx ),
    .in_i(\gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:40718.8-40722.7" *)
  \$paramod\lzc\WIDTH=32'00000000000000000000000000000101\MODE=1'0  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper  (
    .cnt_o(\gen_arbiter.gen_int_rr.gen_fair_arb.upper_idx ),
    .empty_o(\gen_arbiter.gen_int_rr.gen_fair_arb.upper_empty ),
    .in_i(\gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask )
  );
  assign { \gen_arbiter.data_nodes [272:195], \gen_arbiter.data_nodes [38:0] } = { 39'h0000000000, data_i[194:156], data_o };
  assign { \gen_arbiter.gnt_nodes [5], \gen_arbiter.gnt_nodes [0] } = { gnt_o[4], gnt_i };
  assign { \gen_arbiter.index_nodes [20:9], \gen_arbiter.index_nodes [2:0] } = { 8'h00, \gen_arbiter.gen_levels[2].gen_level[1].sel , 2'h0, \gen_arbiter.gen_levels[2].gen_level[0].sel , idx_o };
  assign { \gen_arbiter.req_nodes [6:5], \gen_arbiter.req_nodes [2], \gen_arbiter.req_nodes [0] } = { 1'h0, req_i[4], req_i[4], req_o };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_elastic_buffer" *)
(* src = "Vortex_axi_fpu.v:10617.1-10707.10" *)
module \$paramod$28a15c66cdd267c59880a4edb702519f948c56d0\VX_elastic_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:10636.13-10636.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10644.27-10644.34" *)
  input [512:0] data_in;
  wire [512:0] data_in;
  (* src = "Vortex_axi_fpu.v:10646.28-10646.36" *)
  output [512:0] data_out;
  wire [512:0] data_out;
  (* src = "Vortex_axi_fpu.v:10642.14-10642.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:10648.13-10648.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:10638.13-10638.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:10640.13-10640.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:10650.14-10650.23" *)
  output valid_out;
  wire valid_out;
  assign data_out = data_in;
  assign ready_in = ready_out;
  assign valid_out = valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_sp_ram" *)
(* src = "Vortex_axi_fpu.v:9997.1-10450.10" *)
module \$paramod$295a5002cfa9ea363430799c943fa769013a93f5\VX_sp_ram (clk, addr, wren, wdata, rdata);
  (* src = "Vortex_axi_fpu.v:10359.7-10363.28" *)
  wire [7:0] _0_;
  (* src = "Vortex_axi_fpu.v:10359.7-10363.28" *)
  wire [511:0] _1_;
  (* src = "Vortex_axi_fpu.v:10359.7-10363.28" *)
  wire [511:0] _2_;
  (* src = "Vortex_axi_fpu.v:10027.27-10027.31" *)
  input [7:0] addr;
  wire [7:0] addr;
  (* src = "Vortex_axi_fpu.v:10025.13-10025.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10033.28-10033.33" *)
  output [511:0] rdata;
  wire [511:0] rdata;
  (* src = "Vortex_axi_fpu.v:10031.27-10031.32" *)
  input [511:0] wdata;
  wire [511:0] wdata;
  (* src = "Vortex_axi_fpu.v:10029.29-10029.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_fpu.v:10335.25-10335.28" *)
  reg [511:0] \genblk1.genblk1.genblk1.genblk1.ram  [255:0];
  always @(posedge clk) begin
    if (_2_[511])
      \genblk1.genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.genblk1.ram [addr];
  assign _2_[511] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10361.12-10361.16|Vortex_axi_fpu.v:10361.8-10363.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10361.12-10361.16|Vortex_axi_fpu.v:10361.8-10363.28" *) wdata : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10361.12-10361.16|Vortex_axi_fpu.v:10361.8-10363.28" *) addr : 8'hxx;
  assign _2_[510:0] = { _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_fpu.v:9402.1-9502.10" *)
module \$paramod$2c9c05b71171db5dc12365f603c732bd72be1571\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:9416.13-9416.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9422.27-9422.34" *)
  input [600:0] data_in;
  wire [600:0] data_in;
  (* src = "Vortex_axi_fpu.v:9424.28-9424.36" *)
  output [600:0] data_out;
  wire [600:0] data_out;
  (* src = "Vortex_axi_fpu.v:9420.13-9420.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:9465.34-9465.41" *)
  reg [599:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_fpu.v:9467.24-9467.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_fpu.v:9418.13-9418.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9478.5-9482.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[599:0];
  (* src = "Vortex_axi_fpu.v:9469.5-9476.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[600];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_top_FF541" *)
(* src = "Vortex_axi_fpu.v:22988.1-23274.10" *)
module \$paramod$2cae6c23825a7dff6f006a48be50ad033a89ac96\fpnew_top_FF541 (clk_i, rst_ni, operands_i, rnd_mode_i, op_i, op_mod_i, src_fmt_i, dst_fmt_i, int_fmt_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, tag_o, out_valid_o, out_ready_i, busy_o);
  (* src = "Vortex_axi_fpu.v:23156.70-23156.438" *)
  wire _00_;
  (* src = "Vortex_axi_fpu.v:23156.70-23156.438" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:23156.70-23156.438" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:23156.70-23156.438" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:23156.70-23156.438" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:23156.70-23156.438" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:23192.36-23192.85" *)
  wire _06_;
  (* src = "Vortex_axi_fpu.v:23192.36-23192.85" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:23192.36-23192.85" *)
  wire _08_;
  (* src = "Vortex_axi_fpu.v:23192.36-23192.85" *)
  wire _09_;
  wire [4:0] _10_;
  wire _11_;
  wire [1:0] _12_;
  wire _13_;
  wire [3:0] _14_;
  wire _15_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire _16_;
  (* src = "Vortex_axi_fpu.v:23244.21-23244.35" *)
  wire [37:0] arbiter_output;
  (* src = "Vortex_axi_fpu.v:23094.14-23094.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:23048.13-23048.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:23067.19-23067.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:23081.13-23081.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] \fpnew_pkg_get_opgroup$func$Vortex_axi_fpu.v:23129$7172.$result ;
  (* src = "Vortex_axi_fpu.v:23188.9-23188.17" *)
  wire \gen_operation_groups[0].in_valid ;
  (* src = "Vortex_axi_fpu.v:23190.40-23190.51" *)
  wire [14:0] \gen_operation_groups[0].input_boxed ;
  (* src = "Vortex_axi_fpu.v:23188.9-23188.17" *)
  wire \gen_operation_groups[1].in_valid ;
  (* src = "Vortex_axi_fpu.v:23188.9-23188.17" *)
  wire \gen_operation_groups[2].in_valid ;
  (* src = "Vortex_axi_fpu.v:23188.9-23188.17" *)
  wire \gen_operation_groups[3].in_valid ;
  (* src = "Vortex_axi_fpu.v:23079.14-23079.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:23077.13-23077.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:23071.19-23071.28" *)
  input [1:0] int_fmt_i;
  wire [1:0] int_fmt_i;
  (* src = "Vortex_axi_fpu.v:23059.19-23059.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:23061.13-23061.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:23052.44-23052.54" *)
  input [95:0] operands_i;
  wire [95:0] operands_i;
  (* src = "Vortex_axi_fpu.v:23106.13-23106.23" *)
  wire [3:0] opgrp_busy;
  (* src = "Vortex_axi_fpu.v:23105.13-23105.22" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] opgrp_ext;
  (* src = "Vortex_axi_fpu.v:23102.13-23102.27" *)
  wire [3:0] opgrp_in_ready;
  (* src = "Vortex_axi_fpu.v:23104.13-23104.28" *)
  wire [3:0] opgrp_out_ready;
  (* src = "Vortex_axi_fpu.v:23103.13-23103.28" *)
  wire [3:0] opgrp_out_valid;
  (* src = "Vortex_axi_fpu.v:23108.127-23108.140" *)
  wire [151:0] opgrp_outputs;
  (* src = "Vortex_axi_fpu.v:23092.13-23092.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:23090.14-23090.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:23083.28-23083.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:23055.19-23055.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:23050.13-23050.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:23065.19-23065.28" *)
  input [2:0] src_fmt_i;
  wire [2:0] src_fmt_i;
  (* src = "Vortex_axi_fpu.v:23086.20-23086.28" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:23075.13-23075.18" *)
  input tag_i;
  wire tag_i;
  (* src = "Vortex_axi_fpu.v:23088.14-23088.19" *)
  output tag_o;
  wire tag_o;
  (* src = "Vortex_axi_fpu.v:23073.13-23073.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  assign in_ready_o = in_valid_i & (* src = "Vortex_axi_fpu.v:23129.22-23129.78" *) _16_;
  assign \gen_operation_groups[0].in_valid  = in_valid_i & (* src = "Vortex_axi_fpu.v:23192.22-23192.86" *) _06_;
  assign \gen_operation_groups[1].in_valid  = in_valid_i & (* src = "Vortex_axi_fpu.v:23192.22-23192.86" *) _07_;
  assign \gen_operation_groups[2].in_valid  = in_valid_i & (* src = "Vortex_axi_fpu.v:23192.22-23192.86" *) _08_;
  assign \gen_operation_groups[3].in_valid  = in_valid_i & (* src = "Vortex_axi_fpu.v:23192.22-23192.86" *) _09_;
  assign _03_ = operands_i[31:8] == (* src = "Vortex_axi_fpu.v:23156.70-23156.438" *) 24'hffffff;
  assign _04_ = operands_i[63:40] == (* src = "Vortex_axi_fpu.v:23156.70-23156.438" *) 24'hffffff;
  assign _05_ = operands_i[95:72] == (* src = "Vortex_axi_fpu.v:23156.70-23156.438" *) 24'hffffff;
  assign _00_ = operands_i[31:16] == (* src = "Vortex_axi_fpu.v:23156.70-23156.438" *) 16'hffff;
  assign _01_ = operands_i[63:48] == (* src = "Vortex_axi_fpu.v:23156.70-23156.438" *) 16'hffff;
  assign _02_ = operands_i[95:80] == (* src = "Vortex_axi_fpu.v:23156.70-23156.438" *) 16'hffff;
  assign _06_ = ! (* src = "Vortex_axi_fpu.v:23192.36-23192.85" *) \fpnew_pkg_get_opgroup$func$Vortex_axi_fpu.v:23129$7172.$result ;
  assign _07_ = \fpnew_pkg_get_opgroup$func$Vortex_axi_fpu.v:23129$7172.$result  == (* src = "Vortex_axi_fpu.v:23192.36-23192.85" *) 2'h1;
  assign _08_ = \fpnew_pkg_get_opgroup$func$Vortex_axi_fpu.v:23129$7172.$result  == (* src = "Vortex_axi_fpu.v:23192.36-23192.85" *) 2'h2;
  assign _09_ = \fpnew_pkg_get_opgroup$func$Vortex_axi_fpu.v:23129$7172.$result  == (* src = "Vortex_axi_fpu.v:23192.36-23192.85" *) 2'h3;
  function [1:0] _32_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:23121.3-23127.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _32_ = b[1:0];
      3'b?1?:
        _32_ = b[3:2];
      3'b1??:
        _32_ = b[5:4];
      default:
        _32_ = a;
    endcase
  endfunction
  assign \fpnew_pkg_get_opgroup$func$Vortex_axi_fpu.v:23129$7172.$result  = _32_(2'h2, 6'h07, { _15_, _13_, _11_ });
  assign _13_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:23121.3-23127.10" *) _12_;
  assign _15_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:23121.3-23127.10" *) _14_;
  assign _11_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:23121.3-23127.10" *) _10_;
  assign _10_[0] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:23121.3-23127.10" *) 4'ha;
  assign _10_[1] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:23121.3-23127.10" *) 4'hb;
  assign _10_[2] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:23121.3-23127.10" *) 4'hc;
  assign _10_[3] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:23121.3-23127.10" *) 4'hd;
  assign _10_[4] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:23121.3-23127.10" *) 4'he;
  assign _12_[0] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:23121.3-23127.10" *) 4'h4;
  assign _12_[1] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:23121.3-23127.10" *) 4'h5;
  assign _14_[0] = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:23121.3-23127.10" *) op_i;
  assign _14_[1] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:23121.3-23127.10" *) 4'h1;
  assign _14_[2] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:23121.3-23127.10" *) 4'h2;
  assign _14_[3] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:23121.3-23127.10" *) 4'h3;
  assign busy_o = | (* src = "Vortex_axi_fpu.v:23273.18-23273.29" *) opgrp_busy;
  wire [3:0] _55_ = opgrp_in_ready;
  assign _16_ = _55_[\fpnew_pkg_get_opgroup$func$Vortex_axi_fpu.v:23129$7172.$result  +: 1];
  assign \gen_operation_groups[0].input_boxed [9] = vectorial_op_i ? (* src = "Vortex_axi_fpu.v:23156.52-23156.445" *) 1'h1 : _03_;
  assign \gen_operation_groups[0].input_boxed [10] = vectorial_op_i ? (* src = "Vortex_axi_fpu.v:23156.52-23156.445" *) 1'h1 : _04_;
  assign \gen_operation_groups[0].input_boxed [11] = vectorial_op_i ? (* src = "Vortex_axi_fpu.v:23156.52-23156.445" *) 1'h1 : _05_;
  assign \gen_operation_groups[0].input_boxed [12] = vectorial_op_i ? (* src = "Vortex_axi_fpu.v:23156.52-23156.445" *) 1'h1 : _00_;
  assign \gen_operation_groups[0].input_boxed [13] = vectorial_op_i ? (* src = "Vortex_axi_fpu.v:23156.52-23156.445" *) 1'h1 : _01_;
  assign \gen_operation_groups[0].input_boxed [14] = vectorial_op_i ? (* src = "Vortex_axi_fpu.v:23156.52-23156.445" *) 1'h1 : _02_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:23217.6-23240.5" *)
  \$paramod$659fb6cc46c95fe9b3003e563f8f996f09864f2e\fpnew_opgroup_block_E7A9E  \gen_operation_groups[0].i_opgroup_block  (
    .busy_o(opgrp_busy[0]),
    .clk_i(clk_i),
    .dst_fmt_i(dst_fmt_i),
    .extension_bit_o(opgrp_ext[0]),
    .flush_i(flush_i),
    .in_ready_o(opgrp_in_ready[0]),
    .in_valid_i(\gen_operation_groups[0].in_valid ),
    .int_fmt_i(int_fmt_i),
    .is_boxed_i({ \gen_operation_groups[0].input_boxed [14:9], \gen_operation_groups[0].input_boxed [14:12], 6'h3f }),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i),
    .out_ready_i(opgrp_out_ready[0]),
    .out_valid_o(opgrp_out_valid[0]),
    .result_o(opgrp_outputs[37:6]),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .src_fmt_i(src_fmt_i),
    .status_o(opgrp_outputs[5:1]),
    .tag_i(tag_i),
    .tag_o(opgrp_outputs[0]),
    .vectorial_op_i(vectorial_op_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:23217.6-23240.5" *)
  \$paramod$e30fba5a4b678c1f796ee230de61fefb06a1aa61\fpnew_opgroup_block_E7A9E  \gen_operation_groups[1].i_opgroup_block  (
    .busy_o(opgrp_busy[1]),
    .clk_i(clk_i),
    .dst_fmt_i(dst_fmt_i),
    .extension_bit_o(opgrp_ext[1]),
    .flush_i(flush_i),
    .in_ready_o(opgrp_in_ready[1]),
    .in_valid_i(\gen_operation_groups[1].in_valid ),
    .int_fmt_i(int_fmt_i),
    .is_boxed_i({ \gen_operation_groups[0].input_boxed [13:12], \gen_operation_groups[0].input_boxed [10:9], \gen_operation_groups[0].input_boxed [13:12], 4'hf }),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i[63:0]),
    .out_ready_i(opgrp_out_ready[1]),
    .out_valid_o(opgrp_out_valid[1]),
    .result_o(opgrp_outputs[75:44]),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .src_fmt_i(src_fmt_i),
    .status_o(opgrp_outputs[43:39]),
    .tag_i(tag_i),
    .tag_o(opgrp_outputs[38]),
    .vectorial_op_i(vectorial_op_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:23217.6-23240.5" *)
  \$paramod$fcad1e47b525414df468ec9e8bfac4d4cfc3f79d\fpnew_opgroup_block_E7A9E  \gen_operation_groups[2].i_opgroup_block  (
    .busy_o(opgrp_busy[2]),
    .clk_i(clk_i),
    .dst_fmt_i(dst_fmt_i),
    .extension_bit_o(opgrp_ext[2]),
    .flush_i(flush_i),
    .in_ready_o(opgrp_in_ready[2]),
    .in_valid_i(\gen_operation_groups[2].in_valid ),
    .int_fmt_i(int_fmt_i),
    .is_boxed_i({ \gen_operation_groups[0].input_boxed [13:12], \gen_operation_groups[0].input_boxed [10:9], \gen_operation_groups[0].input_boxed [13:12], 4'hf }),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i[63:0]),
    .out_ready_i(opgrp_out_ready[2]),
    .out_valid_o(opgrp_out_valid[2]),
    .result_o(opgrp_outputs[113:82]),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .src_fmt_i(src_fmt_i),
    .status_o(opgrp_outputs[81:77]),
    .tag_i(tag_i),
    .tag_o(opgrp_outputs[76]),
    .vectorial_op_i(vectorial_op_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:23217.6-23240.5" *)
  \$paramod$2ce49ddefb0c902bca5ad32d8c03ab0f37c8504f\fpnew_opgroup_block_E7A9E  \gen_operation_groups[3].i_opgroup_block  (
    .busy_o(opgrp_busy[3]),
    .clk_i(clk_i),
    .dst_fmt_i(dst_fmt_i),
    .extension_bit_o(opgrp_ext[3]),
    .flush_i(flush_i),
    .in_ready_o(opgrp_in_ready[3]),
    .in_valid_i(\gen_operation_groups[3].in_valid ),
    .int_fmt_i(int_fmt_i),
    .is_boxed_i({ \gen_operation_groups[0].input_boxed [14:9], \gen_operation_groups[0].input_boxed [14:12], 6'h3f }),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i),
    .out_ready_i(opgrp_out_ready[3]),
    .out_valid_o(opgrp_out_valid[3]),
    .result_o(opgrp_outputs[151:120]),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .src_fmt_i(src_fmt_i),
    .status_o(opgrp_outputs[119:115]),
    .tag_i(tag_i),
    .tag_o(opgrp_outputs[114]),
    .vectorial_op_i(vectorial_op_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:23254.4-23265.3" *)
  \$paramod$e68066626e30432567a5f52b35631eb4a26f3f94\rr_arb_tree_02E82_EBE23  i_arbiter (
    .clk_i(clk_i),
    .data_i(opgrp_outputs),
    .data_o(arbiter_output),
    .flush_i(flush_i),
    .gnt_i(out_ready_i),
    .gnt_o(opgrp_out_ready),
    .req_i(opgrp_out_valid),
    .req_o(out_valid_o),
    .rr_i(2'h0),
    .rst_ni(rst_ni)
  );
  assign \gen_operation_groups[0].input_boxed [8:0] = { \gen_operation_groups[0].input_boxed [14:12], 6'h3f };
  assign result_o = arbiter_output[37:6];
  assign status_o = arbiter_output[5:1];
  assign tag_o = arbiter_output[0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_opgroup_block_E7A9E" *)
(* src = "Vortex_axi_fpu.v:23728.1-24171.10" *)
module \$paramod$2ce49ddefb0c902bca5ad32d8c03ab0f37c8504f\fpnew_opgroup_block_E7A9E (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, src_fmt_i, dst_fmt_i, int_fmt_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, out_valid_o, out_ready_i
, busy_o);
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _00_;
  (* src = "Vortex_axi_fpu.v:24102.36-24102.80" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _03_;
  (* src = "Vortex_axi_fpu.v:24102.50-24102.63" *)
  (* unused_bits = "31" *)
  wire [31:0] _04_;
  (* src = "Vortex_axi_fpu.v:24139.21-24139.35" *)
  wire [38:0] arbiter_output;
  (* src = "Vortex_axi_fpu.v:23846.14-23846.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:23796.13-23796.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:23817.19-23817.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:23838.14-23838.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:23831.13-23831.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:23850.13-23850.25" *)
  wire [4:0] fmt_in_ready;
  (* src = "Vortex_axi_fpu.v:23852.13-23852.26" *)
  (* unused_bits = "1 2 3 4" *)
  wire [4:0] fmt_out_ready;
  (* src = "Vortex_axi_fpu.v:23851.13-23851.26" *)
  wire [4:0] fmt_out_valid;
  (* src = "Vortex_axi_fpu.v:23855.127-23855.138" *)
  wire [194:0] fmt_outputs;
  (* src = "Vortex_axi_fpu.v:24100.9-24100.17" *)
  wire \gen_merged_slice.in_valid ;
  (* src = "Vortex_axi_fpu.v:23829.14-23829.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:23827.13-23827.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:23821.19-23821.28" *)
  input [1:0] int_fmt_i;
  wire [1:0] int_fmt_i;
  (* src = "Vortex_axi_fpu.v:23802.50-23802.60" *)
  input [14:0] is_boxed_i;
  wire [14:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:23809.19-23809.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:23811.13-23811.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:23800.44-23800.54" *)
  input [95:0] operands_i;
  wire [95:0] operands_i;
  (* src = "Vortex_axi_fpu.v:23844.13-23844.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:23842.14-23842.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:23833.28-23833.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:23805.19-23805.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:23798.13-23798.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:23815.19-23815.28" *)
  input [2:0] src_fmt_i;
  wire [2:0] src_fmt_i;
  (* src = "Vortex_axi_fpu.v:23836.20-23836.28" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:23825.13-23825.18" *)
  input tag_i;
  wire tag_i;
  (* src = "Vortex_axi_fpu.v:23840.14-23840.19" *)
  output tag_o;
  wire tag_o;
  (* src = "Vortex_axi_fpu.v:23823.13-23823.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  assign in_ready_o = in_valid_i & (* src = "Vortex_axi_fpu.v:23857.22-23857.58" *) _02_;
  assign \gen_merged_slice.in_valid  = in_valid_i & (* src = "Vortex_axi_fpu.v:24102.22-24102.81" *) _01_;
  assign _01_ = _03_ == (* src = "Vortex_axi_fpu.v:24102.36-24102.80" *) 2'h2;
  wire [4:0] _11_ = { 4'h0, fmt_in_ready[0] };
  assign _02_ = _11_[dst_fmt_i +: 1];
  wire [9:0] _12_ = 10'h2aa;
  assign _03_ = _12_[$signed({ _00_[31:1], 1'h0 }) +: 2];
  assign { _04_[31], _00_[31:1] } = 32'd4 - (* src = "Vortex_axi_fpu.v:24102.50-24102.63" *) dst_fmt_i;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:24112.6-24135.5" *)
  \$paramod$5f9bfc14537377c4d1a955c057c424b2320391dd\fpnew_opgroup_multifmt_slice_180FF  \gen_merged_slice.i_multifmt_slice  (
    .busy_o(busy_o),
    .clk_i(clk_i),
    .dst_fmt_i(dst_fmt_i),
    .extension_bit_o(fmt_outputs[1]),
    .flush_i(flush_i),
    .in_ready_o(fmt_in_ready[0]),
    .in_valid_i(\gen_merged_slice.in_valid ),
    .int_fmt_i(int_fmt_i),
    .is_boxed_i(is_boxed_i),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i),
    .out_ready_i(fmt_out_ready[0]),
    .out_valid_o(fmt_out_valid[0]),
    .result_o(fmt_outputs[38:7]),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .src_fmt_i(src_fmt_i),
    .status_o(fmt_outputs[6:2]),
    .tag_i(tag_i),
    .tag_o(fmt_outputs[0]),
    .vectorial_op_i(vectorial_op_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:24149.4-24160.3" *)
  \$paramod$282b73a20e4b0c6f071708df724a703bdc72e8f3\rr_arb_tree_3B043_A8992  i_arbiter (
    .clk_i(clk_i),
    .data_i({ 156'hfffffffffffffffffffffffffffffffffffffff, fmt_outputs[38:0] }),
    .data_o(arbiter_output),
    .flush_i(flush_i),
    .gnt_i(out_ready_i),
    .gnt_o(fmt_out_ready),
    .req_i({ 4'h0, fmt_out_valid[0] }),
    .req_o(out_valid_o),
    .rr_i(3'h0),
    .rst_ni(rst_ni)
  );
  assign _04_[30:0] = _00_[31:1];
  assign extension_bit_o = arbiter_output[1];
  assign _00_[0] = 1'h0;
  assign fmt_in_ready[4:1] = 4'h0;
  assign fmt_out_valid[4:1] = 4'h0;
  assign fmt_outputs[194:39] = 156'hfffffffffffffffffffffffffffffffffffffff;
  assign result_o = arbiter_output[38:7];
  assign status_o = arbiter_output[6:2];
  assign tag_o = arbiter_output[0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bank" *)
(* src = "Vortex_axi_fpu.v:13543.1-14079.10" *)
module \$paramod$2f5e6269db76a611ffead447164d3135c3ad0b65\VX_bank (clk, reset, core_req_valid, core_req_pmask, core_req_wsel, core_req_byteen, core_req_data, core_req_tid, core_req_tag, core_req_rw, core_req_addr, core_req_ready, core_rsp_valid, core_rsp_pmask, core_rsp_tid, core_rsp_data, core_rsp_tag, core_rsp_ready, mem_req_valid, mem_req_rw, mem_req_pmask
, mem_req_byteen, mem_req_wsel, mem_req_addr, mem_req_id, mem_req_data, mem_req_ready, mem_rsp_valid, mem_rsp_id, mem_rsp_data, mem_rsp_ready, flush_enable, flush_addr);
  (* src = "Vortex_axi_fpu.v:13796.27-13796.52" *)
  wire _000_;
  (* src = "Vortex_axi_fpu.v:13810.23-13810.53" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:13814.25-13814.56" *)
  wire _002_;
  (* src = "Vortex_axi_fpu.v:13814.24-13814.75" *)
  wire _003_;
  (* src = "Vortex_axi_fpu.v:13814.23-13814.94" *)
  wire _004_;
  (* src = "Vortex_axi_fpu.v:13849.136-13849.158" *)
  wire _005_;
  (* src = "Vortex_axi_fpu.v:13849.111-13849.134" *)
  wire _006_;
  (* src = "Vortex_axi_fpu.v:13928.10-13928.35" *)
  wire _007_;
  (* src = "Vortex_axi_fpu.v:13944.23-13944.47" *)
  wire _008_;
  (* src = "Vortex_axi_fpu.v:13949.9-13949.30" *)
  wire _009_;
  (* src = "Vortex_axi_fpu.v:14044.23-14044.46" *)
  wire _010_;
  (* src = "Vortex_axi_fpu.v:14044.22-14044.68" *)
  wire _011_;
  (* src = "Vortex_axi_fpu.v:13802.37-13802.49" *)
  wire _012_;
  (* src = "Vortex_axi_fpu.v:13806.55-13806.67" *)
  wire _013_;
  (* src = "Vortex_axi_fpu.v:13810.37-13810.53" *)
  wire _014_;
  (* src = "Vortex_axi_fpu.v:13810.58-13810.69" *)
  wire _015_;
  (* src = "Vortex_axi_fpu.v:13814.39-13814.56" *)
  wire _016_;
  (* src = "Vortex_axi_fpu.v:13814.61-13814.75" *)
  wire _017_;
  (* src = "Vortex_axi_fpu.v:13814.80-13814.94" *)
  wire _018_;
  (* src = "Vortex_axi_fpu.v:13928.26-13928.35" *)
  wire _019_;
  (* src = "Vortex_axi_fpu.v:14001.36-14001.47" *)
  wire _020_;
  (* src = "Vortex_axi_fpu.v:14044.51-14044.68" *)
  wire _021_;
  (* src = "Vortex_axi_fpu.v:13849.15-13849.38" *)
  wire _022_;
  (* src = "Vortex_axi_fpu.v:13849.14-13849.55" *)
  wire _023_;
  (* src = "Vortex_axi_fpu.v:13849.13-13849.69" *)
  wire _024_;
  (* src = "Vortex_axi_fpu.v:13859.38-13859.65" *)
  wire _025_;
  (* src = "Vortex_axi_fpu.v:13883.21-13883.48" *)
  wire _026_;
  (* src = "Vortex_axi_fpu.v:13926.9-13926.35" *)
  wire _027_;
  (* src = "Vortex_axi_fpu.v:13950.9-13950.34" *)
  wire _028_;
  (* src = "Vortex_axi_fpu.v:13796.57-13796.65" *)
  wire _029_;
  (* src = "Vortex_axi_fpu.v:13859.36-13859.66" *)
  wire _030_;
  (* src = "Vortex_axi_fpu.v:13883.53-13883.67" *)
  wire _031_;
  (* src = "Vortex_axi_fpu.v:13849.453-13849.494" *)
  wire [1:0] _032_;
  (* src = "Vortex_axi_fpu.v:13849.417-13849.449" *)
  wire [45:0] _033_;
  (* src = "Vortex_axi_fpu.v:13849.377-13849.413" *)
  wire _034_;
  (* src = "Vortex_axi_fpu.v:13849.341-13849.373" *)
  wire _035_;
  (* src = "Vortex_axi_fpu.v:13849.290-13849.324" *)
  wire [3:0] _036_;
  (* src = "Vortex_axi_fpu.v:13849.233-13849.273" *)
  wire [24:0] _037_;
  (* src = "Vortex_axi_fpu.v:13849.207-13849.274" *)
  wire [24:0] _038_;
  (* src = "Vortex_axi_fpu.v:13849.161-13849.275" *)
  wire [24:0] _039_;
  (* src = "Vortex_axi_fpu.v:13745.68-13745.76" *)
  wire [24:0] addr_st0;
  (* src = "Vortex_axi_fpu.v:13746.68-13746.76" *)
  wire [24:0] addr_st1;
  (* src = "Vortex_axi_fpu.v:13757.39-13757.49" *)
  wire [3:0] byteen_st0;
  (* src = "Vortex_axi_fpu.v:13758.39-13758.49" *)
  wire [3:0] byteen_st1;
  (* src = "Vortex_axi_fpu.v:13613.13-13613.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:13633.74-13633.87" *)
  input [24:0] core_req_addr;
  wire [24:0] core_req_addr;
  (* src = "Vortex_axi_fpu.v:13623.45-13623.60" *)
  input [3:0] core_req_byteen;
  wire [3:0] core_req_byteen;
  (* src = "Vortex_axi_fpu.v:13625.51-13625.64" *)
  input [31:0] core_req_data;
  wire [31:0] core_req_data;
  (* src = "Vortex_axi_fpu.v:13619.31-13619.45" *)
  input core_req_pmask;
  wire core_req_pmask;
  (* src = "Vortex_axi_fpu.v:13635.14-13635.28" *)
  output core_req_ready;
  wire core_req_ready;
  (* src = "Vortex_axi_fpu.v:13631.13-13631.24" *)
  input core_req_rw;
  wire core_req_rw;
  (* src = "Vortex_axi_fpu.v:13629.50-13629.62" *)
  input [45:0] core_req_tag;
  wire [45:0] core_req_tag;
  (* src = "Vortex_axi_fpu.v:13627.73-13627.85" *)
  input core_req_tid;
  wire core_req_tid;
  (* src = "Vortex_axi_fpu.v:13617.13-13617.27" *)
  input core_req_valid;
  wire core_req_valid;
  (* src = "Vortex_axi_fpu.v:13621.52-13621.65" *)
  input [3:0] core_req_wsel;
  wire [3:0] core_req_wsel;
  (* src = "Vortex_axi_fpu.v:13643.52-13643.65" *)
  output [31:0] core_rsp_data;
  wire [31:0] core_rsp_data;
  (* src = "Vortex_axi_fpu.v:13639.32-13639.46" *)
  output core_rsp_pmask;
  wire core_rsp_pmask;
  (* src = "Vortex_axi_fpu.v:13647.13-13647.27" *)
  input core_rsp_ready;
  wire core_rsp_ready;
  (* src = "Vortex_axi_fpu.v:13645.51-13645.63" *)
  output [45:0] core_rsp_tag;
  wire [45:0] core_rsp_tag;
  (* src = "Vortex_axi_fpu.v:13641.74-13641.86" *)
  output core_rsp_tid;
  wire core_rsp_tid;
  (* src = "Vortex_axi_fpu.v:13637.14-13637.28" *)
  output core_rsp_valid;
  wire core_rsp_valid;
  (* src = "Vortex_axi_fpu.v:13697.68-13697.77" *)
  wire [24:0] creq_addr;
  (* src = "Vortex_axi_fpu.v:13687.39-13687.50" *)
  wire [3:0] creq_byteen;
  (* src = "Vortex_axi_fpu.v:13689.45-13689.54" *)
  wire [31:0] creq_data;
  (* src = "Vortex_axi_fpu.v:13910.45-13910.58" *)
  wire [31:0] creq_data_st1;
  (* src = "Vortex_axi_fpu.v:13808.7-13808.18" *)
  wire creq_enable;
  (* src = "Vortex_axi_fpu.v:13822.7-13822.16" *)
  wire creq_fire;
  (* src = "Vortex_axi_fpu.v:13806.7-13806.17" *)
  wire creq_grant;
  (* src = "Vortex_axi_fpu.v:13683.25-13683.35" *)
  wire creq_pmask;
  (* src = "Vortex_axi_fpu.v:13700.7-13700.17" *)
  wire creq_ready;
  (* src = "Vortex_axi_fpu.v:13695.7-13695.14" *)
  wire creq_rw;
  (* src = "Vortex_axi_fpu.v:13693.44-13693.52" *)
  wire [45:0] creq_tag;
  (* src = "Vortex_axi_fpu.v:13691.67-13691.75" *)
  wire creq_tid;
  (* src = "Vortex_axi_fpu.v:13699.7-13699.17" *)
  wire creq_valid;
  (* src = "Vortex_axi_fpu.v:13685.46-13685.55" *)
  wire [3:0] creq_wsel;
  (* src = "Vortex_axi_fpu.v:13993.45-13993.54" *)
  wire [31:0] crsq_data;
  (* src = "Vortex_axi_fpu.v:13991.25-13991.35" *)
  wire crsq_pmask;
  (* src = "Vortex_axi_fpu.v:13721.7-13721.17" *)
  wire crsq_ready;
  (* src = "Vortex_axi_fpu.v:13723.7-13723.17" *)
  wire crsq_stall;
  (* src = "Vortex_axi_fpu.v:13997.44-13997.52" *)
  wire [45:0] crsq_tag;
  (* src = "Vortex_axi_fpu.v:13995.67-13995.75" *)
  wire crsq_tid;
  (* src = "Vortex_axi_fpu.v:13720.7-13720.17" *)
  wire crsq_valid;
  (* src = "Vortex_axi_fpu.v:13855.7-13855.18" *)
  wire do_fill_st0;
  (* src = "Vortex_axi_fpu.v:13904.7-13904.18" *)
  wire do_fill_st1;
  (* src = "Vortex_axi_fpu.v:13857.7-13857.19" *)
  wire do_flush_st0;
  (* src = "Vortex_axi_fpu.v:13859.7-13859.20" *)
  wire do_lookup_st0;
  (* src = "Vortex_axi_fpu.v:13908.7-13908.18" *)
  wire do_mshr_st1;
  (* src = "Vortex_axi_fpu.v:13900.7-13900.18" *)
  wire do_read_st0;
  (* src = "Vortex_axi_fpu.v:13902.7-13902.18" *)
  wire do_read_st1;
  (* src = "Vortex_axi_fpu.v:13906.7-13906.19" *)
  wire do_write_st1;
  (* src = "Vortex_axi_fpu.v:13677.72-13677.82" *)
  input [6:0] flush_addr;
  wire [6:0] flush_addr;
  (* src = "Vortex_axi_fpu.v:13675.13-13675.25" *)
  input flush_enable;
  wire flush_enable;
  (* src = "Vortex_axi_fpu.v:13780.7-13780.18" *)
  wire is_fill_st0;
  (* src = "Vortex_axi_fpu.v:13781.7-13781.18" *)
  wire is_fill_st1;
  (* src = "Vortex_axi_fpu.v:13789.7-13789.19" *)
  wire is_flush_st0;
  (* src = "Vortex_axi_fpu.v:13783.7-13783.18" *)
  wire is_mshr_st0;
  (* src = "Vortex_axi_fpu.v:13784.7-13784.18" *)
  wire is_mshr_st1;
  (* src = "Vortex_axi_fpu.v:13748.7-13748.18" *)
  wire is_read_st0;
  (* src = "Vortex_axi_fpu.v:13749.7-13749.18" *)
  wire is_read_st1;
  (* src = "Vortex_axi_fpu.v:13751.7-13751.19" *)
  wire is_write_st0;
  (* src = "Vortex_axi_fpu.v:13752.7-13752.19" *)
  wire is_write_st1;
  (* src = "Vortex_axi_fpu.v:13659.75-13659.87" *)
  output [24:0] mem_req_addr;
  wire [24:0] mem_req_addr;
  (* src = "Vortex_axi_fpu.v:13655.46-13655.60" *)
  output [3:0] mem_req_byteen;
  wire [3:0] mem_req_byteen;
  (* src = "Vortex_axi_fpu.v:13663.52-13663.64" *)
  output [31:0] mem_req_data;
  wire [31:0] mem_req_data;
  (* src = "Vortex_axi_fpu.v:13661.38-13661.48" *)
  output [1:0] mem_req_id;
  wire [1:0] mem_req_id;
  (* src = "Vortex_axi_fpu.v:13653.32-13653.45" *)
  output mem_req_pmask;
  wire mem_req_pmask;
  (* src = "Vortex_axi_fpu.v:13665.13-13665.26" *)
  input mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_fpu.v:13651.14-13651.24" *)
  output mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_fpu.v:13649.14-13649.27" *)
  output mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_fpu.v:13657.53-13657.65" *)
  output [3:0] mem_req_wsel;
  wire [3:0] mem_req_wsel;
  (* src = "Vortex_axi_fpu.v:13718.68-13718.80" *)
  wire [24:0] mem_rsp_addr;
  (* src = "Vortex_axi_fpu.v:13671.43-13671.55" *)
  input [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_fpu.v:13820.7-13820.19" *)
  wire mem_rsp_fire;
  (* src = "Vortex_axi_fpu.v:13669.37-13669.47" *)
  input [1:0] mem_rsp_id;
  wire [1:0] mem_rsp_id;
  (* src = "Vortex_axi_fpu.v:13673.14-13673.27" *)
  output mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_fpu.v:13667.13-13667.26" *)
  input mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_fpu.v:13786.7-13786.15" *)
  wire miss_st0;
  (* src = "Vortex_axi_fpu.v:13787.7-13787.15" *)
  wire miss_st1;
  (* src = "Vortex_axi_fpu.v:13716.7-13716.20" *)
  wire mreq_alm_full;
  (* src = "Vortex_axi_fpu.v:14028.7-14028.17" *)
  wire mreq_empty;
  (* src = "Vortex_axi_fpu.v:14040.31-14040.38" *)
  wire [1:0] mreq_id;
  (* src = "Vortex_axi_fpu.v:14027.7-14027.15" *)
  wire mreq_pop;
  (* src = "Vortex_axi_fpu.v:14026.7-14026.16" *)
  wire mreq_push;
  (* src = "Vortex_axi_fpu.v:14042.7-14042.14" *)
  wire mreq_rw;
  (* src = "Vortex_axi_fpu.v:14034.46-14034.55" *)
  wire [3:0] mreq_wsel;
  (* src = "Vortex_axi_fpu.v:13804.7-13804.18" *)
  wire mrsq_enable;
  (* src = "Vortex_axi_fpu.v:13802.7-13802.17" *)
  wire mrsq_grant;
  (* src = "Vortex_axi_fpu.v:13735.68-13735.77" *)
  wire [24:0] mshr_addr;
  (* src = "Vortex_axi_fpu.v:13729.31-13729.44" *)
  wire [1:0] mshr_alloc_id;
  (* src = "Vortex_axi_fpu.v:13938.7-13938.20" *)
  wire mshr_allocate;
  (* src = "Vortex_axi_fpu.v:13731.7-13731.20" *)
  wire mshr_alm_full;
  (* src = "Vortex_axi_fpu.v:13733.31-13733.46" *)
  wire [1:0] mshr_dequeue_id;
  (* src = "Vortex_axi_fpu.v:13800.7-13800.18" *)
  wire mshr_enable;
  (* src = "Vortex_axi_fpu.v:13818.7-13818.16" *)
  wire mshr_fire;
  (* src = "Vortex_axi_fpu.v:13798.7-13798.17" *)
  wire mshr_grant;
  (* src = "Vortex_axi_fpu.v:13885.31-13885.44" *)
  wire [1:0] mshr_id_a_st0;
  (* src = "Vortex_axi_fpu.v:13774.31-13774.42" *)
  wire [1:0] mshr_id_st0;
  (* src = "Vortex_axi_fpu.v:13791.7-13791.23" *)
  wire mshr_pending_st0;
  (* src = "Vortex_axi_fpu.v:13792.7-13792.23" *)
  wire mshr_pending_st1;
  (* src = "Vortex_axi_fpu.v:13743.25-13743.35" *)
  wire mshr_pmask;
  (* src = "Vortex_axi_fpu.v:13727.7-13727.17" *)
  wire mshr_ready;
  (* src = "Vortex_axi_fpu.v:13944.7-13944.19" *)
  wire mshr_release;
  (* src = "Vortex_axi_fpu.v:13940.7-13940.18" *)
  wire mshr_replay;
  (* src = "Vortex_axi_fpu.v:13737.44-13737.52" *)
  wire [45:0] mshr_tag;
  (* src = "Vortex_axi_fpu.v:13741.67-13741.75" *)
  wire mshr_tid;
  (* src = "Vortex_axi_fpu.v:13725.7-13725.17" *)
  wire mshr_valid;
  (* src = "Vortex_axi_fpu.v:13739.46-13739.55" *)
  wire [3:0] mshr_wsel;
  (* src = "Vortex_axi_fpu.v:13763.25-13763.34" *)
  wire pmask_st0;
  (* src = "Vortex_axi_fpu.v:13796.7-13796.23" *)
  wire rdw_write_hazard;
  (* src = "Vortex_axi_fpu.v:13679.14-13679.24" *)
  wire [43:0] req_id_sel;
  (* src = "Vortex_axi_fpu.v:13680.14-13680.24" *)
  wire [43:0] req_id_st0;
  (* src = "Vortex_axi_fpu.v:13760.67-13760.78" *)
  wire req_tid_st0;
  (* src = "Vortex_axi_fpu.v:13615.13-13615.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:13861.7-13861.20" *)
  wire tag_match_st0;
  (* src = "Vortex_axi_fpu.v:13766.44-13766.51" *)
  wire [45:0] tag_st0;
  (* src = "Vortex_axi_fpu.v:13777.7-13777.16" *)
  wire valid_st0;
  (* src = "Vortex_axi_fpu.v:13778.7-13778.16" *)
  wire valid_st1;
  (* src = "Vortex_axi_fpu.v:13826.37-13826.46" *)
  wire [511:0] wdata_sel;
  (* src = "Vortex_axi_fpu.v:13771.37-13771.46" *)
  wire [511:0] wdata_st0;
  (* src = "Vortex_axi_fpu.v:13772.37-13772.46" *)
  wire [511:0] wdata_st1;
  (* src = "Vortex_axi_fpu.v:13754.46-13754.54" *)
  wire [3:0] wsel_st0;
  assign _000_ = valid_st0 && (* src = "Vortex_axi_fpu.v:13796.27-13796.52" *) is_write_st0;
  assign rdw_write_hazard = _000_ && (* src = "Vortex_axi_fpu.v:13796.26-13796.65" *) _029_;
  assign mshr_enable = mshr_grant && (* src = "Vortex_axi_fpu.v:13800.21-13800.45" *) mshr_valid;
  assign mrsq_enable = mrsq_grant && (* src = "Vortex_axi_fpu.v:13804.21-13804.48" *) mem_rsp_valid;
  assign mrsq_grant = mshr_grant && (* src = "Vortex_axi_fpu.v:13806.21-13806.50" *) _012_;
  assign creq_grant = mrsq_grant && (* src = "Vortex_axi_fpu.v:13806.20-13806.67" *) _013_;
  assign creq_enable = creq_grant && (* src = "Vortex_axi_fpu.v:13808.21-13808.45" *) creq_valid;
  assign _001_ = mshr_grant && (* src = "Vortex_axi_fpu.v:13810.23-13810.53" *) _014_;
  assign mshr_ready = _001_ && (* src = "Vortex_axi_fpu.v:13810.22-13810.69" *) _015_;
  assign mem_rsp_ready = mrsq_grant && (* src = "Vortex_axi_fpu.v:13812.25-13812.50" *) _015_;
  assign _002_ = creq_grant && (* src = "Vortex_axi_fpu.v:13814.25-13814.56" *) _016_;
  assign _003_ = _002_ && (* src = "Vortex_axi_fpu.v:13814.24-13814.75" *) _017_;
  assign _004_ = _003_ && (* src = "Vortex_axi_fpu.v:13814.23-13814.94" *) _018_;
  assign creq_ready = _004_ && (* src = "Vortex_axi_fpu.v:13814.22-13814.110" *) _015_;
  assign mshr_fire = mshr_valid && (* src = "Vortex_axi_fpu.v:13818.19-13818.43" *) mshr_ready;
  assign mem_rsp_fire = mem_rsp_valid && (* src = "Vortex_axi_fpu.v:13820.22-13820.52" *) mem_rsp_ready;
  assign creq_fire = creq_valid && (* src = "Vortex_axi_fpu.v:13822.19-13822.43" *) creq_ready;
  assign _005_ = creq_enable && (* src = "Vortex_axi_fpu.v:13849.136-13849.158" *) creq_rw;
  assign _006_ = creq_enable && (* src = "Vortex_axi_fpu.v:13849.111-13849.134" *) _029_;
  assign do_fill_st0 = valid_st0 && (* src = "Vortex_axi_fpu.v:13855.21-13855.45" *) is_fill_st0;
  assign do_flush_st0 = valid_st0 && (* src = "Vortex_axi_fpu.v:13857.22-13857.47" *) is_flush_st0;
  assign do_lookup_st0 = valid_st0 && (* src = "Vortex_axi_fpu.v:13859.23-13859.66" *) _030_;
  assign miss_st0 = _026_ && (* src = "Vortex_axi_fpu.v:13883.20-13883.67" *) _031_;
  assign do_read_st0 = valid_st0 && (* src = "Vortex_axi_fpu.v:13900.21-13900.45" *) is_read_st0;
  assign do_read_st1 = valid_st1 && (* src = "Vortex_axi_fpu.v:13902.21-13902.45" *) is_read_st1;
  assign do_fill_st1 = valid_st1 && (* src = "Vortex_axi_fpu.v:13904.21-13904.45" *) is_fill_st1;
  assign do_write_st1 = valid_st1 && (* src = "Vortex_axi_fpu.v:13906.22-13906.47" *) is_write_st1;
  assign do_mshr_st1 = valid_st1 && (* src = "Vortex_axi_fpu.v:13908.21-13908.45" *) is_mshr_st1;
  assign _007_ = do_write_st1 && (* src = "Vortex_axi_fpu.v:13928.10-13928.35" *) _019_;
  assign mshr_allocate = do_read_st0 && (* src = "Vortex_axi_fpu.v:13938.23-13938.49" *) _015_;
  assign mshr_replay = do_fill_st0 && (* src = "Vortex_axi_fpu.v:13940.21-13940.47" *) _015_;
  assign _008_ = do_read_st1 && (* src = "Vortex_axi_fpu.v:13944.23-13944.47" *) _019_;
  assign mshr_release = _008_ && (* src = "Vortex_axi_fpu.v:13944.22-13944.63" *) _015_;
  assign _009_ = creq_fire && (* src = "Vortex_axi_fpu.v:13949.9-13949.30" *) _029_;
  assign crsq_stall = crsq_valid && (* src = "Vortex_axi_fpu.v:14001.22-14001.47" *) _020_;
  assign _010_ = do_read_st1 && (* src = "Vortex_axi_fpu.v:14044.23-14044.46" *) miss_st1;
  assign _011_ = _010_ && (* src = "Vortex_axi_fpu.v:14044.22-14044.68" *) _021_;
  assign mreq_pop = mem_req_valid && (* src = "Vortex_axi_fpu.v:14046.20-14046.50" *) mem_req_ready;
  assign mreq_rw = $signed(32'd1) && (* src = "Vortex_axi_fpu.v:14048.19-14048.47" *) is_write_st1;
  assign mshr_grant = ! (* src = "Vortex_axi_fpu.v:13806.21-13806.34" *) flush_enable;
  assign _012_ = ! (* src = "Vortex_axi_fpu.v:13806.38-13806.50" *) mshr_enable;
  assign _013_ = ! (* src = "Vortex_axi_fpu.v:13806.55-13806.67" *) mrsq_enable;
  assign _014_ = ! (* src = "Vortex_axi_fpu.v:13810.37-13810.53" *) do_fill_st0;
  assign _016_ = ! (* src = "Vortex_axi_fpu.v:13814.39-13814.56" *) rdw_write_hazard;
  assign _017_ = ! (* src = "Vortex_axi_fpu.v:13814.61-13814.75" *) mreq_alm_full;
  assign _018_ = ! (* src = "Vortex_axi_fpu.v:13814.80-13814.94" *) mshr_alm_full;
  assign _015_ = ! (* src = "Vortex_axi_fpu.v:13944.52-13944.63" *) crsq_stall;
  assign _019_ = ! (* src = "Vortex_axi_fpu.v:13999.38-13999.47" *) miss_st1;
  assign _020_ = ! (* src = "Vortex_axi_fpu.v:14001.36-14001.47" *) crsq_ready;
  assign _021_ = ! (* src = "Vortex_axi_fpu.v:14044.51-14044.68" *) mshr_pending_st1;
  assign mem_req_valid = ! (* src = "Vortex_axi_fpu.v:14078.25-14078.36" *) mreq_empty;
  assign _022_ = flush_enable || (* src = "Vortex_axi_fpu.v:13849.15-13849.38" *) mshr_fire;
  assign _023_ = _022_ || (* src = "Vortex_axi_fpu.v:13849.14-13849.55" *) mem_rsp_fire;
  assign _024_ = _023_ || (* src = "Vortex_axi_fpu.v:13849.13-13849.69" *) creq_fire;
  assign _025_ = is_fill_st0 || (* src = "Vortex_axi_fpu.v:13859.38-13859.65" *) is_flush_st0;
  assign _026_ = is_read_st0 || (* src = "Vortex_axi_fpu.v:13885.48-13885.75" *) is_write_st0;
  assign _027_ = do_read_st1 || (* src = "Vortex_axi_fpu.v:13926.9-13926.35" *) do_mshr_st1;
  assign _028_ = mshr_fire || (* src = "Vortex_axi_fpu.v:13950.9-13950.34" *) mshr_release;
  assign crsq_valid = _008_ || (* src = "Vortex_axi_fpu.v:13999.22-13999.63" *) do_mshr_st1;
  assign mreq_push = _011_ || (* src = "Vortex_axi_fpu.v:14044.21-14044.85" *) do_write_st1;
  assign _030_ = ~ (* src = "Vortex_axi_fpu.v:13859.36-13859.66" *) _025_;
  assign _031_ = ~ (* src = "Vortex_axi_fpu.v:13883.53-13883.67" *) tag_match_st0;
  assign _029_ = ~ (* src = "Vortex_axi_fpu.v:13949.22-13949.30" *) creq_rw;
  assign req_id_sel = mshr_enable ? (* src = "Vortex_axi_fpu.v:13824.23-13824.884" *) mshr_tag[45:2] : creq_tag[45:2];
  assign wdata_sel[31:0] = mem_rsp_valid ? (* src = "Vortex_axi_fpu.v:13828.59-13828.153" *) mem_rsp_data[31:0] : creq_data;
  assign _032_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.453-13849.494" *) mshr_dequeue_id : mem_rsp_id;
  assign _033_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.417-13849.449" *) mshr_tag : creq_tag;
  assign _034_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.377-13849.413" *) mshr_pmask : creq_pmask;
  assign _035_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.341-13849.373" *) mshr_tid : creq_tid;
  assign _036_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.290-13849.324" *) mshr_wsel : creq_wsel;
  assign _037_ = mem_rsp_valid ? (* src = "Vortex_axi_fpu.v:13849.233-13849.273" *) mem_rsp_addr : creq_addr;
  assign _038_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.207-13849.274" *) mshr_addr : _037_;
  assign _039_ = flush_enable ? (* src = "Vortex_axi_fpu.v:13849.161-13849.275" *) { 18'h00000, flush_addr } : _038_;
  assign mshr_id_a_st0 = _026_ ? (* src = "Vortex_axi_fpu.v:13885.48-13885.105" *) mshr_alloc_id : mshr_id_st0;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13705.4-13714.3" *)
  \$paramod$5c33fe284aad55cc2812318bbe49b92b18387f71\VX_elastic_buffer  core_req_queue (
    .clk(clk),
    .data_in({ core_req_rw, core_req_addr, core_req_pmask, core_req_wsel, core_req_byteen, core_req_data, core_req_tid, core_req_tag }),
    .data_out({ creq_rw, creq_addr, creq_pmask, creq_wsel, creq_byteen, creq_data, creq_tid, creq_tag }),
    .ready_in(core_req_ready),
    .ready_out(creq_ready),
    .reset(reset),
    .valid_in(core_req_valid),
    .valid_out(creq_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14015.4-14024.3" *)
  \$paramod$b13a4af6bd3018f11c268d575b82a1c29bae26e4\VX_elastic_buffer  core_rsp_req (
    .clk(clk),
    .data_in({ crsq_tag, crsq_pmask, crsq_data, crsq_tid }),
    .data_out({ core_rsp_tag, core_rsp_pmask, core_rsp_data, core_rsp_tid }),
    .ready_in(crsq_ready),
    .ready_out(core_rsp_ready),
    .reset(reset),
    .valid_in(crsq_valid),
    .valid_out(core_rsp_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13921.4-13936.3" *)
  \$paramod$b18c4d0394c83fca92b0e923db5381ce8d7a54db\VX_data_access  data_access (
    .addr(addr_st1),
    .byteen(byteen_st1),
    .clk(clk),
    .fill(do_fill_st1),
    .fill_data({ wdata_st1[511:32], creq_data_st1 }),
    .pmask(crsq_pmask),
    .read(_027_),
    .read_data(crsq_data),
    .req_id(crsq_tag[45:2]),
    .reset(reset),
    .stall(crsq_stall),
    .write(_007_),
    .write_data(creq_data_st1),
    .wsel(mreq_wsel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14067.4-14076.3" *)
  \$paramod$79ac7cfa0c1426a28896f0459d754b1d25c0b97f\VX_fifo_queue  mem_req_queue (
    .alm_full(mreq_alm_full),
    .clk(clk),
    .data_in({ mreq_rw, addr_st1, mreq_id, crsq_pmask, byteen_st1, mreq_wsel, creq_data_st1 }),
    .data_out({ mem_req_rw, mem_req_addr, mem_req_id, mem_req_pmask, mem_req_byteen, mem_req_wsel, mem_req_data }),
    .empty(mreq_empty),
    .pop(mreq_pop),
    .push(mreq_push),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13964.4-13989.3" *)
  \$paramod$35af9c24c195e9df865273329886ad92eafcdf06\VX_miss_resrv  miss_resrv (
    .allocate_addr(addr_st0),
    .allocate_data({ wsel_st0, req_id_st0, tag_st0[1:0], req_tid_st0, pmask_st0 }),
    .allocate_id(mshr_alloc_id),
    .allocate_valid(mshr_allocate),
    .clk(clk),
    .deq_req_id(req_id_sel),
    .dequeue_addr(mshr_addr),
    .dequeue_data({ mshr_wsel, mshr_tag, mshr_tid, mshr_pmask }),
    .dequeue_id(mshr_dequeue_id),
    .dequeue_ready(mshr_ready),
    .dequeue_valid(mshr_valid),
    .fill_addr(mem_rsp_addr),
    .fill_id(mem_rsp_id),
    .fill_valid(mem_rsp_fire),
    .lkp_req_id(req_id_st0),
    .lookup_addr(addr_st0),
    .lookup_id(mshr_alloc_id),
    .lookup_match(mshr_pending_st0),
    .lookup_replay(mshr_replay),
    .lookup_valid(mshr_allocate),
    .rel_req_id(crsq_tag[45:2]),
    .release_id(mreq_id),
    .release_valid(mshr_release),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13946.38-13952.3" *)
  \$paramod\VX_pending_size\SIZE=s32'00000000000000000000000000000100  mshr_pending_size (
    .clk(clk),
    .decr(_028_),
    .full(mshr_alm_full),
    .incr(_009_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13845.4-13851.3" *)
  \$paramod$2c9c05b71171db5dc12365f603c732bd72be1571\VX_pipe_register  pipe_reg0 (
    .clk(clk),
    .data_in({ _024_, flush_enable, mshr_enable, mrsq_enable, _006_, _005_, _039_, mem_rsp_data[511:32], wdata_sel[31:0], _036_, creq_byteen, _035_, _034_, _033_, _032_ }),
    .data_out({ valid_st0, is_flush_st0, is_mshr_st0, is_fill_st0, is_read_st0, is_write_st0, addr_st0, wdata_st0, wsel_st0, byteen_st0, req_tid_st0, pmask_st0, req_id_st0, tag_st0[1:0], mshr_id_st0 }),
    .enable(_015_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13890.4-13896.3" *)
  \$paramod$92a0be00105fedbca586dc88e7a57e833dd976d7\VX_pipe_register  pipe_reg1 (
    .clk(clk),
    .data_in({ valid_st0, is_mshr_st0, is_fill_st0, is_read_st0, is_write_st0, miss_st0, addr_st0, wdata_st0, wsel_st0, byteen_st0, req_tid_st0, pmask_st0, req_id_st0, tag_st0[1:0], mshr_id_a_st0, mshr_pending_st0 }),
    .data_out({ valid_st1, is_mshr_st1, is_fill_st1, is_read_st1, is_write_st1, miss_st1, addr_st1, wdata_st1[511:32], creq_data_st1, mreq_wsel, byteen_st1, crsq_tid, crsq_pmask, crsq_tag, mreq_id, mshr_pending_st1 }),
    .enable(_015_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13871.4-13881.3" *)
  \$paramod$0d670b08f01a08283f4e8757006f1daf9c57fbd7\VX_tag_access  tag_access (
    .addr(addr_st0),
    .clk(clk),
    .fill(do_fill_st0),
    .flush(do_flush_st0),
    .lookup(do_lookup_st0),
    .req_id(req_id_st0),
    .reset(reset),
    .stall(crsq_stall),
    .tag_match(tag_match_st0)
  );
  assign tag_st0[45:2] = req_id_st0;
  assign wdata_sel[511:32] = mem_rsp_data[511:32];
  assign wdata_st1[31:0] = creq_data_st1;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_stream_demux" *)
(* src = "Vortex_axi_fpu.v:9503.1-9589.10" *)
module \$paramod$31a5bb9329658179ec205142c0db58bbba458539\VX_stream_demux (clk, reset, sel_in, valid_in, data_in, ready_in, valid_out, data_out, ready_out);
  (* src = "Vortex_axi_fpu.v:9552.5-9557.8" *)
  wire [1:0] _00_;
  (* src = "Vortex_axi_fpu.v:9552.5-9557.8" *)
  wire [1:0] _01_;
  (* src = "Vortex_axi_fpu.v:9552.5-9557.8" *)
  wire [1:0] _02_;
  (* src = "Vortex_axi_fpu.v:9552.5-9557.8" *)
  wire [1:0] _03_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _04_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _05_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _06_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _07_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _08_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _09_;
  (* src = "Vortex_axi_fpu.v:9525.13-9525.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9533.37-9533.44" *)
  input [227:0] data_in;
  wire [227:0] data_in;
  (* src = "Vortex_axi_fpu.v:9539.51-9539.59" *)
  output [455:0] data_out;
  wire [455:0] data_out;
  (* src = "Vortex_axi_fpu.v:9550.27-9550.39" *)
  wire [1:0] \genblk1.genblk1[0].ready_in_sel ;
  (* src = "Vortex_axi_fpu.v:9548.26-9548.38" *)
  wire [1:0] \genblk1.genblk1[0].valid_in_sel ;
  (* src = "Vortex_axi_fpu.v:9550.27-9550.39" *)
  wire [1:0] \genblk1.genblk1[1].ready_in_sel ;
  (* src = "Vortex_axi_fpu.v:9548.26-9548.38" *)
  wire [1:0] \genblk1.genblk1[1].valid_in_sel ;
  (* src = "Vortex_axi_fpu.v:9535.28-9535.36" *)
  output [1:0] ready_in;
  wire [1:0] ready_in;
  (* src = "Vortex_axi_fpu.v:9541.40-9541.49" *)
  input [3:0] ready_out;
  wire [3:0] ready_out;
  (* src = "Vortex_axi_fpu.v:9527.13-9527.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9529.44-9529.50" *)
  input [1:0] sel_in;
  wire [1:0] sel_in;
  (* src = "Vortex_axi_fpu.v:9531.27-9531.35" *)
  input [1:0] valid_in;
  wire [1:0] valid_in;
  (* src = "Vortex_axi_fpu.v:9537.41-9537.50" *)
  output [3:0] valid_out;
  wire [3:0] valid_out;
  assign _04_ = 2'h0 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _08_;
  assign _05_ = 2'h0 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _09_;
  assign _06_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, sel_in[0] });
  assign _07_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, sel_in[1] });
  assign _08_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _02_;
  assign _09_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _03_;
  assign \genblk1.genblk1[0].valid_in_sel  = _04_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _00_;
  assign \genblk1.genblk1[1].valid_in_sel  = _05_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _01_;
  assign _02_ = $signed(_06_) < 0 ? 1'h1 << - _06_ : 1'h1 >> _06_;
  assign _00_ = $signed(_06_) < 0 ? valid_in[0] << - _06_ : valid_in[0] >> _06_;
  assign _03_ = $signed(_07_) < 0 ? 1'h1 << - _07_ : 1'h1 >> _07_;
  assign _01_ = $signed(_07_) < 0 ? valid_in[1] << - _07_ : valid_in[1] >> _07_;
  wire [1:0] _24_ = \genblk1.genblk1[0].ready_in_sel ;
  assign ready_in[0] = _24_[sel_in[0] +: 1];
  wire [1:0] _25_ = \genblk1.genblk1[1].ready_in_sel ;
  assign ready_in[1] = _25_[sel_in[1] +: 1];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:9567.8-9576.7" *)
  \$paramod$f2345400dc0e780cde63eebe1011e0e81171e751\VX_skid_buffer  \genblk1.genblk1[0].genblk1[0].out_buffer  (
    .clk(clk),
    .data_in(data_in[113:0]),
    .data_out(data_out[113:0]),
    .ready_in(\genblk1.genblk1[0].ready_in_sel [0]),
    .ready_out(ready_out[0]),
    .reset(reset),
    .valid_in(\genblk1.genblk1[0].valid_in_sel [0]),
    .valid_out(valid_out[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:9567.8-9576.7" *)
  \$paramod$f2345400dc0e780cde63eebe1011e0e81171e751\VX_skid_buffer  \genblk1.genblk1[0].genblk1[1].out_buffer  (
    .clk(clk),
    .data_in(data_in[113:0]),
    .data_out(data_out[341:228]),
    .ready_in(\genblk1.genblk1[0].ready_in_sel [1]),
    .ready_out(ready_out[2]),
    .reset(reset),
    .valid_in(\genblk1.genblk1[0].valid_in_sel [1]),
    .valid_out(valid_out[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:9567.8-9576.7" *)
  \$paramod$f2345400dc0e780cde63eebe1011e0e81171e751\VX_skid_buffer  \genblk1.genblk1[1].genblk1[0].out_buffer  (
    .clk(clk),
    .data_in(data_in[227:114]),
    .data_out(data_out[227:114]),
    .ready_in(\genblk1.genblk1[1].ready_in_sel [0]),
    .ready_out(ready_out[1]),
    .reset(reset),
    .valid_in(\genblk1.genblk1[1].valid_in_sel [0]),
    .valid_out(valid_out[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:9567.8-9576.7" *)
  \$paramod$f2345400dc0e780cde63eebe1011e0e81171e751\VX_skid_buffer  \genblk1.genblk1[1].genblk1[1].out_buffer  (
    .clk(clk),
    .data_in(data_in[227:114]),
    .data_out(data_out[455:342]),
    .ready_in(\genblk1.genblk1[1].ready_in_sel [1]),
    .ready_out(ready_out[3]),
    .reset(reset),
    .valid_in(\genblk1.genblk1[1].valid_in_sel [1]),
    .valid_out(valid_out[3])
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_fma_141C6" *)
(* src = "Vortex_axi_fpu.v:20535.1-21612.10" *)
module \$paramod$31dd9b5aca6d9482a133f59507b7b19ea75adac3\fpnew_fma_141C6 (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, tag_i, aux_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, aux_o, out_valid_o, out_ready_i, busy_o);
  (* src = "Vortex_axi_fpu.v:20744.4-20751.120" *)
  wire _000_;
  (* src = "Vortex_axi_fpu.v:21178.4-21185.120" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:21178.4-21185.120" *)
  wire _002_;
  (* src = "Vortex_axi_fpu.v:21548.4-21555.120" *)
  wire _003_;
  (* src = "Vortex_axi_fpu.v:20988.2-20999.5" *)
  wire [6:0] _004_;
  (* src = "Vortex_axi_fpu.v:21405.2-21428.5" *)
  wire [9:0] _005_;
  (* src = "Vortex_axi_fpu.v:21405.2-21428.5" *)
  wire [24:0] _006_;
  (* src = "Vortex_axi_fpu.v:21376.2-21401.5" *)
  wire [6:0] _007_;
  (* src = "Vortex_axi_fpu.v:21376.2-21401.5" *)
  wire [9:0] _008_;
  (* src = "Vortex_axi_fpu.v:20926.2-20960.5" *)
  wire _009_;
  (* src = "Vortex_axi_fpu.v:20926.2-20960.5" *)
  wire [31:0] _010_;
  (* src = "Vortex_axi_fpu.v:20926.2-20960.5" *)
  wire _011_;
  (* src = "Vortex_axi_fpu.v:21405.2-21428.5" *)
  wire [50:0] _012_;
  (* src = "Vortex_axi_fpu.v:21405.2-21428.5" *)
  wire [9:0] _013_;
  (* src = "Vortex_axi_fpu.v:21405.2-21428.5" *)
  wire [24:0] _014_;
  (* src = "Vortex_axi_fpu.v:20926.2-20960.5" *)
  wire _015_;
  (* src = "Vortex_axi_fpu.v:20926.2-20960.5" *)
  wire [31:0] _016_;
  (* src = "Vortex_axi_fpu.v:20926.2-20960.5" *)
  wire _017_;
  (* src = "Vortex_axi_fpu.v:21405.2-21428.5" *)
  wire [50:0] _018_;
  (* src = "Vortex_axi_fpu.v:20926.2-20960.5" *)
  wire [31:0] _019_;
  (* src = "Vortex_axi_fpu.v:20926.2-20960.5" *)
  wire _020_;
  (* src = "Vortex_axi_fpu.v:20926.2-20960.5" *)
  wire [31:0] _021_;
  (* src = "Vortex_axi_fpu.v:20926.2-20960.5" *)
  wire [31:0] _022_;
  (* src = "Vortex_axi_fpu.v:20980.85-20980.107" *)
  wire [31:0] _023_;
  (* src = "Vortex_axi_fpu.v:20980.84-20980.121" *)
  wire [31:0] _024_;
  (* src = "Vortex_axi_fpu.v:20980.83-20980.134" *)
  wire [31:0] _025_;
  (* src = "Vortex_axi_fpu.v:21045.20-21045.52" *)
  wire [76:0] _026_;
  (* src = "Vortex_axi_fpu.v:21381.11-21381.60" *)
  wire [31:0] _027_;
  (* src = "Vortex_axi_fpu.v:21383.19-21383.60" *)
  (* unused_bits = "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _028_;
  (* src = "Vortex_axi_fpu.v:21389.29-21389.79" *)
  (* unused_bits = "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _029_;
  (* src = "Vortex_axi_fpu.v:21415.21-21415.44" *)
  (* unused_bits = "10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  (* src = "Vortex_axi_fpu.v:21051.49-21051.76" *)
  wire _039_;
  (* src = "Vortex_axi_fpu.v:21381.10-21381.66" *)
  wire _040_;
  (* src = "Vortex_axi_fpu.v:20984.31-20984.54" *)
  wire _041_;
  (* src = "Vortex_axi_fpu.v:21419.12-21419.35" *)
  wire _042_;
  (* src = "Vortex_axi_fpu.v:20990.7-20990.64" *)
  wire _043_;
  (* src = "Vortex_axi_fpu.v:20993.12-20993.62" *)
  wire _044_;
  (* src = "Vortex_axi_fpu.v:21378.8-21378.34" *)
  wire _045_;
  (* src = "Vortex_axi_fpu.v:21378.68-21378.94" *)
  wire _046_;
  (* src = "Vortex_axi_fpu.v:20934.8-20934.30" *)
  wire _047_;
  (* src = "Vortex_axi_fpu.v:20934.36-20934.58" *)
  wire _048_;
  (* src = "Vortex_axi_fpu.v:20950.9-20950.46" *)
  wire _049_;
  (* src = "Vortex_axi_fpu.v:20950.8-20950.72" *)
  wire _050_;
  (* src = "Vortex_axi_fpu.v:21049.16-21049.51" *)
  wire _051_;
  (* src = "Vortex_axi_fpu.v:21051.23-21051.77" *)
  wire _052_;
  (* src = "Vortex_axi_fpu.v:21378.40-21378.95" *)
  wire _053_;
  (* src = "Vortex_axi_fpu.v:21381.9-21381.82" *)
  wire _054_;
  (* src = "Vortex_axi_fpu.v:21381.71-21381.82" *)
  wire _055_;
  (* src = "Vortex_axi_fpu.v:20934.7-20934.59" *)
  wire _056_;
  (* src = "Vortex_axi_fpu.v:20950.10-20950.32" *)
  wire _057_;
  (* src = "Vortex_axi_fpu.v:20980.29-20980.51" *)
  wire _058_;
  (* src = "Vortex_axi_fpu.v:21378.7-21378.96" *)
  wire _059_;
  (* src = "Vortex_axi_fpu.v:21049.54-21049.62" *)
  wire [76:0] _060_;
  (* src = "Vortex_axi_fpu.v:20742.55-20742.79" *)
  wire _061_;
  (* src = "Vortex_axi_fpu.v:20870.50-20870.93" *)
  wire _062_;
  (* src = "Vortex_axi_fpu.v:20978.63-20978.73" *)
  wire _063_;
  (* src = "Vortex_axi_fpu.v:21033.51-21033.70" *)
  wire [75:0] _064_;
  (* src = "Vortex_axi_fpu.v:21035.51-21035.69" *)
  wire _065_;
  (* src = "Vortex_axi_fpu.v:21049.41-21049.51" *)
  wire _066_;
  (* src = "Vortex_axi_fpu.v:21176.55-21176.79" *)
  wire _067_;
  (* src = "Vortex_axi_fpu.v:21176.55-21176.79" *)
  wire _068_;
  (* src = "Vortex_axi_fpu.v:21546.55-21546.79" *)
  wire _069_;
  (* src = "Vortex_axi_fpu.v:21497.30-21497.66" *)
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  (* src = "Vortex_axi_fpu.v:21430.29-21430.47" *)
  wire _075_;
  (* src = "Vortex_axi_fpu.v:21497.30-21497.48" *)
  wire _076_;
  (* src = "Vortex_axi_fpu.v:20980.82-20980.151" *)
  wire [31:0] _077_;
  (* src = "Vortex_axi_fpu.v:20995.29-20995.80" *)
  (* unused_bits = "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _078_;
  (* src = "Vortex_axi_fpu.v:21381.12-21381.55" *)
  wire [31:0] _079_;
  (* src = "Vortex_axi_fpu.v:21423.21-21423.44" *)
  (* unused_bits = "10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _080_;
  (* src = "Vortex_axi_fpu.v:20751.52-20751.117" *)
  wire _081_;
  (* src = "Vortex_axi_fpu.v:20980.29-20980.152" *)
  (* unused_bits = "10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _082_;
  (* src = "Vortex_axi_fpu.v:21049.16-21049.72" *)
  (* unused_bits = "76" *)
  wire [76:0] _083_;
  (* src = "Vortex_axi_fpu.v:21051.88-21051.133" *)
  wire _084_;
  (* src = "Vortex_axi_fpu.v:21185.52-21185.117" *)
  wire _085_;
  (* src = "Vortex_axi_fpu.v:21185.52-21185.117" *)
  wire _086_;
  (* src = "Vortex_axi_fpu.v:21460.31-21460.112" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _087_;
  (* src = "Vortex_axi_fpu.v:21555.52-21555.117" *)
  wire _088_;
  (* src = "Vortex_axi_fpu.v:20863.48-20863.124" *)
  wire _089_;
  (* src = "Vortex_axi_fpu.v:21019.36-21019.54" *)
  wire [75:0] addend_after_shift;
  (* src = "Vortex_axi_fpu.v:20986.33-20986.45" *)
  wire [6:0] addend_shamt;
  (* src = "Vortex_axi_fpu.v:21061.34-21061.48" *)
  reg [6:0] addend_shamt_q;
  (* src = "Vortex_axi_fpu.v:21025.36-21025.50" *)
  wire [75:0] addend_shifted;
  (* src = "Vortex_axi_fpu.v:21021.30-21021.48" *)
  wire [23:0] addend_sticky_bits;
  (* src = "Vortex_axi_fpu.v:20900.7-20900.22" *)
  wire any_operand_inf;
  (* src = "Vortex_axi_fpu.v:20902.7-20902.22" *)
  wire any_operand_nan;
  (* src = "Vortex_axi_fpu.v:20605.13-20605.18" *)
  input aux_i;
  wire aux_i;
  (* src = "Vortex_axi_fpu.v:20622.14-20622.19" *)
  output aux_o;
  reg aux_o;
  (* src = "Vortex_axi_fpu.v:20628.14-20628.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:20586.13-20586.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:20906.7-20906.28" *)
  wire effective_subtraction;
  (* src = "Vortex_axi_fpu.v:21053.7-21053.30" *)
  reg effective_subtraction_q;
  (* src = "Vortex_axi_fpu.v:20962.32-20962.42" *)
  wire [9:0] exponent_a;
  (* src = "Vortex_axi_fpu.v:20966.32-20966.47" *)
  wire [9:0] exponent_addend;
  (* src = "Vortex_axi_fpu.v:20968.32-20968.51" *)
  wire [9:0] exponent_difference;
  (* src = "Vortex_axi_fpu.v:21057.32-21057.53" *)
  reg [9:0] exponent_difference_q;
  (* src = "Vortex_axi_fpu.v:20967.32-20967.48" *)
  wire [9:0] exponent_product;
  (* src = "Vortex_axi_fpu.v:21055.32-21055.50" *)
  reg [9:0] exponent_product_q;
  (* src = "Vortex_axi_fpu.v:20618.14-20618.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:21361.31-21361.45" *)
  wire [9:0] final_exponent;
  (* src = "Vortex_axi_fpu.v:21355.25-21355.39" *)
  (* unused_bits = "24" *)
  wire [24:0] final_mantissa;
  (* src = "Vortex_axi_fpu.v:21043.7-21043.17" *)
  wire final_sign;
  (* src = "Vortex_axi_fpu.v:21067.7-21067.19" *)
  reg final_sign_q;
  (* src = "Vortex_axi_fpu.v:20611.13-20611.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:20740.9-20740.16" *)
  wire \gen_input_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:21174.9-21174.16" *)
  wire \gen_inside_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:21174.9-21174.16" *)
  wire \gen_inside_pipeline[1].reg_ena ;
  (* src = "Vortex_axi_fpu.v:21544.9-21544.16" *)
  wire \gen_output_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:20609.14-20609.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:20607.13-20607.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:20836.12-20836.18" *)
  (* unused_bits = "0 1" *)
  wire [7:0] info_a;
  (* src = "Vortex_axi_fpu.v:20837.12-20837.18" *)
  (* unused_bits = "0 1" *)
  wire [7:0] info_b;
  (* src = "Vortex_axi_fpu.v:20838.12-20838.18" *)
  (* unused_bits = "0 1 5 6" *)
  wire [7:0] info_c;
  (* src = "Vortex_axi_fpu.v:20821.14-20821.20" *)
  wire [23:0] info_q;
  (* src = "Vortex_axi_fpu.v:21027.7-21027.22" *)
  wire inject_carry_in;
  (* src = "Vortex_axi_fpu.v:20682.156-20682.175" *)
  wire [5:0] inp_pipe_is_boxed_q;
  (* src = "Vortex_axi_fpu.v:20688.23-20688.40" *)
  wire [0:1] inp_pipe_op_mod_q;
  (* src = "Vortex_axi_fpu.v:20686.220-20686.233" *)
  wire [7:0] inp_pipe_op_q;
  (* src = "Vortex_axi_fpu.v:20680.1006-20680.1025" *)
  wire [191:0] inp_pipe_operands_q;
  (* src = "Vortex_axi_fpu.v:20696.24-20696.38" *)
  wire [0:1] inp_pipe_ready;
  (* src = "Vortex_axi_fpu.v:20592.19-20592.29" *)
  input [2:0] is_boxed_i;
  wire [2:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:21343.32-21343.50" *)
  wire [5:0] leading_zero_count;
  (* src = "Vortex_axi_fpu.v:21347.7-21347.17" *)
  wire lzc_zeroes;
  (* src = "Vortex_axi_fpu.v:21001.30-21001.40" *)
  wire [23:0] mantissa_a;
  (* src = "Vortex_axi_fpu.v:21085.224-21085.244" *)
  wire [20:0] mid_pipe_add_shamt_q;
  (* src = "Vortex_axi_fpu.v:21103.23-21103.37" *)
  wire [0:2] mid_pipe_aux_q;
  (* src = "Vortex_axi_fpu.v:21077.23-21077.41" *)
  wire [0:2] mid_pipe_eff_sub_q;
  (* src = "Vortex_axi_fpu.v:21081.195-21081.214" *)
  wire [29:0] mid_pipe_exp_diff_q;
  (* src = "Vortex_axi_fpu.v:21079.195-21079.214" *)
  wire [29:0] mid_pipe_exp_prod_q;
  (* src = "Vortex_axi_fpu.v:21091.23-21091.44" *)
  wire [0:2] mid_pipe_final_sign_q;
  (* src = "Vortex_axi_fpu.v:21107.24-21107.38" *)
  wire [0:2] mid_pipe_ready;
  (* src = "Vortex_axi_fpu.v:21095.23-21095.45" *)
  wire [0:2] mid_pipe_res_is_spec_q;
  (* src = "Vortex_axi_fpu.v:21093.156-21093.175" *)
  wire [8:0] mid_pipe_rnd_mode_q;
  (* src = "Vortex_axi_fpu.v:21097.260-21097.279" *)
  wire [95:0] mid_pipe_spec_res_q;
  (* src = "Vortex_axi_fpu.v:21099.156-21099.176" *)
  wire [14:0] mid_pipe_spec_stat_q;
  (* src = "Vortex_axi_fpu.v:21087.23-21087.40" *)
  wire [0:2] mid_pipe_sticky_q;
  (* src = "Vortex_axi_fpu.v:21089.742-21089.756" *)
  wire [227:0] mid_pipe_sum_q;
  (* src = "Vortex_axi_fpu.v:21101.23-21101.37" *)
  wire [0:2] mid_pipe_tag_q;
  (* src = "Vortex_axi_fpu.v:21083.195-21083.214" *)
  wire [29:0] mid_pipe_tent_exp_q;
  (* src = "Vortex_axi_fpu.v:21105.23-21105.39" *)
  wire [0:2] mid_pipe_valid_q;
  (* src = "Vortex_axi_fpu.v:21349.33-21349.43" *)
  wire [6:0] norm_shamt;
  (* src = "Vortex_axi_fpu.v:21351.31-21351.50" *)
  wire [9:0] normalized_exponent;
  (* src = "Vortex_axi_fpu.v:21443.7-21443.21" *)
  wire of_after_round;
  (* src = "Vortex_axi_fpu.v:21442.7-21442.22" *)
  wire of_before_round;
  (* src = "Vortex_axi_fpu.v:20599.19-20599.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:20601.13-20601.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:20832.42-20832.51" *)
  wire [31:0] operand_a;
  (* src = "Vortex_axi_fpu.v:20833.42-20833.51" *)
  wire [31:0] operand_b;
  (* src = "Vortex_axi_fpu.v:20834.42-20834.51" *)
  wire [31:0] operand_c;
  (* src = "Vortex_axi_fpu.v:20590.33-20590.43" *)
  input [95:0] operands_i;
  wire [95:0] operands_i;
  (* src = "Vortex_axi_fpu.v:20626.13-20626.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:20624.14-20624.25" *)
  output out_valid_o;
  reg out_valid_o;
  (* src = "Vortex_axi_fpu.v:21438.37-21438.50" *)
  wire [30:0] pre_round_abs;
  (* src = "Vortex_axi_fpu.v:21436.24-21436.42" *)
  wire [22:0] pre_round_mantissa;
  (* src = "Vortex_axi_fpu.v:21005.36-21005.43" *)
  wire [47:0] product;
  (* src = "Vortex_axi_fpu.v:21485.13-21485.27" *)
  wire [4:0] regular_status;
  (* src = "Vortex_axi_fpu.v:21499.43-21499.51" *)
  wire [31:0] result_d;
  (* src = "Vortex_axi_fpu.v:20924.6-20924.23" *)
  wire result_is_special;
  (* src = "Vortex_axi_fpu.v:21071.7-21071.26" *)
  reg result_is_special_q;
  (* src = "Vortex_axi_fpu.v:20613.28-20613.36" *)
  output [31:0] result_o;
  reg [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:21448.7-21448.18" *)
  (* unused_bits = "0" *)
  wire result_zero;
  (* src = "Vortex_axi_fpu.v:20595.19-20595.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:21069.13-21069.23" *)
  reg [2:0] rnd_mode_q;
  (* src = "Vortex_axi_fpu.v:21440.13-21440.30" *)
  wire [1:0] round_sticky_bits;
  (* src = "Vortex_axi_fpu.v:21452.37-21452.48" *)
  wire [30:0] rounded_abs;
  (* src = "Vortex_axi_fpu.v:21450.7-21450.19" *)
  wire rounded_sign;
  (* src = "Vortex_axi_fpu.v:20588.13-20588.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:20904.7-20904.21" *)
  wire signalling_nan;
  (* src = "Vortex_axi_fpu.v:20920.42-20920.56" *)
  wire [31:0] special_result;
  (* src = "Vortex_axi_fpu.v:21073.43-21073.59" *)
  reg [31:0] special_result_q;
  (* src = "Vortex_axi_fpu.v:21501.13-21501.21" *)
  wire [4:0] status_d;
  (* src = "Vortex_axi_fpu.v:20616.20-20616.28" *)
  output [4:0] status_o;
  reg [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:21359.7-21359.24" *)
  wire sticky_after_norm;
  (* src = "Vortex_axi_fpu.v:21023.7-21023.24" *)
  wire sticky_before_add;
  (* src = "Vortex_axi_fpu.v:21063.7-21063.26" *)
  reg sticky_before_add_q;
  (* src = "Vortex_axi_fpu.v:21065.36-21065.41" *)
  reg [75:0] sum_q;
  (* src = "Vortex_axi_fpu.v:21037.36-21037.43" *)
  wire [76:0] sum_raw;
  (* src = "Vortex_axi_fpu.v:21353.36-21353.47" *)
  wire [76:0] sum_shifted;
  (* src = "Vortex_axi_fpu.v:21357.35-21357.50" *)
  wire [50:0] sum_sticky_bits;
  (* src = "Vortex_axi_fpu.v:21535.13-21535.27" *)
  reg sv2v_tmp_25EE6;
  (* src = "Vortex_axi_fpu.v:21157.13-21157.27" *)
  reg sv2v_tmp_44BCE;
  (* src = "Vortex_axi_fpu.v:21531.13-21531.27" *)
  reg sv2v_tmp_9E262;
  (* src = "Vortex_axi_fpu.v:21141.13-21141.27" *)
  reg [3:1] sv2v_tmp_A74E2;
  (* src = "Vortex_axi_fpu.v:21121.25-21121.39" *)
  wire [10:1] sv2v_tmp_B4C85;
  (* src = "Vortex_axi_fpu.v:21165.13-21165.27" *)
  reg sv2v_tmp_CB10A;
  (* src = "Vortex_axi_fpu.v:21161.13-21161.27" *)
  reg sv2v_tmp_CDA0E;
  (* src = "Vortex_axi_fpu.v:21527.13-21527.27" *)
  reg sv2v_tmp_DF7DA;
  (* src = "Vortex_axi_fpu.v:20603.13-20603.18" *)
  input tag_i;
  wire tag_i;
  (* src = "Vortex_axi_fpu.v:20620.14-20620.19" *)
  output tag_o;
  reg tag_o;
  (* src = "Vortex_axi_fpu.v:21059.32-21059.52" *)
  reg [9:0] tentative_exponent_q;
  (* src = "Vortex_axi_fpu.v:20908.7-20908.21" *)
  wire tentative_sign;
  (* src = "Vortex_axi_fpu.v:21446.7-21446.21" *)
  wire uf_after_round;
  assign exponent_addend = $signed({ 2'h0, operand_c[30:23] }) + (* src = "Vortex_axi_fpu.v:20978.35-20978.75" *) $signed({ 9'h000, _063_ });
  assign _023_ = { 2'h0, exponent_a[7:0] } + (* src = "Vortex_axi_fpu.v:20980.85-20980.107" *) info_a[6];
  assign _024_ = _023_ + (* src = "Vortex_axi_fpu.v:20980.84-20980.121" *) { 2'h0, operand_b[30:23] };
  assign _025_ = _024_ + (* src = "Vortex_axi_fpu.v:20980.83-20980.134" *) info_b[6];
  assign _026_ = { 26'h0000000, product, 2'h0 } + (* src = "Vortex_axi_fpu.v:21045.20-21045.52" *) addend_shifted;
  assign sum_raw = _026_ + (* src = "Vortex_axi_fpu.v:21045.19-21045.71" *) inject_carry_in;
  assign _028_ = 32'd26 + (* src = "Vortex_axi_fpu.v:21383.19-21383.60" *) leading_zero_count;
  assign _027_ = $signed(_079_) + (* src = "Vortex_axi_fpu.v:21385.28-21385.77" *) $signed(32'd1);
  assign _029_ = $signed(32'd26) + (* src = "Vortex_axi_fpu.v:21389.29-21389.79" *) $signed(exponent_product_q);
  assign _030_ = $signed(normalized_exponent) + (* src = "Vortex_axi_fpu.v:21415.21-21415.44" *) $signed(32'd1);
  assign \gen_input_pipeline[0].reg_ena  = in_ready_o & (* src = "Vortex_axi_fpu.v:20753.21-20753.60" *) in_valid_i;
  assign inject_carry_in = effective_subtraction & (* src = "Vortex_axi_fpu.v:21035.27-21035.69" *) _065_;
  assign \gen_inside_pipeline[0].reg_ena  = inp_pipe_ready[1] & (* src = "Vortex_axi_fpu.v:21187.21-21187.60" *) sv2v_tmp_CB10A;
  assign \gen_inside_pipeline[1].reg_ena  = mid_pipe_ready[1] & (* src = "Vortex_axi_fpu.v:21187.21-21187.60" *) mid_pipe_valid_q[1];
  assign regular_status[1] = uf_after_round & (* src = "Vortex_axi_fpu.v:21495.29-21495.63" *) regular_status[0];
  assign \gen_output_pipeline[0].reg_ena  = mid_pipe_ready[2] & (* src = "Vortex_axi_fpu.v:21557.21-21557.60" *) sv2v_tmp_25EE6;
  (* src = "Vortex_axi_fpu.v:21189.4-21196.97" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) effective_subtraction_q <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) effective_subtraction_q <= mid_pipe_eff_sub_q[1];
  (* src = "Vortex_axi_fpu.v:21178.4-21185.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_25EE6 <= 1'h0;
    else if (_031_) sv2v_tmp_25EE6 <= _001_;
  (* src = "Vortex_axi_fpu.v:20744.4-20751.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_CB10A <= 1'h0;
    else if (_032_) sv2v_tmp_CB10A <= _000_;
  reg [95:0] _109_;
  (* src = "Vortex_axi_fpu.v:20755.4-20762.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _109_ <= 96'h000000000000000000000000;
    else if (\gen_input_pipeline[0].reg_ena ) _109_ <= operands_i;
  assign inp_pipe_operands_q[95:0] = _109_;
  reg \mid_pipe_aux_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:21306.4-21313.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_aux_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_aux_q_reg[1]  <= sv2v_tmp_CDA0E;
  assign mid_pipe_aux_q[1] = \mid_pipe_aux_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:21198.4-21205.304" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) exponent_product_q <= 10'h000;
    else if (\gen_inside_pipeline[1].reg_ena ) exponent_product_q <= mid_pipe_exp_prod_q[19:10];
  reg [2:0] _112_;
  (* src = "Vortex_axi_fpu.v:20764.4-20771.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _112_ <= 3'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _112_ <= is_boxed_i;
  assign inp_pipe_is_boxed_q[2:0] = _112_;
  (* src = "Vortex_axi_fpu.v:20773.4-20780.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_A74E2 <= 3'h0;
    else if (\gen_input_pipeline[0].reg_ena ) sv2v_tmp_A74E2 <= rnd_mode_i;
  reg \mid_pipe_tag_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:21297.4-21304.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_tag_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_tag_q_reg[1]  <= sv2v_tmp_44BCE;
  assign mid_pipe_tag_q[1] = \mid_pipe_tag_q_reg[1] ;
  reg [31:0] _115_;
  (* src = "Vortex_axi_fpu.v:21279.4-21286.406" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _115_ <= 32'd0;
    else if (\gen_inside_pipeline[0].reg_ena ) _115_ <= special_result;
  assign mid_pipe_spec_res_q[63:32] = _115_;
  reg \mid_pipe_res_is_spec_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:21270.4-21277.109" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_res_is_spec_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_res_is_spec_q_reg[1]  <= result_is_special;
  assign mid_pipe_res_is_spec_q[1] = \mid_pipe_res_is_spec_q_reg[1] ;
  reg [2:0] _117_;
  (* src = "Vortex_axi_fpu.v:21261.4-21268.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _117_ <= 3'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) _117_ <= sv2v_tmp_A74E2;
  assign mid_pipe_rnd_mode_q[5:3] = _117_;
  reg \mid_pipe_final_sign_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:21252.4-21259.106" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_final_sign_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_final_sign_q_reg[1]  <= final_sign;
  assign mid_pipe_final_sign_q[1] = \mid_pipe_final_sign_q_reg[1] ;
  reg [75:0] _119_;
  (* src = "Vortex_axi_fpu.v:21243.4-21250.1000" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _119_ <= 76'h0000000000000000000;
    else if (\gen_inside_pipeline[0].reg_ena ) _119_ <= mid_pipe_sum_q[227:152];
  assign mid_pipe_sum_q[151:76] = _119_;
  reg \mid_pipe_sticky_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:21234.4-21241.94" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_sticky_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_sticky_q_reg[1]  <= sticky_before_add;
  assign mid_pipe_sticky_q[1] = \mid_pipe_sticky_q_reg[1] ;
  reg [6:0] _121_;
  (* src = "Vortex_axi_fpu.v:21225.4-21232.361" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _121_ <= 7'h00;
    else if (\gen_inside_pipeline[0].reg_ena ) _121_ <= addend_shamt;
  assign mid_pipe_add_shamt_q[13:7] = _121_;
  reg [9:0] _122_;
  (* src = "Vortex_axi_fpu.v:21216.4-21223.304" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _122_ <= 10'h000;
    else if (\gen_inside_pipeline[0].reg_ena ) _122_ <= sv2v_tmp_B4C85;
  assign mid_pipe_tent_exp_q[19:10] = _122_;
  reg [9:0] _123_;
  (* src = "Vortex_axi_fpu.v:21207.4-21214.304" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _123_ <= 10'h000;
    else if (\gen_inside_pipeline[0].reg_ena ) _123_ <= exponent_difference;
  assign mid_pipe_exp_diff_q[19:10] = _123_;
  reg [9:0] _124_;
  (* src = "Vortex_axi_fpu.v:21198.4-21205.304" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _124_ <= 10'h000;
    else if (\gen_inside_pipeline[0].reg_ena ) _124_ <= exponent_product;
  assign mid_pipe_exp_prod_q[19:10] = _124_;
  reg \mid_pipe_eff_sub_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:21189.4-21196.97" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_eff_sub_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_eff_sub_q_reg[1]  <= effective_subtraction;
  assign mid_pipe_eff_sub_q[1] = \mid_pipe_eff_sub_q_reg[1] ;
  reg \mid_pipe_valid_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:21178.4-21185.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_valid_q_reg[1]  <= 1'h0;
    else if (_033_) \mid_pipe_valid_q_reg[1]  <= _002_;
  assign mid_pipe_valid_q[1] = \mid_pipe_valid_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:20809.4-20816.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_CDA0E <= 1'h0;
    else if (\gen_input_pipeline[0].reg_ena ) sv2v_tmp_CDA0E <= aux_i;
  (* src = "Vortex_axi_fpu.v:20800.4-20807.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_44BCE <= 1'h0;
    else if (\gen_input_pipeline[0].reg_ena ) sv2v_tmp_44BCE <= tag_i;
  reg \inp_pipe_op_mod_q_reg[0] ;
  (* src = "Vortex_axi_fpu.v:20791.4-20798.94" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_op_mod_q_reg[0]  <= 1'h0;
    else if (\gen_input_pipeline[0].reg_ena ) \inp_pipe_op_mod_q_reg[0]  <= op_mod_i;
  assign inp_pipe_op_mod_q[1] = \inp_pipe_op_mod_q_reg[0] ;
  reg [3:0] _130_;
  (* src = "Vortex_axi_fpu.v:20782.4-20789.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _130_ <= 4'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _130_ <= op_i;
  assign inp_pipe_op_q[3:0] = _130_;
  (* src = "Vortex_axi_fpu.v:21586.4-21593.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) aux_o <= 1'h0;
    else if (\gen_output_pipeline[0].reg_ena ) aux_o <= sv2v_tmp_9E262;
  (* src = "Vortex_axi_fpu.v:21577.4-21584.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) tag_o <= 1'h0;
    else if (\gen_output_pipeline[0].reg_ena ) tag_o <= sv2v_tmp_DF7DA;
  (* src = "Vortex_axi_fpu.v:21568.4-21575.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) status_o <= 5'h00;
    else if (\gen_output_pipeline[0].reg_ena ) status_o <= status_d;
  (* src = "Vortex_axi_fpu.v:21559.4-21566.400" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) result_o <= 32'd0;
    else if (\gen_output_pipeline[0].reg_ena ) result_o <= result_d;
  (* src = "Vortex_axi_fpu.v:21548.4-21555.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) out_valid_o <= 1'h0;
    else if (_034_) out_valid_o <= _003_;
  (* src = "Vortex_axi_fpu.v:21306.4-21313.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_9E262 <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) sv2v_tmp_9E262 <= mid_pipe_aux_q[1];
  (* src = "Vortex_axi_fpu.v:21297.4-21304.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_DF7DA <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) sv2v_tmp_DF7DA <= mid_pipe_tag_q[1];
  (* src = "Vortex_axi_fpu.v:21279.4-21286.406" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) special_result_q <= 32'd0;
    else if (\gen_inside_pipeline[1].reg_ena ) special_result_q <= mid_pipe_spec_res_q[63:32];
  (* src = "Vortex_axi_fpu.v:21270.4-21277.109" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) result_is_special_q <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) result_is_special_q <= mid_pipe_res_is_spec_q[1];
  (* src = "Vortex_axi_fpu.v:21261.4-21268.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rnd_mode_q <= 3'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) rnd_mode_q <= mid_pipe_rnd_mode_q[5:3];
  (* src = "Vortex_axi_fpu.v:21252.4-21259.106" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) final_sign_q <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) final_sign_q <= mid_pipe_final_sign_q[1];
  (* src = "Vortex_axi_fpu.v:21243.4-21250.1000" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sum_q <= 76'h0000000000000000000;
    else if (\gen_inside_pipeline[1].reg_ena ) sum_q <= mid_pipe_sum_q[151:76];
  (* src = "Vortex_axi_fpu.v:21234.4-21241.94" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sticky_before_add_q <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) sticky_before_add_q <= mid_pipe_sticky_q[1];
  (* src = "Vortex_axi_fpu.v:21225.4-21232.361" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) addend_shamt_q <= 7'h00;
    else if (\gen_inside_pipeline[1].reg_ena ) addend_shamt_q <= mid_pipe_add_shamt_q[13:7];
  (* src = "Vortex_axi_fpu.v:21207.4-21214.304" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) exponent_difference_q <= 10'h000;
    else if (\gen_inside_pipeline[1].reg_ena ) exponent_difference_q <= mid_pipe_exp_diff_q[19:10];
  (* src = "Vortex_axi_fpu.v:21216.4-21223.304" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) tentative_exponent_q <= 10'h000;
    else if (\gen_inside_pipeline[1].reg_ena ) tentative_exponent_q <= mid_pipe_tent_exp_q[19:10];
  reg \mid_pipe_spec_stat_q_reg[9] ;
  (* src = "Vortex_axi_fpu.v:21288.4-21295.259" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_spec_stat_q_reg[9]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_spec_stat_q_reg[9]  <= mid_pipe_spec_stat_q[14];
  assign mid_pipe_spec_stat_q[9] = \mid_pipe_spec_stat_q_reg[9] ;
  reg \mid_pipe_spec_stat_q_reg[4] ;
  (* src = "Vortex_axi_fpu.v:21288.4-21295.259" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_spec_stat_q_reg[4]  <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) \mid_pipe_spec_stat_q_reg[4]  <= mid_pipe_spec_stat_q[9];
  assign mid_pipe_spec_stat_q[4] = \mid_pipe_spec_stat_q_reg[4] ;
  assign _031_ = | { mid_pipe_ready[1], flush_i };
  assign _032_ = | { in_ready_o, flush_i };
  assign _033_ = | { inp_pipe_ready[1], flush_i };
  assign _034_ = | { mid_pipe_ready[2], flush_i };
  assign _035_ = | { _074_, _071_ };
  assign _037_ = | { _074_, _073_, _072_, _071_ };
  assign _036_ = | { _074_, _073_, _072_ };
  assign _038_ = | { _074_, _073_, _071_ };
  assign _039_ = sum_raw[76] == (* src = "Vortex_axi_fpu.v:21051.49-21051.76" *) tentative_sign;
  assign uf_after_round = ! (* src = "Vortex_axi_fpu.v:21479.26-21479.226" *) rounded_abs[30:23];
  assign of_after_round = rounded_abs[30:23] == (* src = "Vortex_axi_fpu.v:21481.26-21481.226" *) 8'hff;
  assign _040_ = $signed(_027_) >= (* src = "Vortex_axi_fpu.v:21381.10-21381.66" *) $signed(32'd0);
  assign of_before_round = $signed(final_exponent) >= (* src = "Vortex_axi_fpu.v:21454.27-21454.66" *) $signed(32'd255);
  assign _041_ = $signed(exponent_difference) > (* src = "Vortex_axi_fpu.v:20984.31-20984.54" *) $signed(32'd0);
  assign _042_ = $signed(normalized_exponent) > (* src = "Vortex_axi_fpu.v:21419.12-21419.35" *) $signed(32'd1);
  assign _043_ = $signed(exponent_difference) <= (* src = "Vortex_axi_fpu.v:20990.7-20990.64" *) $signed(32'd4294967247);
  assign _044_ = $signed(exponent_difference) <= (* src = "Vortex_axi_fpu.v:20993.12-20993.62" *) $signed(32'd26);
  assign _045_ = $signed(exponent_difference_q) <= (* src = "Vortex_axi_fpu.v:21378.8-21378.34" *) $signed(32'd0);
  assign _046_ = $signed(exponent_difference_q) <= (* src = "Vortex_axi_fpu.v:21378.68-21378.94" *) $signed(32'd2);
  assign _047_ = info_a[4] && (* src = "Vortex_axi_fpu.v:20934.8-20934.30" *) info_b[5];
  assign _048_ = info_a[5] && (* src = "Vortex_axi_fpu.v:20934.36-20934.58" *) info_b[4];
  assign _049_ = _057_ && (* src = "Vortex_axi_fpu.v:20950.9-20950.46" *) info_c[4];
  assign _050_ = _049_ && (* src = "Vortex_axi_fpu.v:20950.8-20950.72" *) effective_subtraction;
  assign _051_ = effective_subtraction && (* src = "Vortex_axi_fpu.v:21049.16-21049.51" *) _066_;
  assign _052_ = effective_subtraction && (* src = "Vortex_axi_fpu.v:21051.23-21051.77" *) _039_;
  assign _053_ = effective_subtraction_q && (* src = "Vortex_axi_fpu.v:21378.40-21378.95" *) _046_;
  assign _054_ = _040_ && (* src = "Vortex_axi_fpu.v:21381.9-21381.82" *) _055_;
  assign _055_ = ! (* src = "Vortex_axi_fpu.v:21381.71-21381.82" *) lzc_zeroes;
  assign _056_ = _047_ || (* src = "Vortex_axi_fpu.v:20934.7-20934.59" *) _048_;
  assign _057_ = info_a[4] || (* src = "Vortex_axi_fpu.v:20953.13-20953.35" *) info_b[4];
  assign _058_ = info_a[5] || (* src = "Vortex_axi_fpu.v:20980.29-20980.51" *) info_b[5];
  assign _059_ = _045_ || (* src = "Vortex_axi_fpu.v:21378.7-21378.96" *) _053_;
  assign product = { info_a[7], mantissa_a[22:0] } * (* src = "Vortex_axi_fpu.v:21015.19-21015.42" *) { info_b[7], operand_b[22:0] };
  assign _060_ = - (* src = "Vortex_axi_fpu.v:21049.54-21049.62" *) sum_raw;
  assign _061_ = ~ (* src = "Vortex_axi_fpu.v:20742.55-20742.79" *) sv2v_tmp_CB10A;
  assign _062_ = ~ (* src = "Vortex_axi_fpu.v:20870.50-20870.93" *) inp_pipe_operands_q[31];
  assign _063_ = ~ (* src = "Vortex_axi_fpu.v:20978.63-20978.73" *) info_c[7];
  assign _064_ = ~ (* src = "Vortex_axi_fpu.v:21033.51-21033.70" *) addend_after_shift;
  assign _065_ = ~ (* src = "Vortex_axi_fpu.v:21035.51-21035.69" *) sticky_before_add;
  assign _066_ = ~ (* src = "Vortex_axi_fpu.v:21049.41-21049.51" *) sum_raw[76];
  assign _067_ = ~ (* src = "Vortex_axi_fpu.v:21176.55-21176.79" *) mid_pipe_valid_q[1];
  assign _068_ = ~ (* src = "Vortex_axi_fpu.v:21176.55-21176.79" *) sv2v_tmp_25EE6;
  assign _069_ = ~ (* src = "Vortex_axi_fpu.v:21546.55-21546.79" *) out_valid_o;
  assign in_ready_o = inp_pipe_ready[1] | (* src = "Vortex_axi_fpu.v:20742.31-20742.79" *) _061_;
  assign inp_pipe_ready[1] = mid_pipe_ready[1] | (* src = "Vortex_axi_fpu.v:21176.31-21176.79" *) _067_;
  assign mid_pipe_ready[1] = mid_pipe_ready[2] | (* src = "Vortex_axi_fpu.v:21176.31-21176.79" *) _068_;
  assign sticky_after_norm = _075_ | (* src = "Vortex_axi_fpu.v:21430.29-21430.69" *) sticky_before_add_q;
  assign regular_status[2] = of_before_round | (* src = "Vortex_axi_fpu.v:21493.29-21493.61" *) of_after_round;
  assign _070_ = _076_ | (* src = "Vortex_axi_fpu.v:21497.30-21497.66" *) of_before_round;
  assign regular_status[0] = _070_ | (* src = "Vortex_axi_fpu.v:21497.29-21497.84" *) of_after_round;
  assign mid_pipe_ready[2] = out_ready_i | (* src = "Vortex_axi_fpu.v:21546.31-21546.79" *) _069_;
  assign _014_ = _042_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:21419.12-21419.35|Vortex_axi_fpu.v:21419.8-21427.27" *) sum_shifted[74:50] : { 1'h0, sum_shifted[74:51] };
  assign _018_ = _042_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:21419.12-21419.35|Vortex_axi_fpu.v:21419.8-21427.27" *) { sum_shifted[49:0], 1'h0 } : sum_shifted[50:0];
  assign _013_ = _042_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:21419.12-21419.35|Vortex_axi_fpu.v:21419.8-21427.27" *) _080_[9:0] : 10'h000;
  assign _005_ = sum_shifted[75] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:21417.12-21417.49|Vortex_axi_fpu.v:21417.8-21427.27" *) normalized_exponent : _013_;
  assign _012_ = sum_shifted[75] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:21417.12-21417.49|Vortex_axi_fpu.v:21417.8-21427.27" *) sum_shifted[50:0] : _018_;
  assign _006_ = sum_shifted[75] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:21417.12-21417.49|Vortex_axi_fpu.v:21417.8-21427.27" *) { 1'h1, sum_shifted[74:51] } : _014_;
  assign final_mantissa = sum_shifted[76] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:21411.7-21411.44|Vortex_axi_fpu.v:21411.3-21427.27" *) { 1'h1, sum_shifted[75:52] } : _006_;
  assign sum_sticky_bits = sum_shifted[76] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:21411.7-21411.44|Vortex_axi_fpu.v:21411.3-21427.27" *) sum_shifted[51:1] : _012_;
  assign final_exponent = sum_shifted[76] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:21411.7-21411.44|Vortex_axi_fpu.v:21411.3-21427.27" *) _030_[9:0] : _005_;
  assign _008_ = _054_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:21381.9-21381.82|Vortex_axi_fpu.v:21381.5-21392.8" *) _027_[9:0] : 10'h000;
  assign _007_ = _054_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:21381.9-21381.82|Vortex_axi_fpu.v:21381.5-21392.8" *) _028_[6:0] : _029_[6:0];
  assign normalized_exponent = _059_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:21378.7-21378.96|Vortex_axi_fpu.v:21378.3-21400.6" *) _008_ : tentative_exponent_q;
  assign norm_shamt = _059_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:21378.7-21378.96|Vortex_axi_fpu.v:21378.3-21400.6" *) _007_ : addend_shamt_q;
  assign _004_ = _044_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:20993.12-20993.62|Vortex_axi_fpu.v:20993.8-20998.21" *) _078_[6:0] : 7'h00;
  assign addend_shamt = _043_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:20990.7-20990.64|Vortex_axi_fpu.v:20990.3-20998.21" *) 7'h4c : _004_;
  assign _022_ = info_c[4] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:20956.13-20956.22|Vortex_axi_fpu.v:20956.9-20958.115" *) { operand_c[31], 31'h7f800000 } : 32'd2143289344;
  assign _021_ = _057_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:20953.13-20953.35|Vortex_axi_fpu.v:20953.9-20958.115" *) { tentative_sign, 31'h7f800000 } : _022_;
  assign _020_ = _050_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:20950.8-20950.72|Vortex_axi_fpu.v:20950.4-20958.115" *) 1'h1 : 1'h0;
  assign _019_ = _050_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:20950.8-20950.72|Vortex_axi_fpu.v:20950.4-20958.115" *) 32'd2143289344 : _021_;
  assign _017_ = any_operand_inf ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:20946.12-20946.27|Vortex_axi_fpu.v:20946.8-20959.6" *) _020_ : 1'h0;
  assign _016_ = any_operand_inf ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:20946.12-20946.27|Vortex_axi_fpu.v:20946.8-20959.6" *) _019_ : 32'd2143289344;
  assign _015_ = any_operand_inf ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:20946.12-20946.27|Vortex_axi_fpu.v:20946.8-20959.6" *) 1'h1 : 1'h0;
  assign _011_ = any_operand_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:20940.12-20940.27|Vortex_axi_fpu.v:20940.8-20959.6" *) signalling_nan : _017_;
  assign _009_ = any_operand_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:20940.12-20940.27|Vortex_axi_fpu.v:20940.8-20959.6" *) 1'h1 : _015_;
  assign _010_ = any_operand_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:20940.12-20940.27|Vortex_axi_fpu.v:20940.8-20959.6" *) 32'd2143289344 : _016_;
  assign mid_pipe_spec_stat_q[14] = _056_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:20934.7-20934.59|Vortex_axi_fpu.v:20934.3-20959.6" *) 1'h1 : _011_;
  assign result_is_special = _056_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:20934.7-20934.59|Vortex_axi_fpu.v:20934.3-20959.6" *) 1'h1 : _009_;
  assign special_result = _056_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:20934.7-20934.59|Vortex_axi_fpu.v:20934.3-20959.6" *) 32'd2143289344 : _010_;
  function [0:0] _228_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:20865.3-20897.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _228_ = b[0:0];
      3'b?1?:
        _228_ = b[1:1];
      3'b1??:
        _228_ = b[2:2];
      default:
        _228_ = a;
    endcase
  endfunction
  assign operand_a[31] = _228_(1'h1, { _062_, 1'h0, inp_pipe_operands_q[31] }, { _073_, _072_, _035_ });
  function [30:0] _229_;
    input [30:0] a;
    input [61:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:20865.3-20897.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _229_ = b[30:0];
      2'b1?:
        _229_ = b[61:31];
      default:
        _229_ = a;
    endcase
  endfunction
  assign { exponent_a[7:0], mantissa_a[22:0] } = _229_(31'h00800001, { 31'h3f800000, inp_pipe_operands_q[30:0] }, { _072_, _038_ });
  function [31:0] _230_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:20865.3-20897.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _230_ = b[31:0];
      2'b1?:
        _230_ = b[63:32];
      default:
        _230_ = a;
    endcase
  endfunction
  assign operand_c = _230_(32'd2155872257, { _089_, inp_pipe_operands_q[94:64], 32'h80000000 }, { _036_, _071_ });
  assign info_b = _037_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:20865.3-20897.10" *) info_q[15:8] : 8'hff;
  function [7:0] _232_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:20865.3-20897.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _232_ = b[7:0];
      2'b1?:
        _232_ = b[15:8];
      default:
        _232_ = a;
    endcase
  endfunction
  assign info_a = _232_(8'hff, { 8'h81, info_q[7:0] }, { _072_, _038_ });
  assign operand_b = _037_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:20865.3-20897.10" *) inp_pipe_operands_q[63:32] : 32'd2155872257;
  function [7:0] _234_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:20865.3-20897.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _234_ = b[7:0];
      2'b1?:
        _234_ = b[15:8];
      default:
        _234_ = a;
    endcase
  endfunction
  assign info_c = _234_(8'hff, { info_q[23:16], 8'h21 }, { _036_, _071_ });
  assign _071_ = inp_pipe_op_q[3:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:20865.3-20897.10" *) 4'h3;
  assign _072_ = inp_pipe_op_q[3:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:20865.3-20897.10" *) 4'h2;
  assign _073_ = inp_pipe_op_q[3:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:20865.3-20897.10" *) 4'h1;
  assign _074_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:20865.3-20897.10" *) inp_pipe_op_q[3:0];
  assign any_operand_inf = | (* src = "Vortex_axi_fpu.v:20910.27-20910.61" *) { info_c[4], info_b[4], info_a[4] };
  assign any_operand_nan = | (* src = "Vortex_axi_fpu.v:20912.27-20912.61" *) { info_c[3], info_b[3], info_a[3] };
  assign signalling_nan = | (* src = "Vortex_axi_fpu.v:20914.26-20914.60" *) { info_c[2], info_b[2], info_a[2] };
  assign sticky_before_add = | (* src = "Vortex_axi_fpu.v:21031.29-21031.48" *) addend_sticky_bits;
  assign _075_ = | (* src = "Vortex_axi_fpu.v:21430.29-21430.47" *) sum_sticky_bits;
  assign _076_ = | (* src = "Vortex_axi_fpu.v:21497.30-21497.48" *) round_sticky_bits;
  assign busy_o = | (* src = "Vortex_axi_fpu.v:21611.18-21611.73" *) { mid_pipe_valid_q[1], sv2v_tmp_25EE6, out_valid_o, sv2v_tmp_CB10A, in_valid_i };
  assign sum_shifted = sum_q << (* src = "Vortex_axi_fpu.v:21403.23-21403.42" *) norm_shamt;
  assign { addend_after_shift, addend_sticky_bits } = { info_c[7], operand_c[22:0], 76'h0000000000000000000 } >> (* src = "Vortex_axi_fpu.v:21029.52-21029.110" *) addend_shamt;
  assign _077_ = _025_ - (* src = "Vortex_axi_fpu.v:20980.82-20980.151" *) 32'd127;
  assign exponent_difference = $signed(exponent_addend) - (* src = "Vortex_axi_fpu.v:20982.31-20982.65" *) $signed(exponent_product);
  assign _078_ = $signed(32'd27) - (* src = "Vortex_axi_fpu.v:20995.29-20995.80" *) $signed(exponent_difference);
  assign _079_ = $signed(exponent_product_q) - (* src = "Vortex_axi_fpu.v:21385.29-21385.72" *) $signed({ 1'h0, leading_zero_count });
  assign _080_ = $signed(normalized_exponent) - (* src = "Vortex_axi_fpu.v:21423.21-21423.44" *) $signed(32'd1);
  assign _081_ = in_ready_o ? (* src = "Vortex_axi_fpu.v:20751.52-20751.117" *) in_valid_i : 1'hx;
  assign _000_ = flush_i ? (* src = "Vortex_axi_fpu.v:20751.34-20751.118" *) 1'h0 : _081_;
  assign { _082_[31:10], exponent_product } = _058_ ? (* src = "Vortex_axi_fpu.v:20980.29-20980.152" *) 32'd4294967171 : _077_;
  assign sv2v_tmp_B4C85 = _041_ ? (* src = "Vortex_axi_fpu.v:20984.31-20984.91" *) exponent_addend : exponent_product;
  assign addend_shifted = effective_subtraction ? (* src = "Vortex_axi_fpu.v:21033.27-21033.91" *) _064_ : addend_after_shift;
  assign { _083_[76], mid_pipe_sum_q[227:152] } = _051_ ? (* src = "Vortex_axi_fpu.v:21049.16-21049.72" *) _060_ : sum_raw;
  assign _084_ = effective_subtraction ? (* src = "Vortex_axi_fpu.v:21051.88-21051.133" *) 1'h0 : tentative_sign;
  assign final_sign = _052_ ? (* src = "Vortex_axi_fpu.v:21051.23-21051.134" *) 1'h1 : _084_;
  assign _085_ = inp_pipe_ready[1] ? (* src = "Vortex_axi_fpu.v:21185.52-21185.117" *) sv2v_tmp_CB10A : 1'hx;
  assign _002_ = flush_i ? (* src = "Vortex_axi_fpu.v:21185.34-21185.118" *) 1'h0 : _085_;
  assign _086_ = mid_pipe_ready[1] ? (* src = "Vortex_axi_fpu.v:21185.52-21185.117" *) mid_pipe_valid_q[1] : 1'hx;
  assign _001_ = flush_i ? (* src = "Vortex_axi_fpu.v:21185.34-21185.118" *) 1'h0 : _086_;
  assign { _087_[31:8], pre_round_abs[30:23] } = of_before_round ? (* src = "Vortex_axi_fpu.v:21460.31-21460.112" *) 32'd254 : { 24'h000000, final_exponent[7:0] };
  assign pre_round_mantissa = of_before_round ? (* src = "Vortex_axi_fpu.v:21462.31-21462.96" *) 23'h7fffff : final_mantissa[23:1];
  assign round_sticky_bits = of_before_round ? (* src = "Vortex_axi_fpu.v:21466.30-21466.94" *) 2'h3 : { final_mantissa[0], sticky_after_norm };
  assign result_d = result_is_special_q ? (* src = "Vortex_axi_fpu.v:21503.21-21503.76" *) special_result_q : { rounded_sign, rounded_abs };
  assign status_d = result_is_special_q ? (* src = "Vortex_axi_fpu.v:21505.21-21505.76" *) { mid_pipe_spec_stat_q[4], 4'h0 } : { 2'h0, regular_status[2:0] };
  assign _088_ = mid_pipe_ready[2] ? (* src = "Vortex_axi_fpu.v:21555.52-21555.117" *) sv2v_tmp_25EE6 : 1'hx;
  assign _003_ = flush_i ? (* src = "Vortex_axi_fpu.v:21555.34-21555.118" *) 1'h0 : _088_;
  assign _089_ = inp_pipe_operands_q[95] ^ (* src = "Vortex_axi_fpu.v:20863.48-20863.124" *) inp_pipe_op_mod_q[1];
  assign effective_subtraction = tentative_sign ^ (* src = "Vortex_axi_fpu.v:20916.33-20916.167" *) operand_c[31];
  assign tentative_sign = operand_a[31] ^ (* src = "Vortex_axi_fpu.v:20955.23-20955.110" *) operand_b[31];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:20826.4-20830.3" *)
  \$paramod$aa198a329ffc044f9fef695fda54759a05728371\fpnew_classifier  i_class_inputs (
    .info_o(info_q),
    .is_boxed_i(inp_pipe_is_boxed_q[2:0]),
    .operands_i(inp_pipe_operands_q[95:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:21468.51-21477.3" *)
  \$paramod\fpnew_rounding\AbsWidth=32'00000000000000000000000000011111  i_fpnew_rounding (
    .abs_rounded_o(rounded_abs),
    .abs_value_i({ pre_round_abs[30:23], pre_round_mantissa }),
    .effective_subtraction_i(effective_subtraction_q),
    .exact_zero_o(result_zero),
    .rnd_mode_i(rnd_mode_q),
    .round_sticky_bits_i(round_sticky_bits),
    .sign_i(final_sign_q),
    .sign_o(rounded_sign)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:21368.4-21372.3" *)
  \$paramod$3dc9b54c1a715af223bba72fd88f9cd46ba20ed0\lzc  i_lzc (
    .cnt_o(leading_zero_count),
    .empty_o(lzc_zeroes),
    .in_i(sum_q[50:0])
  );
  assign _082_[9:0] = exponent_product;
  assign _083_[75:0] = mid_pipe_sum_q[227:152];
  assign _087_[7:0] = pre_round_abs[30:23];
  assign exponent_a[9:8] = 2'h0;
  assign extension_bit_o = 1'h1;
  assign inp_pipe_is_boxed_q[5:3] = is_boxed_i;
  assign inp_pipe_op_mod_q[0] = op_mod_i;
  assign inp_pipe_op_q[7:4] = op_i;
  assign inp_pipe_operands_q[191:96] = operands_i;
  assign inp_pipe_ready[0] = in_ready_o;
  assign mantissa_a[23] = info_a[7];
  assign { mid_pipe_add_shamt_q[20:14], mid_pipe_add_shamt_q[6:0] } = { addend_shamt, addend_shamt_q };
  assign { mid_pipe_aux_q[0], mid_pipe_aux_q[2] } = { sv2v_tmp_CDA0E, sv2v_tmp_9E262 };
  assign { mid_pipe_eff_sub_q[0], mid_pipe_eff_sub_q[2] } = { effective_subtraction, effective_subtraction_q };
  assign { mid_pipe_exp_diff_q[29:20], mid_pipe_exp_diff_q[9:0] } = { exponent_difference, exponent_difference_q };
  assign { mid_pipe_exp_prod_q[29:20], mid_pipe_exp_prod_q[9:0] } = { exponent_product, exponent_product_q };
  assign { mid_pipe_final_sign_q[0], mid_pipe_final_sign_q[2] } = { final_sign, final_sign_q };
  assign mid_pipe_ready[0] = inp_pipe_ready[1];
  assign { mid_pipe_res_is_spec_q[0], mid_pipe_res_is_spec_q[2] } = { result_is_special, result_is_special_q };
  assign { mid_pipe_rnd_mode_q[8:6], mid_pipe_rnd_mode_q[2:0] } = { sv2v_tmp_A74E2, rnd_mode_q };
  assign { mid_pipe_spec_res_q[95:64], mid_pipe_spec_res_q[31:0] } = { special_result, special_result_q };
  assign { mid_pipe_spec_stat_q[13:10], mid_pipe_spec_stat_q[8:5], mid_pipe_spec_stat_q[3:0] } = 12'h000;
  assign { mid_pipe_sticky_q[0], mid_pipe_sticky_q[2] } = { sticky_before_add, sticky_before_add_q };
  assign mid_pipe_sum_q[75:0] = sum_q;
  assign { mid_pipe_tag_q[0], mid_pipe_tag_q[2] } = { sv2v_tmp_44BCE, sv2v_tmp_DF7DA };
  assign { mid_pipe_tent_exp_q[29:20], mid_pipe_tent_exp_q[9:0] } = { sv2v_tmp_B4C85, tentative_exponent_q };
  assign { mid_pipe_valid_q[0], mid_pipe_valid_q[2] } = { sv2v_tmp_CB10A, sv2v_tmp_25EE6 };
  assign operand_a[30:0] = { exponent_a[7:0], mantissa_a[22:0] };
  assign pre_round_abs[22:0] = pre_round_mantissa;
  assign regular_status[4:3] = 2'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_find_first" *)
(* src = "Vortex_axi_fpu.v:9025.1-9091.10" *)
module \$paramod$32507915675ec3d80a2720259126713881768d88\VX_find_first (data_i, valid_i, data_o, valid_o);
  (* src = "Vortex_axi_fpu.v:9040.33-9040.39" *)
  input [1:0] data_i;
  wire [1:0] data_i;
  (* src = "Vortex_axi_fpu.v:9044.28-9044.34" *)
  output data_o;
  wire data_o;
  (* src = "Vortex_axi_fpu.v:9042.23-9042.30" *)
  input [1:0] valid_i;
  wire [1:0] valid_i;
  (* src = "Vortex_axi_fpu.v:9046.14-9046.21" *)
  output valid_o;
  wire valid_o;
  assign valid_o = valid_i[0] | (* src = "Vortex_axi_fpu.v:9081.38-9081.117" *) valid_i[1];
  assign data_o = valid_i[0] ? (* src = "Vortex_axi_fpu.v:9083.56-9083.207" *) data_i[0] : data_i[1];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_mem_arb" *)
(* src = "Vortex_axi_fpu.v:547.1-750.10" *)
module \$paramod$338198d193f65bf875000d05edd4792a3a0fca70\VX_mem_arb (clk, reset, req_valid_in, req_tag_in, req_addr_in, req_rw_in, req_byteen_in, req_data_in, req_ready_in, req_valid_out, req_tag_out, req_addr_out, req_rw_out, req_byteen_out, req_data_out, req_ready_out, rsp_valid_in, rsp_tag_in, rsp_data_in, rsp_ready_in, rsp_valid_out
, rsp_tag_out, rsp_data_out, rsp_ready_out);
  (* src = "Vortex_axi_fpu.v:596.13-596.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:604.45-604.56" *)
  input [25:0] req_addr_in;
  wire [25:0] req_addr_in;
  (* src = "Vortex_axi_fpu.v:618.33-618.45" *)
  output [25:0] req_addr_out;
  wire [25:0] req_addr_out;
  (* src = "Vortex_axi_fpu.v:608.44-608.57" *)
  input [63:0] req_byteen_in;
  wire [63:0] req_byteen_in;
  (* src = "Vortex_axi_fpu.v:622.32-622.46" *)
  output [63:0] req_byteen_out;
  wire [63:0] req_byteen_out;
  (* src = "Vortex_axi_fpu.v:610.45-610.56" *)
  input [511:0] req_data_in;
  wire [511:0] req_data_in;
  (* src = "Vortex_axi_fpu.v:624.33-624.45" *)
  output [511:0] req_data_out;
  wire [511:0] req_data_out;
  (* src = "Vortex_axi_fpu.v:612.31-612.43" *)
  output req_ready_in;
  wire req_ready_in;
  (* src = "Vortex_axi_fpu.v:626.13-626.26" *)
  input req_ready_out;
  wire req_ready_out;
  (* src = "Vortex_axi_fpu.v:606.30-606.39" *)
  input req_rw_in;
  wire req_rw_in;
  (* src = "Vortex_axi_fpu.v:620.14-620.24" *)
  output req_rw_out;
  wire req_rw_out;
  (* src = "Vortex_axi_fpu.v:602.47-602.57" *)
  input [53:0] req_tag_in;
  wire [53:0] req_tag_in;
  (* src = "Vortex_axi_fpu.v:616.36-616.47" *)
  output [53:0] req_tag_out;
  wire [53:0] req_tag_out;
  (* src = "Vortex_axi_fpu.v:600.30-600.42" *)
  input req_valid_in;
  wire req_valid_in;
  (* src = "Vortex_axi_fpu.v:614.14-614.27" *)
  output req_valid_out;
  wire req_valid_out;
  (* src = "Vortex_axi_fpu.v:598.13-598.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:632.32-632.43" *)
  input [511:0] rsp_data_in;
  wire [511:0] rsp_data_in;
  (* src = "Vortex_axi_fpu.v:640.46-640.58" *)
  output [511:0] rsp_data_out;
  wire [511:0] rsp_data_out;
  (* src = "Vortex_axi_fpu.v:634.14-634.26" *)
  output rsp_ready_in;
  wire rsp_ready_in;
  (* src = "Vortex_axi_fpu.v:642.30-642.43" *)
  input rsp_ready_out;
  wire rsp_ready_out;
  (* src = "Vortex_axi_fpu.v:630.35-630.45" *)
  input [53:0] rsp_tag_in;
  wire [53:0] rsp_tag_in;
  (* src = "Vortex_axi_fpu.v:638.48-638.59" *)
  output [53:0] rsp_tag_out;
  wire [53:0] rsp_tag_out;
  (* src = "Vortex_axi_fpu.v:628.13-628.25" *)
  input rsp_valid_in;
  wire rsp_valid_in;
  (* src = "Vortex_axi_fpu.v:636.31-636.44" *)
  output rsp_valid_out;
  wire rsp_valid_out;
  assign req_addr_out = req_addr_in;
  assign req_byteen_out = req_byteen_in;
  assign req_data_out = req_data_in;
  assign req_ready_in = req_ready_out;
  assign req_rw_out = req_rw_in;
  assign req_tag_out = req_tag_in;
  assign req_valid_out = req_valid_in;
  assign rsp_data_out = rsp_data_in;
  assign rsp_ready_in = rsp_ready_out;
  assign rsp_tag_out = rsp_tag_in;
  assign rsp_valid_out = rsp_valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_core_req_bank_sel" *)
(* src = "Vortex_axi_fpu.v:11714.1-12193.10" *)
module \$paramod$3389ab6c5459f3e18096ff4e3d7f56b0fabd5533\VX_core_req_bank_sel (clk, reset, core_req_valid, core_req_rw, core_req_addr, core_req_byteen, core_req_data, core_req_tag, core_req_ready, per_bank_core_req_valid, per_bank_core_req_pmask, per_bank_core_req_rw, per_bank_core_req_addr, per_bank_core_req_wsel, per_bank_core_req_byteen, per_bank_core_req_data, per_bank_core_req_tid, per_bank_core_req_tag, per_bank_core_req_ready);
  (* src = "Vortex_axi_fpu.v:12075.6-12091.9" *)
  wire [1:0] _000_;
  (* src = "Vortex_axi_fpu.v:12025.5-12072.8" *)
  wire [49:0] _001_;
  (* src = "Vortex_axi_fpu.v:12025.5-12072.8" *)
  wire [7:0] _002_;
  (* src = "Vortex_axi_fpu.v:12025.5-12072.8" *)
  wire [63:0] _003_;
  (* src = "Vortex_axi_fpu.v:12025.5-12072.8" *)
  wire [1:0] _004_;
  (* src = "Vortex_axi_fpu.v:12025.5-12072.8" *)
  wire [91:0] _005_;
  (* src = "Vortex_axi_fpu.v:12025.5-12072.8" *)
  wire [1:0] _006_;
  (* src = "Vortex_axi_fpu.v:12025.5-12072.8" *)
  wire [1:0] _007_;
  (* src = "Vortex_axi_fpu.v:12025.5-12072.8" *)
  wire [7:0] _008_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _009_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _010_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _011_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _012_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _013_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _014_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [49:0] _015_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [49:0] _016_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _017_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _018_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _019_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _020_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _021_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [91:0] _022_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [91:0] _023_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _024_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _025_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _026_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [49:0] _027_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [49:0] _028_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _029_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _030_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _031_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _032_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _033_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _034_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [91:0] _035_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [91:0] _036_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _037_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _038_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _039_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _040_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _041_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _042_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _043_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _044_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _045_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _046_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _047_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _048_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _049_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _050_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _051_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _052_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _053_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _054_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [49:0] _055_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _056_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _057_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [91:0] _058_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _059_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _060_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [49:0] _061_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _062_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _063_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [91:0] _064_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _065_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _066_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _067_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _068_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _069_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [49:0] _070_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _071_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _072_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _073_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [91:0] _074_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _075_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _076_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _077_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [49:0] _078_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _079_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _080_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _081_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [91:0] _082_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _083_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _084_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _085_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _086_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _087_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _088_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [49:0] _089_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [49:0] _090_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _091_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _092_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _093_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _094_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _095_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [91:0] _096_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [91:0] _097_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _098_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _099_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _100_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _101_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [49:0] _102_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [49:0] _103_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _104_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _105_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _106_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _107_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _108_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [91:0] _109_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [91:0] _110_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _111_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _112_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _113_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _114_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _115_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _116_;
  (* src = "Vortex_axi_fpu.v:11752.13-11752.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11760.59-11760.72" *)
  input [59:0] core_req_addr;
  wire [59:0] core_req_addr;
  (* src = "Vortex_axi_fpu.v:11762.44-11762.59" *)
  input [7:0] core_req_byteen;
  wire [7:0] core_req_byteen;
  (* src = "Vortex_axi_fpu.v:11764.50-11764.63" *)
  input [63:0] core_req_data;
  wire [63:0] core_req_data;
  (* src = "Vortex_axi_fpu.v:11768.31-11768.45" *)
  output [1:0] core_req_ready;
  wire [1:0] core_req_ready;
  (* src = "Vortex_axi_fpu.v:11758.30-11758.41" *)
  input [1:0] core_req_rw;
  wire [1:0] core_req_rw;
  (* src = "Vortex_axi_fpu.v:11766.49-11766.61" *)
  input [91:0] core_req_tag;
  wire [91:0] core_req_tag;
  (* src = "Vortex_axi_fpu.v:11756.30-11756.44" *)
  input [1:0] core_req_valid;
  wire [1:0] core_req_valid;
  (* src = "Vortex_axi_fpu.v:11776.89-11776.111" *)
  output [49:0] per_bank_core_req_addr;
  wire [49:0] per_bank_core_req_addr;
  (* src = "Vortex_axi_fpu.v:11780.60-11780.84" *)
  output [7:0] per_bank_core_req_byteen;
  wire [7:0] per_bank_core_req_byteen;
  (* src = "Vortex_axi_fpu.v:11782.66-11782.88" *)
  output [63:0] per_bank_core_req_data;
  wire [63:0] per_bank_core_req_data;
  (* src = "Vortex_axi_fpu.v:11772.46-11772.69" *)
  output [1:0] per_bank_core_req_pmask;
  wire [1:0] per_bank_core_req_pmask;
  (* src = "Vortex_axi_fpu.v:11788.31-11788.54" *)
  input [1:0] per_bank_core_req_ready;
  wire [1:0] per_bank_core_req_ready;
  (* src = "Vortex_axi_fpu.v:11774.32-11774.52" *)
  output [1:0] per_bank_core_req_rw;
  wire [1:0] per_bank_core_req_rw;
  (* src = "Vortex_axi_fpu.v:11786.65-11786.86" *)
  output [91:0] per_bank_core_req_tag;
  wire [91:0] per_bank_core_req_tag;
  (* src = "Vortex_axi_fpu.v:11784.88-11784.109" *)
  output [1:0] per_bank_core_req_tid;
  wire [1:0] per_bank_core_req_tid;
  (* src = "Vortex_axi_fpu.v:11770.32-11770.55" *)
  output [1:0] per_bank_core_req_valid;
  wire [1:0] per_bank_core_req_valid;
  (* src = "Vortex_axi_fpu.v:11778.134-11778.156" *)
  output [7:0] per_bank_core_req_wsel;
  wire [7:0] per_bank_core_req_wsel;
  (* src = "Vortex_axi_fpu.v:11754.13-11754.18" *)
  input reset;
  wire reset;
  assign _013_ = 2'h0 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _054_;
  assign _014_ = 2'hx & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _054_;
  assign _015_ = 25'h1ffffff & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) core_req_addr[59:35];
  assign _016_ = 50'hxxxxxxxxxxxxx & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _055_;
  assign _017_ = 4'hf & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) core_req_addr[33:30];
  assign _019_ = 4'hf & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) core_req_byteen[7:4];
  assign _018_ = 8'hxx & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _056_;
  assign _020_ = 32'd4294967295 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) core_req_data[63:32];
  assign _021_ = 64'hxxxxxxxxxxxxxxxx & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _057_;
  assign _022_ = 46'h3fffffffffff & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) core_req_tag[91:46];
  assign _023_ = 92'hxxxxxxxxxxxxxxxxxxxxxxx & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _058_;
  assign _024_ = 2'hx & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _059_;
  assign _025_ = _007_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _060_;
  assign _026_ = _004_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _060_;
  assign _027_ = 25'h1ffffff & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) core_req_addr[29:5];
  assign _028_ = _001_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _061_;
  assign _029_ = 4'hf & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) core_req_addr[3:0];
  assign _030_ = _008_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _062_;
  assign _031_ = 4'hf & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) core_req_byteen[3:0];
  assign _032_ = _002_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _062_;
  assign _033_ = 32'd4294967295 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) core_req_data[31:0];
  assign _034_ = _003_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _063_;
  assign _035_ = 46'h3fffffffffff & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) core_req_tag[45:0];
  assign _036_ = _005_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _064_;
  assign _037_ = _006_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _065_;
  assign _038_ = 2'h0 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _066_;
  assign _039_ = _000_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _067_;
  assign _009_ = core_req_addr[34] * (* src = "Vortex_axi_fpu.v:12056.35-12056.204" *) 32'd25;
  assign _011_ = core_req_addr[4] * (* src = "Vortex_axi_fpu.v:12056.35-12056.204" *) 32'd25;
  assign _010_[31:1] = 31'h00000017 * (* src = "Vortex_axi_fpu.v:12064.34-12064.179" *) { 31'h00000000, core_req_addr[34] };
  assign _012_[31:1] = 31'h00000017 * (* src = "Vortex_axi_fpu.v:12064.34-12064.179" *) { 31'h00000000, core_req_addr[4] };
  assign _040_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, core_req_addr[34] });
  assign _041_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _009_ });
  assign _042_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, core_req_addr[34], 2'h0 });
  assign _043_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 27'h0000000, core_req_addr[34], 5'h00 });
  assign _044_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _010_[31:1], 1'h0 });
  assign _045_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 32'h00000000, core_req_addr[34] });
  assign _046_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, core_req_addr[4] });
  assign _047_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _011_ });
  assign _048_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, core_req_addr[4], 2'h0 });
  assign _049_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 27'h0000000, core_req_addr[4], 5'h00 });
  assign _050_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _012_[31:1], 1'h0 });
  assign _051_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 32'h00000000, core_req_addr[4] });
  assign _052_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, per_bank_core_req_tid[0] });
  assign _053_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, per_bank_core_req_tid[1] });
  assign _054_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _086_;
  assign _055_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _089_;
  assign _056_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _091_;
  assign _057_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _094_;
  assign _058_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _096_;
  assign _059_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _098_;
  assign _060_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _099_;
  assign _061_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _102_;
  assign _062_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _104_;
  assign _063_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _107_;
  assign _064_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _109_;
  assign _065_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _111_;
  assign _066_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _113_;
  assign _067_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _115_;
  assign _068_ = _013_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _087_[1:0];
  assign _069_ = _014_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _088_;
  assign _070_ = _016_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _090_;
  assign _071_ = _018_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _092_;
  assign _072_ = _018_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _093_;
  assign _073_ = _021_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _095_;
  assign _074_ = _023_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _097_;
  assign _075_ = _024_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _098_;
  assign _076_ = _025_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _100_[1:0];
  assign _077_ = _026_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _101_;
  assign _078_ = _028_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _103_;
  assign _079_ = _030_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _105_;
  assign _080_ = _032_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _106_;
  assign _081_ = _034_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _108_;
  assign _082_ = _036_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _110_;
  assign _083_ = _037_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _112_;
  assign _084_ = _038_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _114_;
  assign _085_ = _039_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _116_;
  assign core_req_ready = per_bank_core_req_pmask[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12086.14-12086.42|Vortex_axi_fpu.v:12086.10-12088.190" *) _085_ : _000_;
  assign _000_ = per_bank_core_req_pmask[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12086.14-12086.42|Vortex_axi_fpu.v:12086.10-12088.190" *) _084_ : 2'h0;
  assign per_bank_core_req_tid = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _083_ : _006_;
  assign per_bank_core_req_tag = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _082_ : _005_;
  assign per_bank_core_req_data = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _081_ : _003_;
  assign per_bank_core_req_byteen = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _080_ : _002_;
  assign per_bank_core_req_wsel = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _079_ : _008_;
  assign per_bank_core_req_addr = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _078_ : _001_;
  assign per_bank_core_req_rw = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _077_ : _004_;
  assign per_bank_core_req_pmask = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _076_ : _007_;
  assign _006_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _075_ : 2'hx;
  assign _005_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _074_ : 92'hxxxxxxxxxxxxxxxxxxxxxxx;
  assign _003_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _073_ : 64'hxxxxxxxxxxxxxxxx;
  assign _002_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _072_ : 8'hxx;
  assign _008_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _071_ : 8'hxx;
  assign _001_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _070_ : 50'hxxxxxxxxxxxxx;
  assign _004_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _069_ : 2'hx;
  assign _007_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _068_ : 2'h0;
  assign _087_ = $signed(_040_) < 0 ? 1'h1 << - _040_ : 1'h1 >> _040_;
  assign _086_ = $signed(_040_) < 0 ? 1'h1 << - _040_ : 1'h1 >> _040_;
  assign _088_ = $signed(_040_) < 0 ? core_req_rw[1] << - _040_ : core_req_rw[1] >> _040_;
  assign _089_ = $signed(_041_) < 0 ? 25'h1ffffff << - _041_ : 25'h1ffffff >> _041_;
  assign _090_ = $signed(_041_) < 0 ? _015_ << - _041_ : _015_ >> _041_;
  assign _092_ = $signed(_042_) < 0 ? _017_ << - _042_ : _017_ >> _042_;
  assign _091_ = $signed(_042_) < 0 ? 4'hf << - _042_ : 4'hf >> _042_;
  assign _093_ = $signed(_042_) < 0 ? _019_ << - _042_ : _019_ >> _042_;
  assign _094_ = $signed(_043_) < 0 ? 32'd4294967295 << - _043_ : 32'd4294967295 >> _043_;
  assign _095_ = $signed(_043_) < 0 ? _020_ << - _043_ : _020_ >> _043_;
  assign _096_ = $signed(_044_) < 0 ? 46'h3fffffffffff << - _044_ : 46'h3fffffffffff >> _044_;
  assign _097_ = $signed(_044_) < 0 ? _022_ << - _044_ : _022_ >> _044_;
  assign _098_ = $signed(_045_) < 0 ? 1'h1 << - _045_ : 1'h1 >> _045_;
  assign _100_ = $signed(_046_) < 0 ? 1'h1 << - _046_ : 1'h1 >> _046_;
  assign _099_ = $signed(_046_) < 0 ? 1'h1 << - _046_ : 1'h1 >> _046_;
  assign _101_ = $signed(_046_) < 0 ? core_req_rw[0] << - _046_ : core_req_rw[0] >> _046_;
  assign _102_ = $signed(_047_) < 0 ? 25'h1ffffff << - _047_ : 25'h1ffffff >> _047_;
  assign _103_ = $signed(_047_) < 0 ? _027_ << - _047_ : _027_ >> _047_;
  assign _105_ = $signed(_048_) < 0 ? _029_ << - _048_ : _029_ >> _048_;
  assign _104_ = $signed(_048_) < 0 ? 4'hf << - _048_ : 4'hf >> _048_;
  assign _106_ = $signed(_048_) < 0 ? _031_ << - _048_ : _031_ >> _048_;
  assign _107_ = $signed(_049_) < 0 ? 32'd4294967295 << - _049_ : 32'd4294967295 >> _049_;
  assign _108_ = $signed(_049_) < 0 ? _033_ << - _049_ : _033_ >> _049_;
  assign _109_ = $signed(_050_) < 0 ? 46'h3fffffffffff << - _050_ : 46'h3fffffffffff >> _050_;
  assign _110_ = $signed(_050_) < 0 ? _035_ << - _050_ : _035_ >> _050_;
  assign _111_ = $signed(_051_) < 0 ? 1'h1 << - _051_ : 1'h1 >> _051_;
  assign _112_ = $signed(_051_) < 0 ? 1'h0 << - _051_ : 1'h0 >> _051_;
  assign _113_ = $signed(_052_) < 0 ? 1'h1 << - _052_ : 1'h1 >> _052_;
  assign _114_ = $signed(_052_) < 0 ? per_bank_core_req_ready[0] << - _052_ : per_bank_core_req_ready[0] >> _052_;
  assign _115_ = $signed(_053_) < 0 ? 1'h1 << - _053_ : 1'h1 >> _053_;
  assign _116_ = $signed(_053_) < 0 ? per_bank_core_req_ready[1] << - _053_ : per_bank_core_req_ready[1] >> _053_;
  assign _012_[0] = 1'h0;
  assign _010_[0] = 1'h0;
  assign per_bank_core_req_valid = per_bank_core_req_pmask;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_miss_resrv" *)
(* src = "Vortex_axi_fpu.v:12194.1-12473.10" *)
module \$paramod$35af9c24c195e9df865273329886ad92eafcdf06\VX_miss_resrv (clk, reset, deq_req_id, lkp_req_id, rel_req_id, allocate_valid, allocate_addr, allocate_data, allocate_id, allocate_ready, fill_valid, fill_id, fill_addr, lookup_valid, lookup_replay, lookup_id, lookup_addr, lookup_match, dequeue_valid, dequeue_id, dequeue_addr
, dequeue_data, dequeue_ready, release_valid, release_id);
  (* src = "Vortex_axi_fpu.v:12369.2-12404.5" *)
  wire [1:0] _000_;
  (* src = "Vortex_axi_fpu.v:12369.2-12404.5" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:12369.2-12404.5" *)
  wire [3:0] _002_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _003_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _004_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _005_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _006_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _007_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _008_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [99:0] _009_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [99:0] _010_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _011_;
  (* src = "Vortex_axi_fpu.v:12353.9-12353.38" *)
  wire [3:0] _012_;
  (* src = "Vortex_axi_fpu.v:12472.27-12472.55" *)
  wire [3:0] _013_;
  (* src = "Vortex_axi_fpu.v:12472.26-12472.71" *)
  wire [3:0] _014_;
  wire _015_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _016_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _017_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _018_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _019_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _020_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _021_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [99:0] _022_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _023_;
  (* src = "Vortex_axi_fpu.v:12364.9-12364.23" *)
  wire [3:0] _024_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _025_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _026_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _027_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [99:0] _028_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _029_;
  (* src = "Vortex_axi_fpu.v:12344.20-12344.48" *)
  wire [3:0] _030_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _031_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _032_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _033_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _034_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _035_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [99:0] _036_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [99:0] _037_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _038_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _039_;
  (* src = "Vortex_axi_fpu.v:12319.25-12319.37" *)
  wire [3:0] addr_matches;
  (* src = "Vortex_axi_fpu.v:12292.81-12292.91" *)
  reg [99:0] addr_table;
  (* src = "Vortex_axi_fpu.v:12254.74-12254.87" *)
  input [24:0] allocate_addr;
  wire [24:0] allocate_addr;
  (* src = "Vortex_axi_fpu.v:12256.186-12256.199" *)
  input [51:0] allocate_data;
  wire [51:0] allocate_data;
  (* src = "Vortex_axi_fpu.v:12321.7-12321.20" *)
  wire allocate_fire;
  (* src = "Vortex_axi_fpu.v:12258.38-12258.49" *)
  output [1:0] allocate_id;
  reg [1:0] allocate_id;
  (* src = "Vortex_axi_fpu.v:12305.30-12305.43" *)
  wire [1:0] allocate_id_n;
  (* src = "Vortex_axi_fpu.v:12302.6-12302.20" *)
  wire allocate_rdy_n;
  (* src = "Vortex_axi_fpu.v:12260.14-12260.28" *)
  output allocate_ready;
  reg allocate_ready;
  (* src = "Vortex_axi_fpu.v:12252.13-12252.27" *)
  input allocate_valid;
  wire allocate_valid;
  (* src = "Vortex_axi_fpu.v:12242.13-12242.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:12246.20-12246.30" *)
  input [43:0] deq_req_id;
  wire [43:0] deq_req_id;
  (* src = "Vortex_axi_fpu.v:12282.75-12282.87" *)
  output [24:0] dequeue_addr;
  wire [24:0] dequeue_addr;
  (* src = "Vortex_axi_fpu.v:12284.187-12284.199" *)
  output [51:0] dequeue_data;
  wire [51:0] dequeue_data;
  (* src = "Vortex_axi_fpu.v:12323.7-12323.19" *)
  wire dequeue_fire;
  (* src = "Vortex_axi_fpu.v:12280.38-12280.48" *)
  output [1:0] dequeue_id;
  reg [1:0] dequeue_id;
  (* src = "Vortex_axi_fpu.v:12312.30-12312.42" *)
  wire [1:0] dequeue_id_n;
  (* src = "Vortex_axi_fpu.v:12313.30-12313.42" *)
  wire [1:0] dequeue_id_x;
  (* src = "Vortex_axi_fpu.v:12286.13-12286.26" *)
  input dequeue_ready;
  wire dequeue_ready;
  (* src = "Vortex_axi_fpu.v:12308.6-12308.19" *)
  wire dequeue_val_n;
  (* src = "Vortex_axi_fpu.v:12309.6-12309.19" *)
  wire dequeue_val_x;
  (* src = "Vortex_axi_fpu.v:12278.14-12278.27" *)
  output dequeue_valid;
  reg dequeue_valid;
  (* src = "Vortex_axi_fpu.v:12266.75-12266.84" *)
  output [24:0] fill_addr;
  wire [24:0] fill_addr;
  (* src = "Vortex_axi_fpu.v:12264.37-12264.44" *)
  input [1:0] fill_id;
  wire [1:0] fill_id;
  (* src = "Vortex_axi_fpu.v:12262.13-12262.23" *)
  input fill_valid;
  wire fill_valid;
  (* src = "Vortex_axi_fpu.v:12248.20-12248.30" *)
  input [43:0] lkp_req_id;
  wire [43:0] lkp_req_id;
  (* src = "Vortex_axi_fpu.v:12274.74-12274.85" *)
  input [24:0] lookup_addr;
  wire [24:0] lookup_addr;
  (* src = "Vortex_axi_fpu.v:12463.25-12463.39" *)
  wire [3:0] lookup_entries;
  (* src = "Vortex_axi_fpu.v:12272.37-12272.46" *)
  input [1:0] lookup_id;
  wire [1:0] lookup_id;
  (* src = "Vortex_axi_fpu.v:12276.14-12276.26" *)
  output lookup_match;
  wire lookup_match;
  (* src = "Vortex_axi_fpu.v:12270.13-12270.26" *)
  input lookup_replay;
  wire lookup_replay;
  (* src = "Vortex_axi_fpu.v:12268.13-12268.25" *)
  input lookup_valid;
  wire lookup_valid;
  (* src = "Vortex_axi_fpu.v:12298.24-12298.35" *)
  reg [3:0] ready_table;
  (* src = "Vortex_axi_fpu.v:12299.24-12299.37" *)
  wire [3:0] ready_table_n;
  (* src = "Vortex_axi_fpu.v:12317.24-12317.37" *)
  wire [3:0] ready_table_x;
  (* src = "Vortex_axi_fpu.v:12250.20-12250.30" *)
  input [43:0] rel_req_id;
  wire [43:0] rel_req_id;
  (* src = "Vortex_axi_fpu.v:12290.37-12290.47" *)
  input [1:0] release_id;
  wire [1:0] release_id;
  (* src = "Vortex_axi_fpu.v:12288.13-12288.26" *)
  input release_valid;
  wire release_valid;
  (* src = "Vortex_axi_fpu.v:12244.13-12244.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:12295.24-12295.35" *)
  reg [3:0] valid_table;
  (* src = "Vortex_axi_fpu.v:12296.24-12296.37" *)
  wire [3:0] valid_table_n;
  (* src = "Vortex_axi_fpu.v:12315.24-12315.37" *)
  wire [3:0] valid_table_x;
  assign _006_ = valid_table & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _020_;
  assign _007_ = valid_table_x & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _021_;
  assign _008_ = ready_table_x & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _021_;
  assign _009_ = 25'h1ffffff & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) allocate_addr;
  assign _010_ = addr_table & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _022_;
  assign _011_ = _002_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _023_;
  assign _012_ = valid_table_x & (* src = "Vortex_axi_fpu.v:12353.9-12353.38" *) ready_table_x;
  assign _013_ = lookup_entries & (* src = "Vortex_axi_fpu.v:12472.27-12472.55" *) valid_table;
  assign _014_ = _013_ & (* src = "Vortex_axi_fpu.v:12472.26-12472.71" *) addr_matches;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    if (reset) allocate_ready <= 1'h0;
    else allocate_ready <= allocate_rdy_n;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    if (reset) valid_table <= 4'h0;
    else valid_table <= valid_table_n;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    if (allocate_fire) addr_table <= _028_;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    if (_015_) dequeue_id <= dequeue_id_n;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    if (reset) dequeue_valid <= 1'h0;
    else if (_015_) dequeue_valid <= dequeue_val_n;
  assign _015_ = | { fill_valid, dequeue_fire };
  assign addr_matches[0] = addr_table[24:0] == (* src = "Vortex_axi_fpu.v:12329.29-12329.164" *) lookup_addr;
  assign addr_matches[1] = addr_table[49:25] == (* src = "Vortex_axi_fpu.v:12329.29-12329.164" *) lookup_addr;
  assign addr_matches[2] = addr_table[74:50] == (* src = "Vortex_axi_fpu.v:12329.29-12329.164" *) lookup_addr;
  assign addr_matches[3] = addr_table[99:75] == (* src = "Vortex_axi_fpu.v:12329.29-12329.164" *) lookup_addr;
  assign allocate_fire = allocate_valid && (* src = "Vortex_axi_fpu.v:12321.23-12321.55" *) allocate_ready;
  assign dequeue_fire = dequeue_valid && (* src = "Vortex_axi_fpu.v:12323.22-12323.52" *) dequeue_ready;
  assign _003_ = allocate_id * (* src = "Vortex_axi_fpu.v:12393.17-12393.83" *) 32'd25;
  assign _004_ = fill_id * (* src = "Vortex_axi_fpu.v:12451.32-12451.94" *) 32'd25;
  assign _005_ = dequeue_id * (* src = "Vortex_axi_fpu.v:12461.35-12461.102" *) 32'd25;
  assign lookup_entries[0] = | (* src = "Vortex_axi_fpu.v:12468.31-12468.45" *) lookup_id;
  assign lookup_entries[1] = 2'h1 != (* src = "Vortex_axi_fpu.v:12468.31-12468.45" *) lookup_id;
  assign lookup_entries[2] = 2'h2 != (* src = "Vortex_axi_fpu.v:12468.31-12468.45" *) lookup_id;
  assign lookup_entries[3] = 2'h3 != (* src = "Vortex_axi_fpu.v:12468.31-12468.45" *) lookup_id;
  assign _016_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, dequeue_id });
  assign _017_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, allocate_id });
  assign _018_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _003_ });
  assign _019_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, release_id });
  assign _020_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _031_;
  assign _021_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _033_;
  assign _022_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _036_;
  assign _023_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _038_;
  assign _024_ = ~ (* src = "Vortex_axi_fpu.v:12364.9-12364.23" *) valid_table_n;
  assign _025_ = _006_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _032_[3:0];
  assign _026_ = _007_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _034_[3:0];
  assign _027_ = _008_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _035_[3:0];
  assign _028_ = _010_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _037_;
  assign _029_ = _011_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _039_[3:0];
  assign _030_ = ready_table | (* src = "Vortex_axi_fpu.v:12344.20-12344.48" *) addr_matches;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    allocate_id <= allocate_id_n;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    ready_table <= ready_table_n;
  assign valid_table_n = release_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12401.7-12401.20|Vortex_axi_fpu.v:12401.3-12403.34" *) _029_ : _002_;
  assign dequeue_id_n = fill_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12395.7-12395.17|Vortex_axi_fpu.v:12395.3-12400.6" *) fill_id : _000_;
  assign dequeue_val_n = fill_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12395.7-12395.17|Vortex_axi_fpu.v:12395.3-12400.6" *) 1'h1 : _001_;
  assign ready_table_n = allocate_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12387.7-12387.20|Vortex_axi_fpu.v:12387.3-12394.6" *) _027_ : ready_table_x;
  assign _002_ = allocate_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12387.7-12387.20|Vortex_axi_fpu.v:12387.3-12394.6" *) _026_ : valid_table_x;
  assign _000_ = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12381.7-12381.19|Vortex_axi_fpu.v:12381.3-12386.6" *) dequeue_id_x : 2'hx;
  assign _001_ = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12381.7-12381.19|Vortex_axi_fpu.v:12381.3-12386.6" *) dequeue_val_x : 1'hx;
  assign ready_table_x = lookup_replay ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12342.7-12342.20|Vortex_axi_fpu.v:12342.3-12344.49" *) _030_ : ready_table;
  assign valid_table_x = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12339.7-12339.19|Vortex_axi_fpu.v:12339.3-12341.34" *) _025_ : valid_table;
  assign lookup_match = | (* src = "Vortex_axi_fpu.v:12472.24-12472.72" *) _014_;
  assign _031_ = $signed(_016_) < 0 ? 1'h1 << - _016_ : 1'h1 >> _016_;
  assign _032_ = $signed(_016_) < 0 ? 1'h0 << - _016_ : 1'h0 >> _016_;
  assign _034_ = $signed(_017_) < 0 ? 1'h1 << - _017_ : 1'h1 >> _017_;
  assign _033_ = $signed(_017_) < 0 ? 1'h1 << - _017_ : 1'h1 >> _017_;
  assign _035_ = $signed(_017_) < 0 ? 1'h0 << - _017_ : 1'h0 >> _017_;
  assign _036_ = $signed(_018_) < 0 ? 25'h1ffffff << - _018_ : 25'h1ffffff >> _018_;
  assign _037_ = $signed(_018_) < 0 ? _009_ << - _018_ : _009_ >> _018_;
  assign _038_ = $signed(_019_) < 0 ? 1'h1 << - _019_ : 1'h1 >> _019_;
  assign _039_ = $signed(_019_) < 0 ? 1'h0 << - _019_ : 1'h0 >> _019_;
  wire [99:0] _106_ = addr_table;
  assign fill_addr = _106_[$signed(_004_) +: 25];
  wire [99:0] _107_ = addr_table;
  assign dequeue_addr = _107_[$signed(_005_) +: 25];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:12363.26-12367.3" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000100  allocate_sel (
    .cnt_o(allocate_id_n),
    .in_i(_024_),
    .valid_o(allocate_rdy_n)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:12352.26-12356.3" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000100  dequeue_sel (
    .cnt_o(dequeue_id_x),
    .in_i(_012_),
    .valid_o(dequeue_val_x)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:12442.4-12449.3" *)
  \$paramod$c9ba42512d5917aa3d07ed6727ad1108d63d8caa\VX_dp_ram  entries (
    .clk(clk),
    .raddr(dequeue_id),
    .rdata(dequeue_data),
    .waddr(allocate_id),
    .wdata(allocate_data),
    .wren(allocate_valid)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod$3702c359c33dbb0ad8c1326296cbac94701cefcd\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "Vortex_axi_fpu.v:11660.31-11660.41" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:11660.19-11660.42" *)
  wire _11_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [105:0] data_in;
  wire [105:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [105:0] data_out;
  wire [105:0] data_out;
  (* src = "Vortex_axi_fpu.v:11628.10-11628.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11626.10-11626.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11624.9-11624.17" *)
  reg \genblk1.genblk1.genblk1.rd_ptr_r ;
  (* src = "Vortex_axi_fpu.v:11620.23-11620.32" *)
  reg [105:0] \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_fpu.v:11620.23-11620.32" *)
  reg [105:0] \genblk1.genblk1.genblk1.shift_reg[1] ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  reg ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11663.5-11670.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[0]  <= data_in;
  (* src = "Vortex_axi_fpu.v:11663.5-11670.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[1]  <= \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (_02_) valid_out <= _09_;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) ready_in <= 1'h1;
    else if (_02_) ready_in <= _06_;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_r  <= 1'h1;
    else \genblk1.genblk1.genblk1.rd_ptr_r  <= _11_;
  assign _00_ = | { \genblk1.genblk1.genblk1.push , \genblk1.genblk1.genblk1.pop  };
  assign _01_ = { \genblk1.genblk1.genblk1.push , \genblk1.genblk1.genblk1.pop  } != 2'h3;
  assign _02_ = & { _01_, _00_ };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11626.17-11626.37" *) ready_in;
  assign \genblk1.genblk1.genblk1.pop  = valid_out && (* src = "Vortex_axi_fpu.v:11628.16-11628.40" *) ready_out;
  function [105:0] _22_;
    input [105:0] a;
    input [211:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _22_ = b[105:0];
      2'b1?:
        _22_ = b[211:106];
      default:
        _22_ = a;
    endcase
  endfunction
  assign data_out = _22_(106'hxxxxxxxxxxxxxxxxxxxxxxxxxxx, { \genblk1.genblk1.genblk1.shift_reg[0] , \genblk1.genblk1.genblk1.shift_reg[1]  }, { _03_, \genblk1.genblk1.genblk1.rd_ptr_r  });
  assign _03_ = ~ (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _04_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11653.16-11653.19|Vortex_axi_fpu.v:11653.12-11658.10" *) 1'h1 : 1'hx;
  assign _05_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11645.13-11645.17|Vortex_axi_fpu.v:11645.9-11650.12" *) 1'hx : \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _06_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11642.11-11642.15|Vortex_axi_fpu.v:11642.7-11658.10" *) _05_ : _04_;
  assign _07_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11653.16-11653.19|Vortex_axi_fpu.v:11653.12-11658.10" *) \genblk1.genblk1.genblk1.rd_ptr_r  : 1'hx;
  assign _08_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11645.13-11645.17|Vortex_axi_fpu.v:11645.9-11650.12" *) 1'hx : 1'h1;
  assign _09_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11642.11-11642.15|Vortex_axi_fpu.v:11642.7-11658.10" *) _08_ : _07_;
  assign _10_ = \genblk1.genblk1.genblk1.push  ^ (* src = "Vortex_axi_fpu.v:11660.31-11660.41" *) \genblk1.genblk1.genblk1.pop ;
  assign _11_ = \genblk1.genblk1.genblk1.rd_ptr_r  ^ (* src = "Vortex_axi_fpu.v:11660.19-11660.42" *) _10_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_divsqrt_multi_CBA5B_DFE5F" *)
(* src = "Vortex_axi_fpu.v:31457.1-32085.10" *)
module \$paramod$375ba0315a2966ea5670da80340a9e1659c7d1c8\fpnew_divsqrt_multi_CBA5B_DFE5F (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, dst_fmt_i, tag_i, aux_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, aux_o, out_valid_o, out_ready_i, busy_o);
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  wire _000_;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  wire _002_;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  wire _003_;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  wire _004_;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  wire _005_;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  wire _006_;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  wire _007_;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  wire _008_;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  wire _009_;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  wire _010_;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  wire _011_;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  wire _012_;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  wire _013_;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  wire _014_;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  wire _015_;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  wire _016_;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  wire _017_;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  wire _018_;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  wire _019_;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  wire _020_;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  wire _021_;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  wire _022_;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  wire _023_;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  wire _024_;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  wire _025_;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  wire _026_;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  wire _027_;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  wire _028_;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  wire _029_;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  wire _030_;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  wire _031_;
  (* src = "Vortex_axi_fpu.v:31809.2-31891.5" *)
  wire _032_;
  (* src = "Vortex_axi_fpu.v:31809.2-31891.5" *)
  wire [1:0] _033_;
  (* src = "Vortex_axi_fpu.v:31809.2-31891.5" *)
  wire _034_;
  (* src = "Vortex_axi_fpu.v:31809.2-31891.5" *)
  wire _035_;
  (* src = "Vortex_axi_fpu.v:31809.2-31891.5" *)
  wire _036_;
  (* src = "Vortex_axi_fpu.v:31809.2-31891.5" *)
  wire _037_;
  (* src = "Vortex_axi_fpu.v:31809.2-31891.5" *)
  wire [1:0] _038_;
  (* src = "Vortex_axi_fpu.v:31809.2-31891.5" *)
  wire _039_;
  (* src = "Vortex_axi_fpu.v:31809.2-31891.5" *)
  wire _040_;
  (* src = "Vortex_axi_fpu.v:31809.2-31891.5" *)
  wire [1:0] _041_;
  (* src = "Vortex_axi_fpu.v:31809.2-31891.5" *)
  wire _042_;
  (* src = "Vortex_axi_fpu.v:31809.2-31891.5" *)
  wire [1:0] _043_;
  (* src = "Vortex_axi_fpu.v:31809.2-31891.5" *)
  wire [1:0] _044_;
  (* src = "Vortex_axi_fpu.v:31809.2-31891.5" *)
  wire [1:0] _045_;
  (* src = "Vortex_axi_fpu.v:31803.23-31803.64" *)
  wire _046_;
  (* src = "Vortex_axi_fpu.v:31803.22-31803.76" *)
  wire _047_;
  (* src = "Vortex_axi_fpu.v:31805.24-31805.65" *)
  wire _048_;
  (* src = "Vortex_axi_fpu.v:31805.23-31805.77" *)
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  (* src = "Vortex_axi_fpu.v:31803.37-31803.63" *)
  wire _087_;
  (* src = "Vortex_axi_fpu.v:31828.9-31828.33" *)
  wire _088_;
  (* src = "Vortex_axi_fpu.v:31805.38-31805.64" *)
  wire _089_;
  (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *)
  wire _090_;
  (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *)
  wire _091_;
  (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *)
  wire _092_;
  (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *)
  wire _093_;
  (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *)
  wire _094_;
  (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *)
  wire _095_;
  (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *)
  wire _096_;
  (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *)
  wire _097_;
  (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *)
  wire _098_;
  (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *)
  wire _099_;
  (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *)
  wire _100_;
  (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *)
  wire _101_;
  (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *)
  wire _102_;
  (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *)
  wire _103_;
  (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *)
  wire _104_;
  (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *)
  wire _105_;
  (* src = "Vortex_axi_fpu.v:31803.80-31803.88" *)
  wire _106_;
  (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *)
  wire _107_;
  (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *)
  wire _108_;
  (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *)
  wire _109_;
  (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *)
  wire _110_;
  (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *)
  wire _111_;
  (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *)
  wire _112_;
  (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *)
  wire _113_;
  (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *)
  wire _114_;
  (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *)
  wire _115_;
  (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *)
  wire _116_;
  (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *)
  wire _117_;
  (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *)
  wire _118_;
  (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *)
  wire _119_;
  (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *)
  wire _120_;
  (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *)
  wire _121_;
  (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *)
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *)
  wire _129_;
  (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *)
  wire _130_;
  (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *)
  wire _131_;
  (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *)
  wire _132_;
  (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *)
  wire _133_;
  (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *)
  wire _134_;
  (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *)
  wire _135_;
  (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *)
  wire _136_;
  (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *)
  wire _137_;
  (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *)
  wire _138_;
  (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *)
  wire _139_;
  (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *)
  wire _140_;
  (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *)
  wire _141_;
  (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *)
  wire _142_;
  (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *)
  wire _143_;
  (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *)
  wire _144_;
  (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *)
  wire _145_;
  (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *)
  wire _146_;
  (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *)
  wire _147_;
  (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *)
  wire _148_;
  (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *)
  wire _149_;
  (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *)
  wire _150_;
  (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *)
  wire _151_;
  (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *)
  wire _152_;
  (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *)
  wire _153_;
  (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *)
  wire _154_;
  (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *)
  wire _155_;
  (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *)
  wire _156_;
  (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *)
  wire _157_;
  (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *)
  wire _158_;
  (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *)
  wire _159_;
  (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *)
  wire _160_;
  (* src = "Vortex_axi_fpu.v:31562.38-31562.43" *)
  input [4:0] aux_i;
  wire [4:0] aux_i;
  (* src = "Vortex_axi_fpu.v:31579.39-31579.44" *)
  output [4:0] aux_o;
  reg [4:0] aux_o;
  (* src = "Vortex_axi_fpu.v:31585.14-31585.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:31543.13-31543.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:31792.6-31792.18" *)
  wire data_is_held;
  (* src = "Vortex_axi_fpu.v:31779.7-31779.16" *)
  wire div_valid;
  (* src = "Vortex_axi_fpu.v:31744.12-31744.23" *)
  wire [1:0] divsqrt_fmt;
  (* src = "Vortex_axi_fpu.v:31558.19-31558.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:31597.13-31597.22" *)
  reg [2:0] dst_fmt_q;
  (* src = "Vortex_axi_fpu.v:31575.14-31575.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:31568.13-31568.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:31663.9-31663.16" *)
  wire \gen_input_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:31663.9-31663.16" *)
  wire \gen_input_pipeline[10].reg_ena ;
  (* src = "Vortex_axi_fpu.v:31663.9-31663.16" *)
  wire \gen_input_pipeline[11].reg_ena ;
  (* src = "Vortex_axi_fpu.v:31663.9-31663.16" *)
  wire \gen_input_pipeline[12].reg_ena ;
  (* src = "Vortex_axi_fpu.v:31663.9-31663.16" *)
  wire \gen_input_pipeline[13].reg_ena ;
  (* src = "Vortex_axi_fpu.v:31663.9-31663.16" *)
  wire \gen_input_pipeline[14].reg_ena ;
  (* src = "Vortex_axi_fpu.v:31663.9-31663.16" *)
  wire \gen_input_pipeline[15].reg_ena ;
  (* src = "Vortex_axi_fpu.v:31663.9-31663.16" *)
  wire \gen_input_pipeline[1].reg_ena ;
  (* src = "Vortex_axi_fpu.v:31663.9-31663.16" *)
  wire \gen_input_pipeline[2].reg_ena ;
  (* src = "Vortex_axi_fpu.v:31663.9-31663.16" *)
  wire \gen_input_pipeline[3].reg_ena ;
  (* src = "Vortex_axi_fpu.v:31663.9-31663.16" *)
  wire \gen_input_pipeline[4].reg_ena ;
  (* src = "Vortex_axi_fpu.v:31663.9-31663.16" *)
  wire \gen_input_pipeline[5].reg_ena ;
  (* src = "Vortex_axi_fpu.v:31663.9-31663.16" *)
  wire \gen_input_pipeline[6].reg_ena ;
  (* src = "Vortex_axi_fpu.v:31663.9-31663.16" *)
  wire \gen_input_pipeline[7].reg_ena ;
  (* src = "Vortex_axi_fpu.v:31663.9-31663.16" *)
  wire \gen_input_pipeline[8].reg_ena ;
  (* src = "Vortex_axi_fpu.v:31663.9-31663.16" *)
  wire \gen_input_pipeline[9].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32017.9-32017.16" *)
  wire \gen_output_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32017.9-32017.16" *)
  wire \gen_output_pipeline[10].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32017.9-32017.16" *)
  wire \gen_output_pipeline[11].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32017.9-32017.16" *)
  wire \gen_output_pipeline[12].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32017.9-32017.16" *)
  wire \gen_output_pipeline[13].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32017.9-32017.16" *)
  wire \gen_output_pipeline[14].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32017.9-32017.16" *)
  wire \gen_output_pipeline[15].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32017.9-32017.16" *)
  wire \gen_output_pipeline[1].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32017.9-32017.16" *)
  wire \gen_output_pipeline[2].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32017.9-32017.16" *)
  wire \gen_output_pipeline[3].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32017.9-32017.16" *)
  wire \gen_output_pipeline[4].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32017.9-32017.16" *)
  wire \gen_output_pipeline[5].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32017.9-32017.16" *)
  wire \gen_output_pipeline[6].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32017.9-32017.16" *)
  wire \gen_output_pipeline[7].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32017.9-32017.16" *)
  wire \gen_output_pipeline[8].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32017.9-32017.16" *)
  wire \gen_output_pipeline[9].reg_ena ;
  (* src = "Vortex_axi_fpu.v:31938.20-31938.33" *)
  reg [31:0] held_result_q;
  (* src = "Vortex_axi_fpu.v:31941.12-31941.25" *)
  reg [4:0] held_status_q;
  (* src = "Vortex_axi_fpu.v:31790.6-31790.17" *)
  wire hold_result;
  (* src = "Vortex_axi_fpu.v:31777.6-31777.14" *)
  wire in_ready;
  (* src = "Vortex_axi_fpu.v:31566.14-31566.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:31564.13-31564.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:31599.7-31599.17" *)
  reg in_valid_q;
  (* src = "Vortex_axi_fpu.v:31611.216-31611.230" *)
  wire [84:0] inp_pipe_aux_q;
  (* src = "Vortex_axi_fpu.v:31607.248-31607.266" *)
  wire [50:0] inp_pipe_dst_fmt_q;
  (* src = "Vortex_axi_fpu.v:31605.220-31605.233" *)
  wire [67:0] inp_pipe_op_q;
  (* src = "Vortex_axi_fpu.v:31601.1006-31601.1025" *)
  wire [1087:0] inp_pipe_operands_q;
  (* src = "Vortex_axi_fpu.v:31615.24-31615.38" *)
  wire [0:16] inp_pipe_ready;
  (* src = "Vortex_axi_fpu.v:31603.156-31603.175" *)
  wire [50:0] inp_pipe_rnd_mode_q;
  (* src = "Vortex_axi_fpu.v:31609.998-31609.1012" *)
  wire [84:0] inp_pipe_tag_q;
  (* src = "Vortex_axi_fpu.v:31613.23-31613.39" *)
  wire [0:16] inp_pipe_valid_q;
  (* src = "Vortex_axi_fpu.v:31549.19-31549.29" *)
  input [9:0] is_boxed_i;
  wire [9:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:31556.19-31556.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:31595.13-31595.17" *)
  reg [3:0] op_q;
  (* src = "Vortex_axi_fpu.v:31785.7-31785.18" *)
  wire op_starting;
  (* src = "Vortex_axi_fpu.v:31547.33-31547.43" *)
  input [63:0] operands_i;
  wire [63:0] operands_i;
  (* src = "Vortex_axi_fpu.v:31591.27-31591.37" *)
  reg [63:0] operands_q;
  (* src = "Vortex_axi_fpu.v:31986.216-31986.230" *)
  wire [84:0] out_pipe_aux_q;
  (* src = "Vortex_axi_fpu.v:31990.24-31990.38" *)
  wire [0:16] out_pipe_ready;
  (* src = "Vortex_axi_fpu.v:31980.172-31980.189" *)
  wire [543:0] out_pipe_result_q;
  (* src = "Vortex_axi_fpu.v:31982.156-31982.173" *)
  wire [84:0] out_pipe_status_q;
  (* src = "Vortex_axi_fpu.v:31984.998-31984.1012" *)
  wire [84:0] out_pipe_tag_q;
  (* src = "Vortex_axi_fpu.v:31988.23-31988.39" *)
  wire [0:16] out_pipe_valid_q;
  (* src = "Vortex_axi_fpu.v:31788.7-31788.16" *)
  wire out_ready;
  (* src = "Vortex_axi_fpu.v:31583.13-31583.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:31787.6-31787.15" *)
  wire out_valid;
  (* src = "Vortex_axi_fpu.v:31581.14-31581.25" *)
  output out_valid_o;
  reg out_valid_o;
  (* src = "Vortex_axi_fpu.v:31906.31-31906.43" *)
  reg [4:0] result_aux_q;
  (* src = "Vortex_axi_fpu.v:31972.21-31972.29" *)
  wire [31:0] result_d;
  (* src = "Vortex_axi_fpu.v:31570.28-31570.36" *)
  output [31:0] result_o;
  reg [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:31904.51-31904.63" *)
  reg [4:0] result_tag_q;
  (* src = "Vortex_axi_fpu.v:31552.19-31552.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:31593.13-31593.23" *)
  reg [2:0] rnd_mode_q;
  (* src = "Vortex_axi_fpu.v:31545.13-31545.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:31780.7-31780.17" *)
  wire sqrt_valid;
  (* src = "Vortex_axi_fpu.v:31799.12-31799.19" *)
  wire [1:0] state_d;
  (* src = "Vortex_axi_fpu.v:31798.12-31798.19" *)
  reg [1:0] state_q;
  (* src = "Vortex_axi_fpu.v:31974.13-31974.21" *)
  wire [4:0] status_d;
  (* src = "Vortex_axi_fpu.v:31573.20-31573.28" *)
  output [4:0] status_o;
  reg [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:31560.58-31560.63" *)
  input [4:0] tag_i;
  wire [4:0] tag_i;
  (* src = "Vortex_axi_fpu.v:31577.59-31577.64" *)
  output [4:0] tag_o;
  reg [4:0] tag_o;
  (* src = "Vortex_axi_fpu.v:31794.6-31794.15" *)
  wire unit_busy;
  (* src = "Vortex_axi_fpu.v:31783.7-31783.16" *)
  wire unit_done;
  (* src = "Vortex_axi_fpu.v:31782.7-31782.17" *)
  wire unit_ready;
  (* src = "Vortex_axi_fpu.v:31935.14-31935.25" *)
  (* unused_bits = "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] unit_result;
  (* src = "Vortex_axi_fpu.v:31940.13-31940.24" *)
  wire [4:0] unit_status;
  assign \gen_input_pipeline[0].reg_ena  = in_ready_o & (* src = "Vortex_axi_fpu.v:31676.21-31676.60" *) in_valid_i;
  assign \gen_input_pipeline[1].reg_ena  = inp_pipe_ready[1] & (* src = "Vortex_axi_fpu.v:31676.21-31676.60" *) inp_pipe_valid_q[1];
  assign \gen_input_pipeline[2].reg_ena  = inp_pipe_ready[2] & (* src = "Vortex_axi_fpu.v:31676.21-31676.60" *) inp_pipe_valid_q[2];
  assign \gen_input_pipeline[3].reg_ena  = inp_pipe_ready[3] & (* src = "Vortex_axi_fpu.v:31676.21-31676.60" *) inp_pipe_valid_q[3];
  assign \gen_input_pipeline[4].reg_ena  = inp_pipe_ready[4] & (* src = "Vortex_axi_fpu.v:31676.21-31676.60" *) inp_pipe_valid_q[4];
  assign \gen_input_pipeline[5].reg_ena  = inp_pipe_ready[5] & (* src = "Vortex_axi_fpu.v:31676.21-31676.60" *) inp_pipe_valid_q[5];
  assign \gen_input_pipeline[6].reg_ena  = inp_pipe_ready[6] & (* src = "Vortex_axi_fpu.v:31676.21-31676.60" *) inp_pipe_valid_q[6];
  assign \gen_input_pipeline[7].reg_ena  = inp_pipe_ready[7] & (* src = "Vortex_axi_fpu.v:31676.21-31676.60" *) inp_pipe_valid_q[7];
  assign \gen_input_pipeline[8].reg_ena  = inp_pipe_ready[8] & (* src = "Vortex_axi_fpu.v:31676.21-31676.60" *) inp_pipe_valid_q[8];
  assign \gen_input_pipeline[9].reg_ena  = inp_pipe_ready[9] & (* src = "Vortex_axi_fpu.v:31676.21-31676.60" *) inp_pipe_valid_q[9];
  assign \gen_input_pipeline[10].reg_ena  = inp_pipe_ready[10] & (* src = "Vortex_axi_fpu.v:31676.21-31676.60" *) inp_pipe_valid_q[10];
  assign \gen_input_pipeline[11].reg_ena  = inp_pipe_ready[11] & (* src = "Vortex_axi_fpu.v:31676.21-31676.60" *) inp_pipe_valid_q[11];
  assign \gen_input_pipeline[12].reg_ena  = inp_pipe_ready[12] & (* src = "Vortex_axi_fpu.v:31676.21-31676.60" *) inp_pipe_valid_q[12];
  assign \gen_input_pipeline[13].reg_ena  = inp_pipe_ready[13] & (* src = "Vortex_axi_fpu.v:31676.21-31676.60" *) inp_pipe_valid_q[13];
  assign \gen_input_pipeline[14].reg_ena  = inp_pipe_ready[14] & (* src = "Vortex_axi_fpu.v:31676.21-31676.60" *) inp_pipe_valid_q[14];
  assign \gen_input_pipeline[15].reg_ena  = inp_pipe_ready[15] & (* src = "Vortex_axi_fpu.v:31676.21-31676.60" *) inp_pipe_valid_q[15];
  assign _046_ = in_valid_q & (* src = "Vortex_axi_fpu.v:31803.23-31803.64" *) _087_;
  assign _047_ = _046_ & (* src = "Vortex_axi_fpu.v:31803.22-31803.76" *) in_ready;
  assign div_valid = _047_ & (* src = "Vortex_axi_fpu.v:31803.21-31803.88" *) _106_;
  assign _048_ = in_valid_q & (* src = "Vortex_axi_fpu.v:31805.24-31805.65" *) _089_;
  assign _049_ = _048_ & (* src = "Vortex_axi_fpu.v:31805.23-31805.77" *) in_ready;
  assign sqrt_valid = _049_ & (* src = "Vortex_axi_fpu.v:31805.22-31805.89" *) _106_;
  assign \gen_output_pipeline[0].reg_ena  = out_ready & (* src = "Vortex_axi_fpu.v:32030.21-32030.60" *) out_valid;
  assign \gen_output_pipeline[1].reg_ena  = out_pipe_ready[1] & (* src = "Vortex_axi_fpu.v:32030.21-32030.60" *) out_pipe_valid_q[1];
  assign \gen_output_pipeline[2].reg_ena  = out_pipe_ready[2] & (* src = "Vortex_axi_fpu.v:32030.21-32030.60" *) out_pipe_valid_q[2];
  assign \gen_output_pipeline[3].reg_ena  = out_pipe_ready[3] & (* src = "Vortex_axi_fpu.v:32030.21-32030.60" *) out_pipe_valid_q[3];
  assign \gen_output_pipeline[4].reg_ena  = out_pipe_ready[4] & (* src = "Vortex_axi_fpu.v:32030.21-32030.60" *) out_pipe_valid_q[4];
  assign \gen_output_pipeline[5].reg_ena  = out_pipe_ready[5] & (* src = "Vortex_axi_fpu.v:32030.21-32030.60" *) out_pipe_valid_q[5];
  assign \gen_output_pipeline[6].reg_ena  = out_pipe_ready[6] & (* src = "Vortex_axi_fpu.v:32030.21-32030.60" *) out_pipe_valid_q[6];
  assign \gen_output_pipeline[7].reg_ena  = out_pipe_ready[7] & (* src = "Vortex_axi_fpu.v:32030.21-32030.60" *) out_pipe_valid_q[7];
  assign \gen_output_pipeline[8].reg_ena  = out_pipe_ready[8] & (* src = "Vortex_axi_fpu.v:32030.21-32030.60" *) out_pipe_valid_q[8];
  assign \gen_output_pipeline[9].reg_ena  = out_pipe_ready[9] & (* src = "Vortex_axi_fpu.v:32030.21-32030.60" *) out_pipe_valid_q[9];
  assign \gen_output_pipeline[10].reg_ena  = out_pipe_ready[10] & (* src = "Vortex_axi_fpu.v:32030.21-32030.60" *) out_pipe_valid_q[10];
  assign \gen_output_pipeline[11].reg_ena  = out_pipe_ready[11] & (* src = "Vortex_axi_fpu.v:32030.21-32030.60" *) out_pipe_valid_q[11];
  assign \gen_output_pipeline[12].reg_ena  = out_pipe_ready[12] & (* src = "Vortex_axi_fpu.v:32030.21-32030.60" *) out_pipe_valid_q[12];
  assign \gen_output_pipeline[13].reg_ena  = out_pipe_ready[13] & (* src = "Vortex_axi_fpu.v:32030.21-32030.60" *) out_pipe_valid_q[13];
  assign \gen_output_pipeline[14].reg_ena  = out_pipe_ready[14] & (* src = "Vortex_axi_fpu.v:32030.21-32030.60" *) out_pipe_valid_q[14];
  assign \gen_output_pipeline[15].reg_ena  = out_pipe_ready[15] & (* src = "Vortex_axi_fpu.v:32030.21-32030.60" *) out_pipe_valid_q[15];
  (* src = "Vortex_axi_fpu.v:31893.2-31900.23" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) state_q <= 2'h0;
    else if (_085_) state_q <= state_d;
  (* src = "Vortex_axi_fpu.v:31917.2-31924.520" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) result_tag_q <= 5'h00;
    else if (op_starting) result_tag_q <= inp_pipe_tag_q[4:0];
  (* src = "Vortex_axi_fpu.v:31926.2-31933.169" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) result_aux_q <= 5'h00;
    else if (op_starting) result_aux_q <= inp_pipe_aux_q[4:0];
  (* src = "Vortex_axi_fpu.v:31964.2-31966.68" *)
  always @(posedge clk_i)
    if (hold_result) held_result_q <= unit_result[31:0];
  reg \inp_pipe_valid_q_reg[13] ;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[13]  <= 1'h0;
    else if (_053_) \inp_pipe_valid_q_reg[13]  <= _004_;
  assign inp_pipe_valid_q[3] = \inp_pipe_valid_q_reg[13] ;
  reg [3:0] _204_;
  (* src = "Vortex_axi_fpu.v:31696.4-31703.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _204_ <= 4'h0;
    else if (\gen_input_pipeline[1].reg_ena ) _204_ <= inp_pipe_op_q[63:60];
  assign inp_pipe_op_q[59:56] = _204_;
  reg [3:0] _205_;
  (* src = "Vortex_axi_fpu.v:31696.4-31703.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _205_ <= 4'h0;
    else if (\gen_input_pipeline[2].reg_ena ) _205_ <= inp_pipe_op_q[59:56];
  assign inp_pipe_op_q[55:52] = _205_;
  reg [2:0] _206_;
  (* src = "Vortex_axi_fpu.v:31687.4-31694.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _206_ <= 3'h0;
    else if (\gen_input_pipeline[1].reg_ena ) _206_ <= inp_pipe_rnd_mode_q[47:45];
  assign inp_pipe_rnd_mode_q[44:42] = _206_;
  reg [2:0] _207_;
  (* src = "Vortex_axi_fpu.v:31705.4-31712.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _207_ <= 3'h0;
    else if (\gen_input_pipeline[1].reg_ena ) _207_ <= inp_pipe_dst_fmt_q[47:45];
  assign inp_pipe_dst_fmt_q[44:42] = _207_;
  (* src = "Vortex_axi_fpu.v:31968.2-31970.64" *)
  always @(posedge clk_i)
    if (hold_result) held_status_q <= unit_status;
  reg [63:0] _209_;
  (* src = "Vortex_axi_fpu.v:31678.4-31685.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _209_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[1].reg_ena ) _209_ <= inp_pipe_operands_q[1023:960];
  assign inp_pipe_operands_q[959:896] = _209_;
  reg \inp_pipe_valid_q_reg[14] ;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[14]  <= 1'h0;
    else if (_054_) \inp_pipe_valid_q_reg[14]  <= _005_;
  assign inp_pipe_valid_q[2] = \inp_pipe_valid_q_reg[14] ;
  reg [4:0] _211_;
  (* src = "Vortex_axi_fpu.v:31723.4-31730.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _211_ <= 5'h00;
    else if (\gen_input_pipeline[0].reg_ena ) _211_ <= aux_i;
  assign inp_pipe_aux_q[79:75] = _211_;
  reg [4:0] _212_;
  (* src = "Vortex_axi_fpu.v:31714.4-31721.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _212_ <= 5'h00;
    else if (\gen_input_pipeline[0].reg_ena ) _212_ <= tag_i;
  assign inp_pipe_tag_q[79:75] = _212_;
  reg [2:0] _213_;
  (* src = "Vortex_axi_fpu.v:31705.4-31712.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _213_ <= 3'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _213_ <= dst_fmt_i;
  assign inp_pipe_dst_fmt_q[47:45] = _213_;
  reg [3:0] _214_;
  (* src = "Vortex_axi_fpu.v:31696.4-31703.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _214_ <= 4'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _214_ <= op_i;
  assign inp_pipe_op_q[63:60] = _214_;
  reg [2:0] _215_;
  (* src = "Vortex_axi_fpu.v:31687.4-31694.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _215_ <= 3'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _215_ <= rnd_mode_i;
  assign inp_pipe_rnd_mode_q[47:45] = _215_;
  reg [63:0] _216_;
  (* src = "Vortex_axi_fpu.v:31678.4-31685.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _216_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[0].reg_ena ) _216_ <= operands_i;
  assign inp_pipe_operands_q[1023:960] = _216_;
  reg \inp_pipe_valid_q_reg[15] ;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[15]  <= 1'h0;
    else if (_055_) \inp_pipe_valid_q_reg[15]  <= _006_;
  assign inp_pipe_valid_q[1] = \inp_pipe_valid_q_reg[15] ;
  (* src = "Vortex_axi_fpu.v:32059.4-32066.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) aux_o <= 5'h00;
    else if (\gen_output_pipeline[15].reg_ena ) aux_o <= out_pipe_aux_q[9:5];
  (* src = "Vortex_axi_fpu.v:32050.4-32057.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) tag_o <= 5'h00;
    else if (\gen_output_pipeline[15].reg_ena ) tag_o <= out_pipe_tag_q[9:5];
  (* src = "Vortex_axi_fpu.v:32041.4-32048.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) status_o <= 5'h00;
    else if (\gen_output_pipeline[15].reg_ena ) status_o <= out_pipe_status_q[9:5];
  (* src = "Vortex_axi_fpu.v:32032.4-32039.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) result_o <= 32'd0;
    else if (\gen_output_pipeline[15].reg_ena ) result_o <= out_pipe_result_q[63:32];
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) out_valid_o <= 1'h0;
    else if (_056_) out_valid_o <= _016_;
  reg [4:0] _223_;
  (* src = "Vortex_axi_fpu.v:32059.4-32066.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _223_ <= 5'h00;
    else if (\gen_output_pipeline[14].reg_ena ) _223_ <= out_pipe_aux_q[14:10];
  assign out_pipe_aux_q[9:5] = _223_;
  reg [4:0] _224_;
  (* src = "Vortex_axi_fpu.v:32050.4-32057.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _224_ <= 5'h00;
    else if (\gen_output_pipeline[14].reg_ena ) _224_ <= out_pipe_tag_q[14:10];
  assign out_pipe_tag_q[9:5] = _224_;
  reg [4:0] _225_;
  (* src = "Vortex_axi_fpu.v:32041.4-32048.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _225_ <= 5'h00;
    else if (\gen_output_pipeline[14].reg_ena ) _225_ <= out_pipe_status_q[14:10];
  assign out_pipe_status_q[9:5] = _225_;
  reg [31:0] _226_;
  (* src = "Vortex_axi_fpu.v:32032.4-32039.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _226_ <= 32'd0;
    else if (\gen_output_pipeline[14].reg_ena ) _226_ <= out_pipe_result_q[95:64];
  assign out_pipe_result_q[63:32] = _226_;
  reg \out_pipe_valid_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[1]  <= 1'h0;
    else if (_057_) \out_pipe_valid_q_reg[1]  <= _023_;
  assign out_pipe_valid_q[15] = \out_pipe_valid_q_reg[1] ;
  reg [4:0] _228_;
  (* src = "Vortex_axi_fpu.v:32059.4-32066.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _228_ <= 5'h00;
    else if (\gen_output_pipeline[13].reg_ena ) _228_ <= out_pipe_aux_q[19:15];
  assign out_pipe_aux_q[14:10] = _228_;
  reg [4:0] _229_;
  (* src = "Vortex_axi_fpu.v:32050.4-32057.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _229_ <= 5'h00;
    else if (\gen_output_pipeline[13].reg_ena ) _229_ <= out_pipe_tag_q[19:15];
  assign out_pipe_tag_q[14:10] = _229_;
  reg [4:0] _230_;
  (* src = "Vortex_axi_fpu.v:32041.4-32048.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _230_ <= 5'h00;
    else if (\gen_output_pipeline[13].reg_ena ) _230_ <= out_pipe_status_q[19:15];
  assign out_pipe_status_q[14:10] = _230_;
  reg [31:0] _231_;
  (* src = "Vortex_axi_fpu.v:32032.4-32039.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _231_ <= 32'd0;
    else if (\gen_output_pipeline[13].reg_ena ) _231_ <= out_pipe_result_q[127:96];
  assign out_pipe_result_q[95:64] = _231_;
  reg \out_pipe_valid_q_reg[2] ;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[2]  <= 1'h0;
    else if (_058_) \out_pipe_valid_q_reg[2]  <= _024_;
  assign out_pipe_valid_q[14] = \out_pipe_valid_q_reg[2] ;
  reg [4:0] _233_;
  (* src = "Vortex_axi_fpu.v:32059.4-32066.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _233_ <= 5'h00;
    else if (\gen_output_pipeline[12].reg_ena ) _233_ <= out_pipe_aux_q[24:20];
  assign out_pipe_aux_q[19:15] = _233_;
  reg [4:0] _234_;
  (* src = "Vortex_axi_fpu.v:32050.4-32057.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _234_ <= 5'h00;
    else if (\gen_output_pipeline[12].reg_ena ) _234_ <= out_pipe_tag_q[24:20];
  assign out_pipe_tag_q[19:15] = _234_;
  reg [4:0] _235_;
  (* src = "Vortex_axi_fpu.v:32041.4-32048.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _235_ <= 5'h00;
    else if (\gen_output_pipeline[12].reg_ena ) _235_ <= out_pipe_status_q[24:20];
  assign out_pipe_status_q[19:15] = _235_;
  reg [31:0] _236_;
  (* src = "Vortex_axi_fpu.v:32032.4-32039.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _236_ <= 32'd0;
    else if (\gen_output_pipeline[12].reg_ena ) _236_ <= out_pipe_result_q[159:128];
  assign out_pipe_result_q[127:96] = _236_;
  reg \out_pipe_valid_q_reg[3] ;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[3]  <= 1'h0;
    else if (_059_) \out_pipe_valid_q_reg[3]  <= _025_;
  assign out_pipe_valid_q[13] = \out_pipe_valid_q_reg[3] ;
  reg [4:0] _238_;
  (* src = "Vortex_axi_fpu.v:32059.4-32066.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _238_ <= 5'h00;
    else if (\gen_output_pipeline[11].reg_ena ) _238_ <= out_pipe_aux_q[29:25];
  assign out_pipe_aux_q[24:20] = _238_;
  reg [4:0] _239_;
  (* src = "Vortex_axi_fpu.v:32050.4-32057.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _239_ <= 5'h00;
    else if (\gen_output_pipeline[11].reg_ena ) _239_ <= out_pipe_tag_q[29:25];
  assign out_pipe_tag_q[24:20] = _239_;
  reg [4:0] _240_;
  (* src = "Vortex_axi_fpu.v:32041.4-32048.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _240_ <= 5'h00;
    else if (\gen_output_pipeline[11].reg_ena ) _240_ <= out_pipe_status_q[29:25];
  assign out_pipe_status_q[24:20] = _240_;
  reg [31:0] _241_;
  (* src = "Vortex_axi_fpu.v:32032.4-32039.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _241_ <= 32'd0;
    else if (\gen_output_pipeline[11].reg_ena ) _241_ <= out_pipe_result_q[191:160];
  assign out_pipe_result_q[159:128] = _241_;
  reg \out_pipe_valid_q_reg[4] ;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[4]  <= 1'h0;
    else if (_060_) \out_pipe_valid_q_reg[4]  <= _026_;
  assign out_pipe_valid_q[12] = \out_pipe_valid_q_reg[4] ;
  reg [4:0] _243_;
  (* src = "Vortex_axi_fpu.v:32059.4-32066.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _243_ <= 5'h00;
    else if (\gen_output_pipeline[10].reg_ena ) _243_ <= out_pipe_aux_q[34:30];
  assign out_pipe_aux_q[29:25] = _243_;
  reg [4:0] _244_;
  (* src = "Vortex_axi_fpu.v:32050.4-32057.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _244_ <= 5'h00;
    else if (\gen_output_pipeline[10].reg_ena ) _244_ <= out_pipe_tag_q[34:30];
  assign out_pipe_tag_q[29:25] = _244_;
  reg [4:0] _245_;
  (* src = "Vortex_axi_fpu.v:32041.4-32048.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _245_ <= 5'h00;
    else if (\gen_output_pipeline[10].reg_ena ) _245_ <= out_pipe_status_q[34:30];
  assign out_pipe_status_q[29:25] = _245_;
  reg [31:0] _246_;
  (* src = "Vortex_axi_fpu.v:32032.4-32039.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _246_ <= 32'd0;
    else if (\gen_output_pipeline[10].reg_ena ) _246_ <= out_pipe_result_q[223:192];
  assign out_pipe_result_q[191:160] = _246_;
  reg \out_pipe_valid_q_reg[5] ;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[5]  <= 1'h0;
    else if (_061_) \out_pipe_valid_q_reg[5]  <= _027_;
  assign out_pipe_valid_q[11] = \out_pipe_valid_q_reg[5] ;
  reg [4:0] _248_;
  (* src = "Vortex_axi_fpu.v:32059.4-32066.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _248_ <= 5'h00;
    else if (\gen_output_pipeline[9].reg_ena ) _248_ <= out_pipe_aux_q[39:35];
  assign out_pipe_aux_q[34:30] = _248_;
  reg [4:0] _249_;
  (* src = "Vortex_axi_fpu.v:32050.4-32057.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _249_ <= 5'h00;
    else if (\gen_output_pipeline[9].reg_ena ) _249_ <= out_pipe_tag_q[39:35];
  assign out_pipe_tag_q[34:30] = _249_;
  reg [4:0] _250_;
  (* src = "Vortex_axi_fpu.v:32041.4-32048.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _250_ <= 5'h00;
    else if (\gen_output_pipeline[9].reg_ena ) _250_ <= out_pipe_status_q[39:35];
  assign out_pipe_status_q[34:30] = _250_;
  reg [31:0] _251_;
  (* src = "Vortex_axi_fpu.v:32032.4-32039.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _251_ <= 32'd0;
    else if (\gen_output_pipeline[9].reg_ena ) _251_ <= out_pipe_result_q[255:224];
  assign out_pipe_result_q[223:192] = _251_;
  reg \out_pipe_valid_q_reg[6] ;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[6]  <= 1'h0;
    else if (_062_) \out_pipe_valid_q_reg[6]  <= _028_;
  assign out_pipe_valid_q[10] = \out_pipe_valid_q_reg[6] ;
  reg [4:0] _253_;
  (* src = "Vortex_axi_fpu.v:32059.4-32066.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _253_ <= 5'h00;
    else if (\gen_output_pipeline[8].reg_ena ) _253_ <= out_pipe_aux_q[44:40];
  assign out_pipe_aux_q[39:35] = _253_;
  reg [4:0] _254_;
  (* src = "Vortex_axi_fpu.v:32050.4-32057.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _254_ <= 5'h00;
    else if (\gen_output_pipeline[8].reg_ena ) _254_ <= out_pipe_tag_q[44:40];
  assign out_pipe_tag_q[39:35] = _254_;
  reg [4:0] _255_;
  (* src = "Vortex_axi_fpu.v:32041.4-32048.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _255_ <= 5'h00;
    else if (\gen_output_pipeline[8].reg_ena ) _255_ <= out_pipe_status_q[44:40];
  assign out_pipe_status_q[39:35] = _255_;
  reg [31:0] _256_;
  (* src = "Vortex_axi_fpu.v:32032.4-32039.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _256_ <= 32'd0;
    else if (\gen_output_pipeline[8].reg_ena ) _256_ <= out_pipe_result_q[287:256];
  assign out_pipe_result_q[255:224] = _256_;
  reg \out_pipe_valid_q_reg[7] ;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[7]  <= 1'h0;
    else if (_063_) \out_pipe_valid_q_reg[7]  <= _029_;
  assign out_pipe_valid_q[9] = \out_pipe_valid_q_reg[7] ;
  reg [4:0] _258_;
  (* src = "Vortex_axi_fpu.v:32059.4-32066.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _258_ <= 5'h00;
    else if (\gen_output_pipeline[7].reg_ena ) _258_ <= out_pipe_aux_q[49:45];
  assign out_pipe_aux_q[44:40] = _258_;
  reg [4:0] _259_;
  (* src = "Vortex_axi_fpu.v:32050.4-32057.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _259_ <= 5'h00;
    else if (\gen_output_pipeline[7].reg_ena ) _259_ <= out_pipe_tag_q[49:45];
  assign out_pipe_tag_q[44:40] = _259_;
  reg [4:0] _260_;
  (* src = "Vortex_axi_fpu.v:32041.4-32048.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _260_ <= 5'h00;
    else if (\gen_output_pipeline[7].reg_ena ) _260_ <= out_pipe_status_q[49:45];
  assign out_pipe_status_q[44:40] = _260_;
  reg [31:0] _261_;
  (* src = "Vortex_axi_fpu.v:32032.4-32039.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _261_ <= 32'd0;
    else if (\gen_output_pipeline[7].reg_ena ) _261_ <= out_pipe_result_q[319:288];
  assign out_pipe_result_q[287:256] = _261_;
  reg \out_pipe_valid_q_reg[8] ;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[8]  <= 1'h0;
    else if (_064_) \out_pipe_valid_q_reg[8]  <= _030_;
  assign out_pipe_valid_q[8] = \out_pipe_valid_q_reg[8] ;
  reg [4:0] _263_;
  (* src = "Vortex_axi_fpu.v:32059.4-32066.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _263_ <= 5'h00;
    else if (\gen_output_pipeline[6].reg_ena ) _263_ <= out_pipe_aux_q[54:50];
  assign out_pipe_aux_q[49:45] = _263_;
  reg [4:0] _264_;
  (* src = "Vortex_axi_fpu.v:32050.4-32057.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _264_ <= 5'h00;
    else if (\gen_output_pipeline[6].reg_ena ) _264_ <= out_pipe_tag_q[54:50];
  assign out_pipe_tag_q[49:45] = _264_;
  reg [4:0] _265_;
  (* src = "Vortex_axi_fpu.v:32041.4-32048.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _265_ <= 5'h00;
    else if (\gen_output_pipeline[6].reg_ena ) _265_ <= out_pipe_status_q[54:50];
  assign out_pipe_status_q[49:45] = _265_;
  reg [31:0] _266_;
  (* src = "Vortex_axi_fpu.v:32032.4-32039.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _266_ <= 32'd0;
    else if (\gen_output_pipeline[6].reg_ena ) _266_ <= out_pipe_result_q[351:320];
  assign out_pipe_result_q[319:288] = _266_;
  reg \out_pipe_valid_q_reg[9] ;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[9]  <= 1'h0;
    else if (_065_) \out_pipe_valid_q_reg[9]  <= _031_;
  assign out_pipe_valid_q[7] = \out_pipe_valid_q_reg[9] ;
  reg [4:0] _268_;
  (* src = "Vortex_axi_fpu.v:32059.4-32066.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _268_ <= 5'h00;
    else if (\gen_output_pipeline[5].reg_ena ) _268_ <= out_pipe_aux_q[59:55];
  assign out_pipe_aux_q[54:50] = _268_;
  reg [4:0] _269_;
  (* src = "Vortex_axi_fpu.v:32050.4-32057.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _269_ <= 5'h00;
    else if (\gen_output_pipeline[5].reg_ena ) _269_ <= out_pipe_tag_q[59:55];
  assign out_pipe_tag_q[54:50] = _269_;
  reg [4:0] _270_;
  (* src = "Vortex_axi_fpu.v:32041.4-32048.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _270_ <= 5'h00;
    else if (\gen_output_pipeline[5].reg_ena ) _270_ <= out_pipe_status_q[59:55];
  assign out_pipe_status_q[54:50] = _270_;
  reg [31:0] _271_;
  (* src = "Vortex_axi_fpu.v:32032.4-32039.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _271_ <= 32'd0;
    else if (\gen_output_pipeline[5].reg_ena ) _271_ <= out_pipe_result_q[383:352];
  assign out_pipe_result_q[351:320] = _271_;
  reg \out_pipe_valid_q_reg[10] ;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[10]  <= 1'h0;
    else if (_066_) \out_pipe_valid_q_reg[10]  <= _017_;
  assign out_pipe_valid_q[6] = \out_pipe_valid_q_reg[10] ;
  reg [4:0] _273_;
  (* src = "Vortex_axi_fpu.v:32059.4-32066.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _273_ <= 5'h00;
    else if (\gen_output_pipeline[4].reg_ena ) _273_ <= out_pipe_aux_q[64:60];
  assign out_pipe_aux_q[59:55] = _273_;
  reg [4:0] _274_;
  (* src = "Vortex_axi_fpu.v:32050.4-32057.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _274_ <= 5'h00;
    else if (\gen_output_pipeline[4].reg_ena ) _274_ <= out_pipe_tag_q[64:60];
  assign out_pipe_tag_q[59:55] = _274_;
  reg [4:0] _275_;
  (* src = "Vortex_axi_fpu.v:32041.4-32048.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _275_ <= 5'h00;
    else if (\gen_output_pipeline[4].reg_ena ) _275_ <= out_pipe_status_q[64:60];
  assign out_pipe_status_q[59:55] = _275_;
  reg [31:0] _276_;
  (* src = "Vortex_axi_fpu.v:32032.4-32039.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _276_ <= 32'd0;
    else if (\gen_output_pipeline[4].reg_ena ) _276_ <= out_pipe_result_q[415:384];
  assign out_pipe_result_q[383:352] = _276_;
  reg \out_pipe_valid_q_reg[11] ;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[11]  <= 1'h0;
    else if (_067_) \out_pipe_valid_q_reg[11]  <= _018_;
  assign out_pipe_valid_q[5] = \out_pipe_valid_q_reg[11] ;
  reg [4:0] _278_;
  (* src = "Vortex_axi_fpu.v:32059.4-32066.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _278_ <= 5'h00;
    else if (\gen_output_pipeline[3].reg_ena ) _278_ <= out_pipe_aux_q[69:65];
  assign out_pipe_aux_q[64:60] = _278_;
  reg [4:0] _279_;
  (* src = "Vortex_axi_fpu.v:32050.4-32057.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _279_ <= 5'h00;
    else if (\gen_output_pipeline[3].reg_ena ) _279_ <= out_pipe_tag_q[69:65];
  assign out_pipe_tag_q[64:60] = _279_;
  reg [4:0] _280_;
  (* src = "Vortex_axi_fpu.v:32041.4-32048.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _280_ <= 5'h00;
    else if (\gen_output_pipeline[3].reg_ena ) _280_ <= out_pipe_status_q[69:65];
  assign out_pipe_status_q[64:60] = _280_;
  reg [31:0] _281_;
  (* src = "Vortex_axi_fpu.v:32032.4-32039.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _281_ <= 32'd0;
    else if (\gen_output_pipeline[3].reg_ena ) _281_ <= out_pipe_result_q[447:416];
  assign out_pipe_result_q[415:384] = _281_;
  reg \out_pipe_valid_q_reg[12] ;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[12]  <= 1'h0;
    else if (_068_) \out_pipe_valid_q_reg[12]  <= _019_;
  assign out_pipe_valid_q[4] = \out_pipe_valid_q_reg[12] ;
  reg [4:0] _283_;
  (* src = "Vortex_axi_fpu.v:32059.4-32066.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _283_ <= 5'h00;
    else if (\gen_output_pipeline[2].reg_ena ) _283_ <= out_pipe_aux_q[74:70];
  assign out_pipe_aux_q[69:65] = _283_;
  reg [4:0] _284_;
  (* src = "Vortex_axi_fpu.v:32050.4-32057.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _284_ <= 5'h00;
    else if (\gen_output_pipeline[2].reg_ena ) _284_ <= out_pipe_tag_q[74:70];
  assign out_pipe_tag_q[69:65] = _284_;
  reg [4:0] _285_;
  (* src = "Vortex_axi_fpu.v:32041.4-32048.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _285_ <= 5'h00;
    else if (\gen_output_pipeline[2].reg_ena ) _285_ <= out_pipe_status_q[74:70];
  assign out_pipe_status_q[69:65] = _285_;
  reg [31:0] _286_;
  (* src = "Vortex_axi_fpu.v:32032.4-32039.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _286_ <= 32'd0;
    else if (\gen_output_pipeline[2].reg_ena ) _286_ <= out_pipe_result_q[479:448];
  assign out_pipe_result_q[447:416] = _286_;
  reg \out_pipe_valid_q_reg[13] ;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[13]  <= 1'h0;
    else if (_069_) \out_pipe_valid_q_reg[13]  <= _020_;
  assign out_pipe_valid_q[3] = \out_pipe_valid_q_reg[13] ;
  reg [4:0] _288_;
  (* src = "Vortex_axi_fpu.v:32059.4-32066.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _288_ <= 5'h00;
    else if (\gen_output_pipeline[1].reg_ena ) _288_ <= out_pipe_aux_q[79:75];
  assign out_pipe_aux_q[74:70] = _288_;
  reg [4:0] _289_;
  (* src = "Vortex_axi_fpu.v:32050.4-32057.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _289_ <= 5'h00;
    else if (\gen_output_pipeline[1].reg_ena ) _289_ <= out_pipe_tag_q[79:75];
  assign out_pipe_tag_q[74:70] = _289_;
  reg [4:0] _290_;
  (* src = "Vortex_axi_fpu.v:32041.4-32048.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _290_ <= 5'h00;
    else if (\gen_output_pipeline[1].reg_ena ) _290_ <= out_pipe_status_q[79:75];
  assign out_pipe_status_q[74:70] = _290_;
  reg [31:0] _291_;
  (* src = "Vortex_axi_fpu.v:32032.4-32039.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _291_ <= 32'd0;
    else if (\gen_output_pipeline[1].reg_ena ) _291_ <= out_pipe_result_q[511:480];
  assign out_pipe_result_q[479:448] = _291_;
  reg \out_pipe_valid_q_reg[14] ;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[14]  <= 1'h0;
    else if (_070_) \out_pipe_valid_q_reg[14]  <= _021_;
  assign out_pipe_valid_q[2] = \out_pipe_valid_q_reg[14] ;
  reg [4:0] _293_;
  (* src = "Vortex_axi_fpu.v:32059.4-32066.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _293_ <= 5'h00;
    else if (\gen_output_pipeline[0].reg_ena ) _293_ <= result_aux_q;
  assign out_pipe_aux_q[79:75] = _293_;
  reg [4:0] _294_;
  (* src = "Vortex_axi_fpu.v:32050.4-32057.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _294_ <= 5'h00;
    else if (\gen_output_pipeline[0].reg_ena ) _294_ <= result_tag_q;
  assign out_pipe_tag_q[79:75] = _294_;
  reg [4:0] _295_;
  (* src = "Vortex_axi_fpu.v:32041.4-32048.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _295_ <= 5'h00;
    else if (\gen_output_pipeline[0].reg_ena ) _295_ <= status_d;
  assign out_pipe_status_q[79:75] = _295_;
  reg [31:0] _296_;
  (* src = "Vortex_axi_fpu.v:32032.4-32039.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _296_ <= 32'd0;
    else if (\gen_output_pipeline[0].reg_ena ) _296_ <= result_d;
  assign out_pipe_result_q[511:480] = _296_;
  reg \out_pipe_valid_q_reg[15] ;
  (* src = "Vortex_axi_fpu.v:32021.4-32028.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[15]  <= 1'h0;
    else if (_071_) \out_pipe_valid_q_reg[15]  <= _022_;
  assign out_pipe_valid_q[1] = \out_pipe_valid_q_reg[15] ;
  reg [4:0] _298_;
  (* src = "Vortex_axi_fpu.v:31723.4-31730.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _298_ <= 5'h00;
    else if (\gen_input_pipeline[15].reg_ena ) _298_ <= inp_pipe_aux_q[9:5];
  assign inp_pipe_aux_q[4:0] = _298_;
  reg [4:0] _299_;
  (* src = "Vortex_axi_fpu.v:31714.4-31721.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _299_ <= 5'h00;
    else if (\gen_input_pipeline[15].reg_ena ) _299_ <= inp_pipe_tag_q[9:5];
  assign inp_pipe_tag_q[4:0] = _299_;
  (* src = "Vortex_axi_fpu.v:31705.4-31712.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) dst_fmt_q <= 3'h0;
    else if (\gen_input_pipeline[15].reg_ena ) dst_fmt_q <= inp_pipe_dst_fmt_q[5:3];
  (* src = "Vortex_axi_fpu.v:31696.4-31703.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) op_q <= 4'h0;
    else if (\gen_input_pipeline[15].reg_ena ) op_q <= inp_pipe_op_q[7:4];
  (* src = "Vortex_axi_fpu.v:31687.4-31694.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rnd_mode_q <= 3'h0;
    else if (\gen_input_pipeline[15].reg_ena ) rnd_mode_q <= inp_pipe_rnd_mode_q[5:3];
  (* src = "Vortex_axi_fpu.v:31678.4-31685.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) operands_q <= 64'h0000000000000000;
    else if (\gen_input_pipeline[15].reg_ena ) operands_q <= inp_pipe_operands_q[127:64];
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) in_valid_q <= 1'h0;
    else if (_072_) in_valid_q <= _000_;
  reg [4:0] _305_;
  (* src = "Vortex_axi_fpu.v:31723.4-31730.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _305_ <= 5'h00;
    else if (\gen_input_pipeline[14].reg_ena ) _305_ <= inp_pipe_aux_q[14:10];
  assign inp_pipe_aux_q[9:5] = _305_;
  reg [4:0] _306_;
  (* src = "Vortex_axi_fpu.v:31714.4-31721.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _306_ <= 5'h00;
    else if (\gen_input_pipeline[14].reg_ena ) _306_ <= inp_pipe_tag_q[14:10];
  assign inp_pipe_tag_q[9:5] = _306_;
  reg [2:0] _307_;
  (* src = "Vortex_axi_fpu.v:31705.4-31712.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _307_ <= 3'h0;
    else if (\gen_input_pipeline[14].reg_ena ) _307_ <= inp_pipe_dst_fmt_q[8:6];
  assign inp_pipe_dst_fmt_q[5:3] = _307_;
  reg [3:0] _308_;
  (* src = "Vortex_axi_fpu.v:31696.4-31703.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _308_ <= 4'h0;
    else if (\gen_input_pipeline[14].reg_ena ) _308_ <= inp_pipe_op_q[11:8];
  assign inp_pipe_op_q[7:4] = _308_;
  reg [2:0] _309_;
  (* src = "Vortex_axi_fpu.v:31687.4-31694.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _309_ <= 3'h0;
    else if (\gen_input_pipeline[14].reg_ena ) _309_ <= inp_pipe_rnd_mode_q[8:6];
  assign inp_pipe_rnd_mode_q[5:3] = _309_;
  reg [63:0] _310_;
  (* src = "Vortex_axi_fpu.v:31678.4-31685.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _310_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[14].reg_ena ) _310_ <= inp_pipe_operands_q[191:128];
  assign inp_pipe_operands_q[127:64] = _310_;
  reg \inp_pipe_valid_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[1]  <= 1'h0;
    else if (_073_) \inp_pipe_valid_q_reg[1]  <= _007_;
  assign inp_pipe_valid_q[15] = \inp_pipe_valid_q_reg[1] ;
  reg [4:0] _312_;
  (* src = "Vortex_axi_fpu.v:31723.4-31730.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _312_ <= 5'h00;
    else if (\gen_input_pipeline[13].reg_ena ) _312_ <= inp_pipe_aux_q[19:15];
  assign inp_pipe_aux_q[14:10] = _312_;
  reg [4:0] _313_;
  (* src = "Vortex_axi_fpu.v:31714.4-31721.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _313_ <= 5'h00;
    else if (\gen_input_pipeline[13].reg_ena ) _313_ <= inp_pipe_tag_q[19:15];
  assign inp_pipe_tag_q[14:10] = _313_;
  reg [2:0] _314_;
  (* src = "Vortex_axi_fpu.v:31705.4-31712.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _314_ <= 3'h0;
    else if (\gen_input_pipeline[13].reg_ena ) _314_ <= inp_pipe_dst_fmt_q[11:9];
  assign inp_pipe_dst_fmt_q[8:6] = _314_;
  reg [3:0] _315_;
  (* src = "Vortex_axi_fpu.v:31696.4-31703.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _315_ <= 4'h0;
    else if (\gen_input_pipeline[13].reg_ena ) _315_ <= inp_pipe_op_q[15:12];
  assign inp_pipe_op_q[11:8] = _315_;
  reg [2:0] _316_;
  (* src = "Vortex_axi_fpu.v:31687.4-31694.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _316_ <= 3'h0;
    else if (\gen_input_pipeline[13].reg_ena ) _316_ <= inp_pipe_rnd_mode_q[11:9];
  assign inp_pipe_rnd_mode_q[8:6] = _316_;
  reg [63:0] _317_;
  (* src = "Vortex_axi_fpu.v:31678.4-31685.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _317_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[13].reg_ena ) _317_ <= inp_pipe_operands_q[255:192];
  assign inp_pipe_operands_q[191:128] = _317_;
  reg \inp_pipe_valid_q_reg[2] ;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[2]  <= 1'h0;
    else if (_074_) \inp_pipe_valid_q_reg[2]  <= _008_;
  assign inp_pipe_valid_q[14] = \inp_pipe_valid_q_reg[2] ;
  reg [4:0] _319_;
  (* src = "Vortex_axi_fpu.v:31723.4-31730.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _319_ <= 5'h00;
    else if (\gen_input_pipeline[12].reg_ena ) _319_ <= inp_pipe_aux_q[24:20];
  assign inp_pipe_aux_q[19:15] = _319_;
  reg [4:0] _320_;
  (* src = "Vortex_axi_fpu.v:31714.4-31721.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _320_ <= 5'h00;
    else if (\gen_input_pipeline[12].reg_ena ) _320_ <= inp_pipe_tag_q[24:20];
  assign inp_pipe_tag_q[19:15] = _320_;
  reg [2:0] _321_;
  (* src = "Vortex_axi_fpu.v:31705.4-31712.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _321_ <= 3'h0;
    else if (\gen_input_pipeline[12].reg_ena ) _321_ <= inp_pipe_dst_fmt_q[14:12];
  assign inp_pipe_dst_fmt_q[11:9] = _321_;
  reg [3:0] _322_;
  (* src = "Vortex_axi_fpu.v:31696.4-31703.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _322_ <= 4'h0;
    else if (\gen_input_pipeline[12].reg_ena ) _322_ <= inp_pipe_op_q[19:16];
  assign inp_pipe_op_q[15:12] = _322_;
  reg [2:0] _323_;
  (* src = "Vortex_axi_fpu.v:31687.4-31694.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _323_ <= 3'h0;
    else if (\gen_input_pipeline[12].reg_ena ) _323_ <= inp_pipe_rnd_mode_q[14:12];
  assign inp_pipe_rnd_mode_q[11:9] = _323_;
  reg [63:0] _324_;
  (* src = "Vortex_axi_fpu.v:31678.4-31685.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _324_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[12].reg_ena ) _324_ <= inp_pipe_operands_q[319:256];
  assign inp_pipe_operands_q[255:192] = _324_;
  reg \inp_pipe_valid_q_reg[3] ;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[3]  <= 1'h0;
    else if (_075_) \inp_pipe_valid_q_reg[3]  <= _009_;
  assign inp_pipe_valid_q[13] = \inp_pipe_valid_q_reg[3] ;
  reg [4:0] _326_;
  (* src = "Vortex_axi_fpu.v:31723.4-31730.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _326_ <= 5'h00;
    else if (\gen_input_pipeline[11].reg_ena ) _326_ <= inp_pipe_aux_q[29:25];
  assign inp_pipe_aux_q[24:20] = _326_;
  reg [4:0] _327_;
  (* src = "Vortex_axi_fpu.v:31714.4-31721.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _327_ <= 5'h00;
    else if (\gen_input_pipeline[11].reg_ena ) _327_ <= inp_pipe_tag_q[29:25];
  assign inp_pipe_tag_q[24:20] = _327_;
  reg [2:0] _328_;
  (* src = "Vortex_axi_fpu.v:31705.4-31712.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _328_ <= 3'h0;
    else if (\gen_input_pipeline[11].reg_ena ) _328_ <= inp_pipe_dst_fmt_q[17:15];
  assign inp_pipe_dst_fmt_q[14:12] = _328_;
  reg [3:0] _329_;
  (* src = "Vortex_axi_fpu.v:31696.4-31703.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _329_ <= 4'h0;
    else if (\gen_input_pipeline[11].reg_ena ) _329_ <= inp_pipe_op_q[23:20];
  assign inp_pipe_op_q[19:16] = _329_;
  reg [2:0] _330_;
  (* src = "Vortex_axi_fpu.v:31687.4-31694.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _330_ <= 3'h0;
    else if (\gen_input_pipeline[11].reg_ena ) _330_ <= inp_pipe_rnd_mode_q[17:15];
  assign inp_pipe_rnd_mode_q[14:12] = _330_;
  reg [63:0] _331_;
  (* src = "Vortex_axi_fpu.v:31678.4-31685.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _331_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[11].reg_ena ) _331_ <= inp_pipe_operands_q[383:320];
  assign inp_pipe_operands_q[319:256] = _331_;
  reg \inp_pipe_valid_q_reg[4] ;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[4]  <= 1'h0;
    else if (_076_) \inp_pipe_valid_q_reg[4]  <= _010_;
  assign inp_pipe_valid_q[12] = \inp_pipe_valid_q_reg[4] ;
  reg [4:0] _333_;
  (* src = "Vortex_axi_fpu.v:31723.4-31730.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _333_ <= 5'h00;
    else if (\gen_input_pipeline[10].reg_ena ) _333_ <= inp_pipe_aux_q[34:30];
  assign inp_pipe_aux_q[29:25] = _333_;
  reg [4:0] _334_;
  (* src = "Vortex_axi_fpu.v:31714.4-31721.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _334_ <= 5'h00;
    else if (\gen_input_pipeline[10].reg_ena ) _334_ <= inp_pipe_tag_q[34:30];
  assign inp_pipe_tag_q[29:25] = _334_;
  reg [2:0] _335_;
  (* src = "Vortex_axi_fpu.v:31705.4-31712.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _335_ <= 3'h0;
    else if (\gen_input_pipeline[10].reg_ena ) _335_ <= inp_pipe_dst_fmt_q[20:18];
  assign inp_pipe_dst_fmt_q[17:15] = _335_;
  reg [3:0] _336_;
  (* src = "Vortex_axi_fpu.v:31696.4-31703.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _336_ <= 4'h0;
    else if (\gen_input_pipeline[10].reg_ena ) _336_ <= inp_pipe_op_q[27:24];
  assign inp_pipe_op_q[23:20] = _336_;
  reg [2:0] _337_;
  (* src = "Vortex_axi_fpu.v:31687.4-31694.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _337_ <= 3'h0;
    else if (\gen_input_pipeline[10].reg_ena ) _337_ <= inp_pipe_rnd_mode_q[20:18];
  assign inp_pipe_rnd_mode_q[17:15] = _337_;
  reg [63:0] _338_;
  (* src = "Vortex_axi_fpu.v:31678.4-31685.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _338_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[10].reg_ena ) _338_ <= inp_pipe_operands_q[447:384];
  assign inp_pipe_operands_q[383:320] = _338_;
  reg \inp_pipe_valid_q_reg[5] ;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[5]  <= 1'h0;
    else if (_077_) \inp_pipe_valid_q_reg[5]  <= _011_;
  assign inp_pipe_valid_q[11] = \inp_pipe_valid_q_reg[5] ;
  reg [4:0] _340_;
  (* src = "Vortex_axi_fpu.v:31723.4-31730.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _340_ <= 5'h00;
    else if (\gen_input_pipeline[9].reg_ena ) _340_ <= inp_pipe_aux_q[39:35];
  assign inp_pipe_aux_q[34:30] = _340_;
  reg [4:0] _341_;
  (* src = "Vortex_axi_fpu.v:31714.4-31721.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _341_ <= 5'h00;
    else if (\gen_input_pipeline[9].reg_ena ) _341_ <= inp_pipe_tag_q[39:35];
  assign inp_pipe_tag_q[34:30] = _341_;
  reg [2:0] _342_;
  (* src = "Vortex_axi_fpu.v:31705.4-31712.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _342_ <= 3'h0;
    else if (\gen_input_pipeline[9].reg_ena ) _342_ <= inp_pipe_dst_fmt_q[23:21];
  assign inp_pipe_dst_fmt_q[20:18] = _342_;
  reg [3:0] _343_;
  (* src = "Vortex_axi_fpu.v:31696.4-31703.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _343_ <= 4'h0;
    else if (\gen_input_pipeline[9].reg_ena ) _343_ <= inp_pipe_op_q[31:28];
  assign inp_pipe_op_q[27:24] = _343_;
  reg [2:0] _344_;
  (* src = "Vortex_axi_fpu.v:31687.4-31694.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _344_ <= 3'h0;
    else if (\gen_input_pipeline[9].reg_ena ) _344_ <= inp_pipe_rnd_mode_q[23:21];
  assign inp_pipe_rnd_mode_q[20:18] = _344_;
  reg [63:0] _345_;
  (* src = "Vortex_axi_fpu.v:31678.4-31685.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _345_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[9].reg_ena ) _345_ <= inp_pipe_operands_q[511:448];
  assign inp_pipe_operands_q[447:384] = _345_;
  reg \inp_pipe_valid_q_reg[6] ;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[6]  <= 1'h0;
    else if (_078_) \inp_pipe_valid_q_reg[6]  <= _012_;
  assign inp_pipe_valid_q[10] = \inp_pipe_valid_q_reg[6] ;
  reg [4:0] _347_;
  (* src = "Vortex_axi_fpu.v:31723.4-31730.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _347_ <= 5'h00;
    else if (\gen_input_pipeline[8].reg_ena ) _347_ <= inp_pipe_aux_q[44:40];
  assign inp_pipe_aux_q[39:35] = _347_;
  reg [4:0] _348_;
  (* src = "Vortex_axi_fpu.v:31714.4-31721.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _348_ <= 5'h00;
    else if (\gen_input_pipeline[8].reg_ena ) _348_ <= inp_pipe_tag_q[44:40];
  assign inp_pipe_tag_q[39:35] = _348_;
  reg [2:0] _349_;
  (* src = "Vortex_axi_fpu.v:31705.4-31712.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _349_ <= 3'h0;
    else if (\gen_input_pipeline[8].reg_ena ) _349_ <= inp_pipe_dst_fmt_q[26:24];
  assign inp_pipe_dst_fmt_q[23:21] = _349_;
  reg [3:0] _350_;
  (* src = "Vortex_axi_fpu.v:31696.4-31703.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _350_ <= 4'h0;
    else if (\gen_input_pipeline[8].reg_ena ) _350_ <= inp_pipe_op_q[35:32];
  assign inp_pipe_op_q[31:28] = _350_;
  reg [2:0] _351_;
  (* src = "Vortex_axi_fpu.v:31687.4-31694.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _351_ <= 3'h0;
    else if (\gen_input_pipeline[8].reg_ena ) _351_ <= inp_pipe_rnd_mode_q[26:24];
  assign inp_pipe_rnd_mode_q[23:21] = _351_;
  reg [63:0] _352_;
  (* src = "Vortex_axi_fpu.v:31678.4-31685.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _352_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[8].reg_ena ) _352_ <= inp_pipe_operands_q[575:512];
  assign inp_pipe_operands_q[511:448] = _352_;
  reg \inp_pipe_valid_q_reg[7] ;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[7]  <= 1'h0;
    else if (_079_) \inp_pipe_valid_q_reg[7]  <= _013_;
  assign inp_pipe_valid_q[9] = \inp_pipe_valid_q_reg[7] ;
  reg [4:0] _354_;
  (* src = "Vortex_axi_fpu.v:31723.4-31730.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _354_ <= 5'h00;
    else if (\gen_input_pipeline[7].reg_ena ) _354_ <= inp_pipe_aux_q[49:45];
  assign inp_pipe_aux_q[44:40] = _354_;
  reg [4:0] _355_;
  (* src = "Vortex_axi_fpu.v:31714.4-31721.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _355_ <= 5'h00;
    else if (\gen_input_pipeline[7].reg_ena ) _355_ <= inp_pipe_tag_q[49:45];
  assign inp_pipe_tag_q[44:40] = _355_;
  reg [2:0] _356_;
  (* src = "Vortex_axi_fpu.v:31705.4-31712.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _356_ <= 3'h0;
    else if (\gen_input_pipeline[7].reg_ena ) _356_ <= inp_pipe_dst_fmt_q[29:27];
  assign inp_pipe_dst_fmt_q[26:24] = _356_;
  reg [3:0] _357_;
  (* src = "Vortex_axi_fpu.v:31696.4-31703.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _357_ <= 4'h0;
    else if (\gen_input_pipeline[7].reg_ena ) _357_ <= inp_pipe_op_q[39:36];
  assign inp_pipe_op_q[35:32] = _357_;
  reg [2:0] _358_;
  (* src = "Vortex_axi_fpu.v:31687.4-31694.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _358_ <= 3'h0;
    else if (\gen_input_pipeline[7].reg_ena ) _358_ <= inp_pipe_rnd_mode_q[29:27];
  assign inp_pipe_rnd_mode_q[26:24] = _358_;
  reg [63:0] _359_;
  (* src = "Vortex_axi_fpu.v:31678.4-31685.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _359_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[7].reg_ena ) _359_ <= inp_pipe_operands_q[639:576];
  assign inp_pipe_operands_q[575:512] = _359_;
  reg \inp_pipe_valid_q_reg[8] ;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[8]  <= 1'h0;
    else if (_080_) \inp_pipe_valid_q_reg[8]  <= _014_;
  assign inp_pipe_valid_q[8] = \inp_pipe_valid_q_reg[8] ;
  reg [4:0] _361_;
  (* src = "Vortex_axi_fpu.v:31723.4-31730.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _361_ <= 5'h00;
    else if (\gen_input_pipeline[6].reg_ena ) _361_ <= inp_pipe_aux_q[54:50];
  assign inp_pipe_aux_q[49:45] = _361_;
  reg [4:0] _362_;
  (* src = "Vortex_axi_fpu.v:31714.4-31721.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _362_ <= 5'h00;
    else if (\gen_input_pipeline[6].reg_ena ) _362_ <= inp_pipe_tag_q[54:50];
  assign inp_pipe_tag_q[49:45] = _362_;
  reg [2:0] _363_;
  (* src = "Vortex_axi_fpu.v:31705.4-31712.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _363_ <= 3'h0;
    else if (\gen_input_pipeline[6].reg_ena ) _363_ <= inp_pipe_dst_fmt_q[32:30];
  assign inp_pipe_dst_fmt_q[29:27] = _363_;
  reg [3:0] _364_;
  (* src = "Vortex_axi_fpu.v:31696.4-31703.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _364_ <= 4'h0;
    else if (\gen_input_pipeline[6].reg_ena ) _364_ <= inp_pipe_op_q[43:40];
  assign inp_pipe_op_q[39:36] = _364_;
  reg [2:0] _365_;
  (* src = "Vortex_axi_fpu.v:31687.4-31694.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _365_ <= 3'h0;
    else if (\gen_input_pipeline[6].reg_ena ) _365_ <= inp_pipe_rnd_mode_q[32:30];
  assign inp_pipe_rnd_mode_q[29:27] = _365_;
  reg [63:0] _366_;
  (* src = "Vortex_axi_fpu.v:31678.4-31685.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _366_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[6].reg_ena ) _366_ <= inp_pipe_operands_q[703:640];
  assign inp_pipe_operands_q[639:576] = _366_;
  reg \inp_pipe_valid_q_reg[9] ;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[9]  <= 1'h0;
    else if (_081_) \inp_pipe_valid_q_reg[9]  <= _015_;
  assign inp_pipe_valid_q[7] = \inp_pipe_valid_q_reg[9] ;
  reg [4:0] _368_;
  (* src = "Vortex_axi_fpu.v:31723.4-31730.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _368_ <= 5'h00;
    else if (\gen_input_pipeline[5].reg_ena ) _368_ <= inp_pipe_aux_q[59:55];
  assign inp_pipe_aux_q[54:50] = _368_;
  reg [4:0] _369_;
  (* src = "Vortex_axi_fpu.v:31714.4-31721.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _369_ <= 5'h00;
    else if (\gen_input_pipeline[5].reg_ena ) _369_ <= inp_pipe_tag_q[59:55];
  assign inp_pipe_tag_q[54:50] = _369_;
  reg [2:0] _370_;
  (* src = "Vortex_axi_fpu.v:31705.4-31712.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _370_ <= 3'h0;
    else if (\gen_input_pipeline[5].reg_ena ) _370_ <= inp_pipe_dst_fmt_q[35:33];
  assign inp_pipe_dst_fmt_q[32:30] = _370_;
  reg [3:0] _371_;
  (* src = "Vortex_axi_fpu.v:31696.4-31703.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _371_ <= 4'h0;
    else if (\gen_input_pipeline[5].reg_ena ) _371_ <= inp_pipe_op_q[47:44];
  assign inp_pipe_op_q[43:40] = _371_;
  reg [2:0] _372_;
  (* src = "Vortex_axi_fpu.v:31687.4-31694.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _372_ <= 3'h0;
    else if (\gen_input_pipeline[5].reg_ena ) _372_ <= inp_pipe_rnd_mode_q[35:33];
  assign inp_pipe_rnd_mode_q[32:30] = _372_;
  reg [63:0] _373_;
  (* src = "Vortex_axi_fpu.v:31678.4-31685.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _373_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[5].reg_ena ) _373_ <= inp_pipe_operands_q[767:704];
  assign inp_pipe_operands_q[703:640] = _373_;
  reg \inp_pipe_valid_q_reg[10] ;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[10]  <= 1'h0;
    else if (_082_) \inp_pipe_valid_q_reg[10]  <= _001_;
  assign inp_pipe_valid_q[6] = \inp_pipe_valid_q_reg[10] ;
  reg [4:0] _375_;
  (* src = "Vortex_axi_fpu.v:31723.4-31730.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _375_ <= 5'h00;
    else if (\gen_input_pipeline[4].reg_ena ) _375_ <= inp_pipe_aux_q[64:60];
  assign inp_pipe_aux_q[59:55] = _375_;
  reg [4:0] _376_;
  (* src = "Vortex_axi_fpu.v:31714.4-31721.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _376_ <= 5'h00;
    else if (\gen_input_pipeline[4].reg_ena ) _376_ <= inp_pipe_tag_q[64:60];
  assign inp_pipe_tag_q[59:55] = _376_;
  reg [2:0] _377_;
  (* src = "Vortex_axi_fpu.v:31705.4-31712.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _377_ <= 3'h0;
    else if (\gen_input_pipeline[4].reg_ena ) _377_ <= inp_pipe_dst_fmt_q[38:36];
  assign inp_pipe_dst_fmt_q[35:33] = _377_;
  reg [3:0] _378_;
  (* src = "Vortex_axi_fpu.v:31696.4-31703.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _378_ <= 4'h0;
    else if (\gen_input_pipeline[4].reg_ena ) _378_ <= inp_pipe_op_q[51:48];
  assign inp_pipe_op_q[47:44] = _378_;
  reg [2:0] _379_;
  (* src = "Vortex_axi_fpu.v:31687.4-31694.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _379_ <= 3'h0;
    else if (\gen_input_pipeline[4].reg_ena ) _379_ <= inp_pipe_rnd_mode_q[38:36];
  assign inp_pipe_rnd_mode_q[35:33] = _379_;
  reg [63:0] _380_;
  (* src = "Vortex_axi_fpu.v:31678.4-31685.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _380_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[4].reg_ena ) _380_ <= inp_pipe_operands_q[831:768];
  assign inp_pipe_operands_q[767:704] = _380_;
  reg \inp_pipe_valid_q_reg[11] ;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[11]  <= 1'h0;
    else if (_083_) \inp_pipe_valid_q_reg[11]  <= _002_;
  assign inp_pipe_valid_q[5] = \inp_pipe_valid_q_reg[11] ;
  reg [4:0] _382_;
  (* src = "Vortex_axi_fpu.v:31723.4-31730.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _382_ <= 5'h00;
    else if (\gen_input_pipeline[3].reg_ena ) _382_ <= inp_pipe_aux_q[69:65];
  assign inp_pipe_aux_q[64:60] = _382_;
  reg [4:0] _383_;
  (* src = "Vortex_axi_fpu.v:31714.4-31721.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _383_ <= 5'h00;
    else if (\gen_input_pipeline[3].reg_ena ) _383_ <= inp_pipe_tag_q[69:65];
  assign inp_pipe_tag_q[64:60] = _383_;
  reg [2:0] _384_;
  (* src = "Vortex_axi_fpu.v:31705.4-31712.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _384_ <= 3'h0;
    else if (\gen_input_pipeline[3].reg_ena ) _384_ <= inp_pipe_dst_fmt_q[41:39];
  assign inp_pipe_dst_fmt_q[38:36] = _384_;
  reg [3:0] _385_;
  (* src = "Vortex_axi_fpu.v:31696.4-31703.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _385_ <= 4'h0;
    else if (\gen_input_pipeline[3].reg_ena ) _385_ <= inp_pipe_op_q[55:52];
  assign inp_pipe_op_q[51:48] = _385_;
  reg [2:0] _386_;
  (* src = "Vortex_axi_fpu.v:31687.4-31694.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _386_ <= 3'h0;
    else if (\gen_input_pipeline[3].reg_ena ) _386_ <= inp_pipe_rnd_mode_q[41:39];
  assign inp_pipe_rnd_mode_q[38:36] = _386_;
  reg [4:0] _387_;
  (* src = "Vortex_axi_fpu.v:31714.4-31721.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _387_ <= 5'h00;
    else if (\gen_input_pipeline[1].reg_ena ) _387_ <= inp_pipe_tag_q[79:75];
  assign inp_pipe_tag_q[74:70] = _387_;
  reg [63:0] _388_;
  (* src = "Vortex_axi_fpu.v:31678.4-31685.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _388_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[3].reg_ena ) _388_ <= inp_pipe_operands_q[895:832];
  assign inp_pipe_operands_q[831:768] = _388_;
  reg [2:0] _389_;
  (* src = "Vortex_axi_fpu.v:31687.4-31694.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _389_ <= 3'h0;
    else if (\gen_input_pipeline[2].reg_ena ) _389_ <= inp_pipe_rnd_mode_q[44:42];
  assign inp_pipe_rnd_mode_q[41:39] = _389_;
  reg \inp_pipe_valid_q_reg[12] ;
  (* src = "Vortex_axi_fpu.v:31667.4-31674.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[12]  <= 1'h0;
    else if (_084_) \inp_pipe_valid_q_reg[12]  <= _003_;
  assign inp_pipe_valid_q[4] = \inp_pipe_valid_q_reg[12] ;
  reg [4:0] _391_;
  (* src = "Vortex_axi_fpu.v:31723.4-31730.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _391_ <= 5'h00;
    else if (\gen_input_pipeline[1].reg_ena ) _391_ <= inp_pipe_aux_q[79:75];
  assign inp_pipe_aux_q[74:70] = _391_;
  reg [4:0] _392_;
  (* src = "Vortex_axi_fpu.v:31723.4-31730.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _392_ <= 5'h00;
    else if (\gen_input_pipeline[2].reg_ena ) _392_ <= inp_pipe_aux_q[74:70];
  assign inp_pipe_aux_q[69:65] = _392_;
  reg [4:0] _393_;
  (* src = "Vortex_axi_fpu.v:31714.4-31721.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _393_ <= 5'h00;
    else if (\gen_input_pipeline[2].reg_ena ) _393_ <= inp_pipe_tag_q[74:70];
  assign inp_pipe_tag_q[69:65] = _393_;
  reg [63:0] _394_;
  (* src = "Vortex_axi_fpu.v:31678.4-31685.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _394_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[2].reg_ena ) _394_ <= inp_pipe_operands_q[959:896];
  assign inp_pipe_operands_q[895:832] = _394_;
  reg [2:0] _395_;
  (* src = "Vortex_axi_fpu.v:31705.4-31712.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _395_ <= 3'h0;
    else if (\gen_input_pipeline[2].reg_ena ) _395_ <= inp_pipe_dst_fmt_q[44:42];
  assign inp_pipe_dst_fmt_q[41:39] = _395_;
  assign _050_ = { _124_, unit_done, flush_i } != 3'h4;
  assign _051_ = { _125_, _088_, flush_i } != 3'h4;
  assign _052_ = { _123_, out_ready, flush_i } != 3'h4;
  assign _053_ = | { inp_pipe_ready[2], flush_i };
  assign _054_ = | { inp_pipe_ready[1], flush_i };
  assign _055_ = | { in_ready_o, flush_i };
  assign _056_ = | { out_pipe_ready[15], flush_i };
  assign _057_ = | { out_pipe_ready[14], flush_i };
  assign _058_ = | { out_pipe_ready[13], flush_i };
  assign _059_ = | { out_pipe_ready[12], flush_i };
  assign _060_ = | { out_pipe_ready[11], flush_i };
  assign _061_ = | { out_pipe_ready[10], flush_i };
  assign _062_ = | { out_pipe_ready[9], flush_i };
  assign _063_ = | { out_pipe_ready[8], flush_i };
  assign _064_ = | { out_pipe_ready[7], flush_i };
  assign _065_ = | { out_pipe_ready[6], flush_i };
  assign _066_ = | { out_pipe_ready[5], flush_i };
  assign _067_ = | { out_pipe_ready[4], flush_i };
  assign _068_ = | { out_pipe_ready[3], flush_i };
  assign _069_ = | { out_pipe_ready[2], flush_i };
  assign _070_ = | { out_pipe_ready[1], flush_i };
  assign _071_ = | { out_ready, flush_i };
  assign _072_ = | { inp_pipe_ready[15], flush_i };
  assign _073_ = | { inp_pipe_ready[14], flush_i };
  assign _074_ = | { inp_pipe_ready[13], flush_i };
  assign _075_ = | { inp_pipe_ready[12], flush_i };
  assign _076_ = | { inp_pipe_ready[11], flush_i };
  assign _077_ = | { inp_pipe_ready[10], flush_i };
  assign _078_ = | { inp_pipe_ready[9], flush_i };
  assign _079_ = | { inp_pipe_ready[8], flush_i };
  assign _080_ = | { inp_pipe_ready[7], flush_i };
  assign _081_ = | { inp_pipe_ready[6], flush_i };
  assign _082_ = | { inp_pipe_ready[5], flush_i };
  assign _083_ = | { inp_pipe_ready[4], flush_i };
  assign _084_ = | { inp_pipe_ready[3], flush_i };
  assign _085_ = & { _051_, _050_, _052_ };
  assign _086_ = | { _124_, _123_ };
  assign _087_ = op_q == (* src = "Vortex_axi_fpu.v:31803.37-31803.63" *) 4'h4;
  assign _088_ = in_valid_q && (* src = "Vortex_axi_fpu.v:31871.10-31871.34" *) unit_ready;
  assign _089_ = op_q != (* src = "Vortex_axi_fpu.v:31805.38-31805.64" *) 4'h4;
  assign _090_ = ~ (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *) inp_pipe_valid_q[1];
  assign _091_ = ~ (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *) inp_pipe_valid_q[2];
  assign _092_ = ~ (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *) inp_pipe_valid_q[3];
  assign _093_ = ~ (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *) inp_pipe_valid_q[4];
  assign _094_ = ~ (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *) inp_pipe_valid_q[5];
  assign _095_ = ~ (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *) inp_pipe_valid_q[6];
  assign _096_ = ~ (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *) inp_pipe_valid_q[7];
  assign _097_ = ~ (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *) inp_pipe_valid_q[8];
  assign _098_ = ~ (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *) inp_pipe_valid_q[9];
  assign _099_ = ~ (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *) inp_pipe_valid_q[10];
  assign _100_ = ~ (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *) inp_pipe_valid_q[11];
  assign _101_ = ~ (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *) inp_pipe_valid_q[12];
  assign _102_ = ~ (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *) inp_pipe_valid_q[13];
  assign _103_ = ~ (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *) inp_pipe_valid_q[14];
  assign _104_ = ~ (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *) inp_pipe_valid_q[15];
  assign _105_ = ~ (* src = "Vortex_axi_fpu.v:31665.55-31665.79" *) in_valid_q;
  assign _106_ = ~ (* src = "Vortex_axi_fpu.v:31805.81-31805.89" *) flush_i;
  assign _107_ = ~ (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *) out_pipe_valid_q[1];
  assign _108_ = ~ (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *) out_pipe_valid_q[2];
  assign _109_ = ~ (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *) out_pipe_valid_q[3];
  assign _110_ = ~ (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *) out_pipe_valid_q[4];
  assign _111_ = ~ (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *) out_pipe_valid_q[5];
  assign _112_ = ~ (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *) out_pipe_valid_q[6];
  assign _113_ = ~ (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *) out_pipe_valid_q[7];
  assign _114_ = ~ (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *) out_pipe_valid_q[8];
  assign _115_ = ~ (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *) out_pipe_valid_q[9];
  assign _116_ = ~ (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *) out_pipe_valid_q[10];
  assign _117_ = ~ (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *) out_pipe_valid_q[11];
  assign _118_ = ~ (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *) out_pipe_valid_q[12];
  assign _119_ = ~ (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *) out_pipe_valid_q[13];
  assign _120_ = ~ (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *) out_pipe_valid_q[14];
  assign _121_ = ~ (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *) out_pipe_valid_q[15];
  assign _122_ = ~ (* src = "Vortex_axi_fpu.v:32019.55-32019.79" *) out_valid_o;
  assign in_ready_o = inp_pipe_ready[1] | (* src = "Vortex_axi_fpu.v:31665.31-31665.79" *) _090_;
  assign inp_pipe_ready[1] = inp_pipe_ready[2] | (* src = "Vortex_axi_fpu.v:31665.31-31665.79" *) _091_;
  assign inp_pipe_ready[2] = inp_pipe_ready[3] | (* src = "Vortex_axi_fpu.v:31665.31-31665.79" *) _092_;
  assign inp_pipe_ready[3] = inp_pipe_ready[4] | (* src = "Vortex_axi_fpu.v:31665.31-31665.79" *) _093_;
  assign inp_pipe_ready[4] = inp_pipe_ready[5] | (* src = "Vortex_axi_fpu.v:31665.31-31665.79" *) _094_;
  assign inp_pipe_ready[5] = inp_pipe_ready[6] | (* src = "Vortex_axi_fpu.v:31665.31-31665.79" *) _095_;
  assign inp_pipe_ready[6] = inp_pipe_ready[7] | (* src = "Vortex_axi_fpu.v:31665.31-31665.79" *) _096_;
  assign inp_pipe_ready[7] = inp_pipe_ready[8] | (* src = "Vortex_axi_fpu.v:31665.31-31665.79" *) _097_;
  assign inp_pipe_ready[8] = inp_pipe_ready[9] | (* src = "Vortex_axi_fpu.v:31665.31-31665.79" *) _098_;
  assign inp_pipe_ready[9] = inp_pipe_ready[10] | (* src = "Vortex_axi_fpu.v:31665.31-31665.79" *) _099_;
  assign inp_pipe_ready[10] = inp_pipe_ready[11] | (* src = "Vortex_axi_fpu.v:31665.31-31665.79" *) _100_;
  assign inp_pipe_ready[11] = inp_pipe_ready[12] | (* src = "Vortex_axi_fpu.v:31665.31-31665.79" *) _101_;
  assign inp_pipe_ready[12] = inp_pipe_ready[13] | (* src = "Vortex_axi_fpu.v:31665.31-31665.79" *) _102_;
  assign inp_pipe_ready[13] = inp_pipe_ready[14] | (* src = "Vortex_axi_fpu.v:31665.31-31665.79" *) _103_;
  assign inp_pipe_ready[14] = inp_pipe_ready[15] | (* src = "Vortex_axi_fpu.v:31665.31-31665.79" *) _104_;
  assign inp_pipe_ready[15] = in_ready | (* src = "Vortex_axi_fpu.v:31665.31-31665.79" *) _105_;
  assign op_starting = div_valid | (* src = "Vortex_axi_fpu.v:31807.23-31807.45" *) sqrt_valid;
  assign out_ready = out_pipe_ready[1] | (* src = "Vortex_axi_fpu.v:32019.31-32019.79" *) _107_;
  assign out_pipe_ready[1] = out_pipe_ready[2] | (* src = "Vortex_axi_fpu.v:32019.31-32019.79" *) _108_;
  assign out_pipe_ready[2] = out_pipe_ready[3] | (* src = "Vortex_axi_fpu.v:32019.31-32019.79" *) _109_;
  assign out_pipe_ready[3] = out_pipe_ready[4] | (* src = "Vortex_axi_fpu.v:32019.31-32019.79" *) _110_;
  assign out_pipe_ready[4] = out_pipe_ready[5] | (* src = "Vortex_axi_fpu.v:32019.31-32019.79" *) _111_;
  assign out_pipe_ready[5] = out_pipe_ready[6] | (* src = "Vortex_axi_fpu.v:32019.31-32019.79" *) _112_;
  assign out_pipe_ready[6] = out_pipe_ready[7] | (* src = "Vortex_axi_fpu.v:32019.31-32019.79" *) _113_;
  assign out_pipe_ready[7] = out_pipe_ready[8] | (* src = "Vortex_axi_fpu.v:32019.31-32019.79" *) _114_;
  assign out_pipe_ready[8] = out_pipe_ready[9] | (* src = "Vortex_axi_fpu.v:32019.31-32019.79" *) _115_;
  assign out_pipe_ready[9] = out_pipe_ready[10] | (* src = "Vortex_axi_fpu.v:32019.31-32019.79" *) _116_;
  assign out_pipe_ready[10] = out_pipe_ready[11] | (* src = "Vortex_axi_fpu.v:32019.31-32019.79" *) _117_;
  assign out_pipe_ready[11] = out_pipe_ready[12] | (* src = "Vortex_axi_fpu.v:32019.31-32019.79" *) _118_;
  assign out_pipe_ready[12] = out_pipe_ready[13] | (* src = "Vortex_axi_fpu.v:32019.31-32019.79" *) _119_;
  assign out_pipe_ready[13] = out_pipe_ready[14] | (* src = "Vortex_axi_fpu.v:32019.31-32019.79" *) _120_;
  assign out_pipe_ready[14] = out_pipe_ready[15] | (* src = "Vortex_axi_fpu.v:32019.31-32019.79" *) _121_;
  assign out_pipe_ready[15] = out_ready_i | (* src = "Vortex_axi_fpu.v:32019.31-32019.79" *) _122_;
  assign state_d = flush_i ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:31883.7-31883.14|Vortex_axi_fpu.v:31883.3-31890.6" *) 2'h0 : _033_;
  assign out_valid = flush_i ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:31883.7-31883.14|Vortex_axi_fpu.v:31883.3-31890.6" *) 1'h0 : _032_;
  assign unit_busy = flush_i ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:31883.7-31883.14|Vortex_axi_fpu.v:31883.3-31890.6" *) 1'h0 : _034_;
  assign _045_ = out_ready ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:31867.9-31867.18|Vortex_axi_fpu.v:31867.5-31877.8" *) _044_ : 2'hx;
  assign _040_ = out_ready ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:31867.9-31867.18|Vortex_axi_fpu.v:31867.5-31877.8" *) _042_ : 1'h0;
  assign _044_ = _088_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:31844.11-31844.35|Vortex_axi_fpu.v:31844.7-31849.10" *) 2'h1 : 2'h0;
  assign _042_ = _088_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:31844.11-31844.35|Vortex_axi_fpu.v:31844.7-31849.10" *) 1'h1 : 1'h0;
  assign _043_ = out_ready ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:31840.10-31840.19|Vortex_axi_fpu.v:31840.6-31856.9" *) _044_ : 2'h2;
  assign _039_ = out_ready ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:31840.10-31840.19|Vortex_axi_fpu.v:31840.6-31856.9" *) 1'h0 : 1'h1;
  assign _041_ = unit_done ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:31836.9-31836.18|Vortex_axi_fpu.v:31836.5-31857.8" *) _043_ : 2'hx;
  assign _035_ = unit_done ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:31836.9-31836.18|Vortex_axi_fpu.v:31836.5-31857.8" *) _039_ : 1'h0;
  assign _036_ = unit_done ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:31836.9-31836.18|Vortex_axi_fpu.v:31836.5-31857.8" *) _040_ : 1'h0;
  assign _037_ = unit_done ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:31836.9-31836.18|Vortex_axi_fpu.v:31836.5-31857.8" *) 1'h1 : 1'h0;
  assign _038_ = _088_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:31828.9-31828.33|Vortex_axi_fpu.v:31828.5-31830.21" *) 2'h1 : 2'hx;
  function [1:0] _516_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:31823.3-31882.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _516_ = b[1:0];
      3'b?1?:
        _516_ = b[3:2];
      3'b1??:
        _516_ = b[5:4];
      default:
        _516_ = a;
    endcase
  endfunction
  assign _033_ = _516_(2'h0, { _038_, _041_, _045_ }, { _125_, _124_, _123_ });
  function [0:0] _517_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:31823.3-31882.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _517_ = b[0:0];
      3'b?1?:
        _517_ = b[1:1];
      3'b1??:
        _517_ = b[2:2];
      default:
        _517_ = a;
    endcase
  endfunction
  assign in_ready = _517_(1'h0, { 1'h1, _036_, _040_ }, { _125_, _124_, _123_ });
  assign _125_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:31823.3-31882.10" *) state_q;
  assign _034_ = _086_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:31823.3-31882.10" *) 1'h1 : 1'h0;
  assign data_is_held = _123_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:31823.3-31882.10" *) 1'h1 : 1'h0;
  assign hold_result = _124_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:31823.3-31882.10" *) _035_ : 1'h0;
  function [0:0] _522_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:31823.3-31882.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _522_ = b[0:0];
      2'b1?:
        _522_ = b[1:1];
      default:
        _522_ = a;
    endcase
  endfunction
  assign _032_ = _522_(1'h0, { _037_, 1'h1 }, { _124_, _123_ });
  assign _123_ = state_q == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:31823.3-31882.10" *) 2'h2;
  assign _124_ = state_q == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:31823.3-31882.10" *) 2'h1;
  function [1:0] _525_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:31752.3-31768.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _525_ = b[1:0];
      3'b?1?:
        _525_ = b[3:2];
      3'b1??:
        _525_ = b[5:4];
      default:
        _525_ = a;
    endcase
  endfunction
  assign divsqrt_fmt = _525_(2'h2, 6'h07, { _128_, _127_, _126_ });
  assign _126_ = dst_fmt_q == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:31752.3-31768.10" *) 3'h4;
  assign _127_ = dst_fmt_q == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:31752.3-31768.10" *) 3'h1;
  assign _128_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:31752.3-31768.10" *) dst_fmt_q;
  assign busy_o = | (* src = "Vortex_axi_fpu.v:32084.18-32084.66" *) { unit_busy, out_valid, out_pipe_valid_q[1:15], out_valid_o, inp_pipe_valid_q[1:15], in_valid_q, in_valid_i };
  assign _129_ = in_ready_o ? (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *) in_valid_i : 1'hx;
  assign _006_ = flush_i ? (* src = "Vortex_axi_fpu.v:31674.34-31674.118" *) 1'h0 : _129_;
  assign _130_ = inp_pipe_ready[1] ? (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *) inp_pipe_valid_q[1] : 1'hx;
  assign _005_ = flush_i ? (* src = "Vortex_axi_fpu.v:31674.34-31674.118" *) 1'h0 : _130_;
  assign _131_ = inp_pipe_ready[2] ? (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *) inp_pipe_valid_q[2] : 1'hx;
  assign _004_ = flush_i ? (* src = "Vortex_axi_fpu.v:31674.34-31674.118" *) 1'h0 : _131_;
  assign _132_ = inp_pipe_ready[3] ? (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *) inp_pipe_valid_q[3] : 1'hx;
  assign _003_ = flush_i ? (* src = "Vortex_axi_fpu.v:31674.34-31674.118" *) 1'h0 : _132_;
  assign _133_ = inp_pipe_ready[4] ? (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *) inp_pipe_valid_q[4] : 1'hx;
  assign _002_ = flush_i ? (* src = "Vortex_axi_fpu.v:31674.34-31674.118" *) 1'h0 : _133_;
  assign _134_ = inp_pipe_ready[5] ? (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *) inp_pipe_valid_q[5] : 1'hx;
  assign _001_ = flush_i ? (* src = "Vortex_axi_fpu.v:31674.34-31674.118" *) 1'h0 : _134_;
  assign _135_ = inp_pipe_ready[6] ? (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *) inp_pipe_valid_q[6] : 1'hx;
  assign _015_ = flush_i ? (* src = "Vortex_axi_fpu.v:31674.34-31674.118" *) 1'h0 : _135_;
  assign _136_ = inp_pipe_ready[7] ? (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *) inp_pipe_valid_q[7] : 1'hx;
  assign _014_ = flush_i ? (* src = "Vortex_axi_fpu.v:31674.34-31674.118" *) 1'h0 : _136_;
  assign _137_ = inp_pipe_ready[8] ? (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *) inp_pipe_valid_q[8] : 1'hx;
  assign _013_ = flush_i ? (* src = "Vortex_axi_fpu.v:31674.34-31674.118" *) 1'h0 : _137_;
  assign _138_ = inp_pipe_ready[9] ? (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *) inp_pipe_valid_q[9] : 1'hx;
  assign _012_ = flush_i ? (* src = "Vortex_axi_fpu.v:31674.34-31674.118" *) 1'h0 : _138_;
  assign _139_ = inp_pipe_ready[10] ? (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *) inp_pipe_valid_q[10] : 1'hx;
  assign _011_ = flush_i ? (* src = "Vortex_axi_fpu.v:31674.34-31674.118" *) 1'h0 : _139_;
  assign _140_ = inp_pipe_ready[11] ? (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *) inp_pipe_valid_q[11] : 1'hx;
  assign _010_ = flush_i ? (* src = "Vortex_axi_fpu.v:31674.34-31674.118" *) 1'h0 : _140_;
  assign _141_ = inp_pipe_ready[12] ? (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *) inp_pipe_valid_q[12] : 1'hx;
  assign _009_ = flush_i ? (* src = "Vortex_axi_fpu.v:31674.34-31674.118" *) 1'h0 : _141_;
  assign _142_ = inp_pipe_ready[13] ? (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *) inp_pipe_valid_q[13] : 1'hx;
  assign _008_ = flush_i ? (* src = "Vortex_axi_fpu.v:31674.34-31674.118" *) 1'h0 : _142_;
  assign _143_ = inp_pipe_ready[14] ? (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *) inp_pipe_valid_q[14] : 1'hx;
  assign _007_ = flush_i ? (* src = "Vortex_axi_fpu.v:31674.34-31674.118" *) 1'h0 : _143_;
  assign _144_ = inp_pipe_ready[15] ? (* src = "Vortex_axi_fpu.v:31674.52-31674.117" *) inp_pipe_valid_q[15] : 1'hx;
  assign _000_ = flush_i ? (* src = "Vortex_axi_fpu.v:31674.34-31674.118" *) 1'h0 : _144_;
  assign result_d = data_is_held ? (* src = "Vortex_axi_fpu.v:31976.21-31976.67" *) held_result_q : unit_result[31:0];
  assign status_d = data_is_held ? (* src = "Vortex_axi_fpu.v:31978.21-31978.63" *) held_status_q : unit_status;
  assign _145_ = out_ready ? (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *) out_valid : 1'hx;
  assign _022_ = flush_i ? (* src = "Vortex_axi_fpu.v:32028.34-32028.118" *) 1'h0 : _145_;
  assign _146_ = out_pipe_ready[1] ? (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *) out_pipe_valid_q[1] : 1'hx;
  assign _021_ = flush_i ? (* src = "Vortex_axi_fpu.v:32028.34-32028.118" *) 1'h0 : _146_;
  assign _147_ = out_pipe_ready[2] ? (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *) out_pipe_valid_q[2] : 1'hx;
  assign _020_ = flush_i ? (* src = "Vortex_axi_fpu.v:32028.34-32028.118" *) 1'h0 : _147_;
  assign _148_ = out_pipe_ready[3] ? (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *) out_pipe_valid_q[3] : 1'hx;
  assign _019_ = flush_i ? (* src = "Vortex_axi_fpu.v:32028.34-32028.118" *) 1'h0 : _148_;
  assign _149_ = out_pipe_ready[4] ? (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *) out_pipe_valid_q[4] : 1'hx;
  assign _018_ = flush_i ? (* src = "Vortex_axi_fpu.v:32028.34-32028.118" *) 1'h0 : _149_;
  assign _150_ = out_pipe_ready[5] ? (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *) out_pipe_valid_q[5] : 1'hx;
  assign _017_ = flush_i ? (* src = "Vortex_axi_fpu.v:32028.34-32028.118" *) 1'h0 : _150_;
  assign _151_ = out_pipe_ready[6] ? (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *) out_pipe_valid_q[6] : 1'hx;
  assign _031_ = flush_i ? (* src = "Vortex_axi_fpu.v:32028.34-32028.118" *) 1'h0 : _151_;
  assign _152_ = out_pipe_ready[7] ? (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *) out_pipe_valid_q[7] : 1'hx;
  assign _030_ = flush_i ? (* src = "Vortex_axi_fpu.v:32028.34-32028.118" *) 1'h0 : _152_;
  assign _153_ = out_pipe_ready[8] ? (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *) out_pipe_valid_q[8] : 1'hx;
  assign _029_ = flush_i ? (* src = "Vortex_axi_fpu.v:32028.34-32028.118" *) 1'h0 : _153_;
  assign _154_ = out_pipe_ready[9] ? (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *) out_pipe_valid_q[9] : 1'hx;
  assign _028_ = flush_i ? (* src = "Vortex_axi_fpu.v:32028.34-32028.118" *) 1'h0 : _154_;
  assign _155_ = out_pipe_ready[10] ? (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *) out_pipe_valid_q[10] : 1'hx;
  assign _027_ = flush_i ? (* src = "Vortex_axi_fpu.v:32028.34-32028.118" *) 1'h0 : _155_;
  assign _156_ = out_pipe_ready[11] ? (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *) out_pipe_valid_q[11] : 1'hx;
  assign _026_ = flush_i ? (* src = "Vortex_axi_fpu.v:32028.34-32028.118" *) 1'h0 : _156_;
  assign _157_ = out_pipe_ready[12] ? (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *) out_pipe_valid_q[12] : 1'hx;
  assign _025_ = flush_i ? (* src = "Vortex_axi_fpu.v:32028.34-32028.118" *) 1'h0 : _157_;
  assign _158_ = out_pipe_ready[13] ? (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *) out_pipe_valid_q[13] : 1'hx;
  assign _024_ = flush_i ? (* src = "Vortex_axi_fpu.v:32028.34-32028.118" *) 1'h0 : _158_;
  assign _159_ = out_pipe_ready[14] ? (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *) out_pipe_valid_q[14] : 1'hx;
  assign _023_ = flush_i ? (* src = "Vortex_axi_fpu.v:32028.34-32028.118" *) 1'h0 : _159_;
  assign _160_ = out_pipe_ready[15] ? (* src = "Vortex_axi_fpu.v:32028.52-32028.117" *) out_pipe_valid_q[15] : 1'hx;
  assign _016_ = flush_i ? (* src = "Vortex_axi_fpu.v:32028.34-32028.118" *) 1'h0 : _160_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:31945.19-31960.3" *)
  div_sqrt_top_mvp i_divsqrt_lei (
    .Clk_CI(clk_i),
    .Div_start_SI(div_valid),
    .Done_SO(unit_done),
    .Fflags_SO(unit_status),
    .Format_sel_SI(divsqrt_fmt),
    .Kill_SI(flush_i),
    .Operand_a_DI({ 32'h00000000, operands_q[31:0] }),
    .Operand_b_DI({ 32'h00000000, operands_q[63:32] }),
    .Precision_ctl_SI(6'h00),
    .RM_SI(rnd_mode_q),
    .Ready_SO(unit_ready),
    .Result_DO(unit_result),
    .Rst_RBI(rst_ni),
    .Sqrt_start_SI(sqrt_valid)
  );
  assign extension_bit_o = 1'h1;
  assign inp_pipe_aux_q[84:80] = aux_i;
  assign { inp_pipe_dst_fmt_q[50:48], inp_pipe_dst_fmt_q[2:0] } = { dst_fmt_i, dst_fmt_q };
  assign { inp_pipe_op_q[67:64], inp_pipe_op_q[3:0] } = { op_i, op_q };
  assign { inp_pipe_operands_q[1087:1024], inp_pipe_operands_q[63:0] } = { operands_i, operands_q };
  assign { inp_pipe_ready[0], inp_pipe_ready[16] } = { in_ready_o, in_ready };
  assign { inp_pipe_rnd_mode_q[50:48], inp_pipe_rnd_mode_q[2:0] } = { rnd_mode_i, rnd_mode_q };
  assign inp_pipe_tag_q[84:80] = tag_i;
  assign { inp_pipe_valid_q[0], inp_pipe_valid_q[16] } = { in_valid_i, in_valid_q };
  assign { out_pipe_aux_q[84:80], out_pipe_aux_q[4:0] } = { result_aux_q, aux_o };
  assign { out_pipe_ready[0], out_pipe_ready[16] } = { out_ready, out_ready_i };
  assign { out_pipe_result_q[543:512], out_pipe_result_q[31:0] } = { result_d, result_o };
  assign { out_pipe_status_q[84:80], out_pipe_status_q[4:0] } = { status_d, status_o };
  assign { out_pipe_tag_q[84:80], out_pipe_tag_q[4:0] } = { result_tag_q, tag_o };
  assign { out_pipe_valid_q[0], out_pipe_valid_q[16] } = { out_valid, out_valid_o };
endmodule

(* dynports =  1  *)
(* hdlname = "\\lzc" *)
(* src = "Vortex_axi_fpu.v:44451.1-44558.10" *)
module \$paramod$3dc9b54c1a715af223bba72fd88f9cd46ba20ed0\lzc (in_i, cnt_o, empty_o);
  (* src = "Vortex_axi_fpu.v:44471.32-44471.37" *)
  output [5:0] cnt_o;
  wire [5:0] cnt_o;
  (* src = "Vortex_axi_fpu.v:44473.14-44473.21" *)
  output empty_o;
  wire empty_o;
  (* src = "Vortex_axi_fpu.v:44491.48-44491.59" *)
  (* unused_bits = "378 379 380 381 382 383" *)
  wire [383:0] \gen_lzc.index_nodes ;
  (* src = "Vortex_axi_fpu.v:44489.34-44489.43" *)
  (* unused_bits = "63" *)
  wire [63:0] \gen_lzc.sel_nodes ;
  (* src = "Vortex_axi_fpu.v:44469.27-44469.31" *)
  input [50:0] in_i;
  wire [50:0] in_i;
  assign empty_o = ~ (* src = "Vortex_axi_fpu.v:44555.49-44555.62" *) \gen_lzc.sel_nodes [0];
  assign \gen_lzc.sel_nodes [31] = in_i[50] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[49];
  assign \gen_lzc.sel_nodes [32] = in_i[48] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[47];
  assign \gen_lzc.sel_nodes [33] = in_i[46] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[45];
  assign \gen_lzc.sel_nodes [34] = in_i[44] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[43];
  assign \gen_lzc.sel_nodes [35] = in_i[42] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[41];
  assign \gen_lzc.sel_nodes [36] = in_i[40] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[39];
  assign \gen_lzc.sel_nodes [37] = in_i[38] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[37];
  assign \gen_lzc.sel_nodes [38] = in_i[36] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[35];
  assign \gen_lzc.sel_nodes [39] = in_i[34] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[33];
  assign \gen_lzc.sel_nodes [40] = in_i[32] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[31];
  assign \gen_lzc.sel_nodes [41] = in_i[30] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[29];
  assign \gen_lzc.sel_nodes [42] = in_i[28] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[27];
  assign \gen_lzc.sel_nodes [43] = in_i[26] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[25];
  assign \gen_lzc.sel_nodes [44] = in_i[24] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[23];
  assign \gen_lzc.sel_nodes [45] = in_i[22] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[21];
  assign \gen_lzc.sel_nodes [46] = in_i[20] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[19];
  assign \gen_lzc.sel_nodes [47] = in_i[18] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[17];
  assign \gen_lzc.sel_nodes [48] = in_i[16] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[15];
  assign \gen_lzc.sel_nodes [49] = in_i[14] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[13];
  assign \gen_lzc.sel_nodes [50] = in_i[12] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[11];
  assign \gen_lzc.sel_nodes [51] = in_i[10] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[9];
  assign \gen_lzc.sel_nodes [52] = in_i[8] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[7];
  assign \gen_lzc.sel_nodes [53] = in_i[6] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[5];
  assign \gen_lzc.sel_nodes [54] = in_i[4] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[3];
  assign \gen_lzc.sel_nodes [55] = in_i[2] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[1];
  assign \gen_lzc.sel_nodes [0] = \gen_lzc.sel_nodes [1] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [2];
  assign \gen_lzc.sel_nodes [1] = \gen_lzc.sel_nodes [3] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [4];
  assign \gen_lzc.sel_nodes [2] = \gen_lzc.sel_nodes [5] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [27];
  assign \gen_lzc.sel_nodes [3] = \gen_lzc.sel_nodes [7] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [8];
  assign \gen_lzc.sel_nodes [4] = \gen_lzc.sel_nodes [9] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [10];
  assign \gen_lzc.sel_nodes [5] = \gen_lzc.sel_nodes [11] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [12];
  assign \gen_lzc.sel_nodes [7] = \gen_lzc.sel_nodes [15] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [16];
  assign \gen_lzc.sel_nodes [8] = \gen_lzc.sel_nodes [17] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [18];
  assign \gen_lzc.sel_nodes [9] = \gen_lzc.sel_nodes [19] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [20];
  assign \gen_lzc.sel_nodes [10] = \gen_lzc.sel_nodes [21] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [22];
  assign \gen_lzc.sel_nodes [11] = \gen_lzc.sel_nodes [23] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [24];
  assign \gen_lzc.sel_nodes [12] = \gen_lzc.sel_nodes [25] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [26];
  assign \gen_lzc.sel_nodes [15] = \gen_lzc.sel_nodes [31] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [32];
  assign \gen_lzc.sel_nodes [16] = \gen_lzc.sel_nodes [33] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [34];
  assign \gen_lzc.sel_nodes [17] = \gen_lzc.sel_nodes [35] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [36];
  assign \gen_lzc.sel_nodes [18] = \gen_lzc.sel_nodes [37] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [38];
  assign \gen_lzc.sel_nodes [19] = \gen_lzc.sel_nodes [39] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [40];
  assign \gen_lzc.sel_nodes [20] = \gen_lzc.sel_nodes [41] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [42];
  assign \gen_lzc.sel_nodes [21] = \gen_lzc.sel_nodes [43] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [44];
  assign \gen_lzc.sel_nodes [22] = \gen_lzc.sel_nodes [45] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [46];
  assign \gen_lzc.sel_nodes [23] = \gen_lzc.sel_nodes [47] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [48];
  assign \gen_lzc.sel_nodes [24] = \gen_lzc.sel_nodes [49] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [50];
  assign \gen_lzc.sel_nodes [25] = \gen_lzc.sel_nodes [51] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [52];
  assign \gen_lzc.sel_nodes [26] = \gen_lzc.sel_nodes [53] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [54];
  assign \gen_lzc.sel_nodes [27] = \gen_lzc.sel_nodes [55] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) in_i[0];
  assign \gen_lzc.index_nodes [191:186] = in_i[50] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h00 : 6'h01;
  assign \gen_lzc.index_nodes [197:192] = in_i[48] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h02 : 6'h03;
  assign \gen_lzc.index_nodes [203:198] = in_i[46] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h04 : 6'h05;
  assign \gen_lzc.index_nodes [209:204] = in_i[44] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h06 : 6'h07;
  assign \gen_lzc.index_nodes [215:210] = in_i[42] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h08 : 6'h09;
  assign \gen_lzc.index_nodes [221:216] = in_i[40] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h0a : 6'h0b;
  assign \gen_lzc.index_nodes [227:222] = in_i[38] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h0c : 6'h0d;
  assign \gen_lzc.index_nodes [233:228] = in_i[36] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h0e : 6'h0f;
  assign \gen_lzc.index_nodes [239:234] = in_i[34] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h10 : 6'h11;
  assign \gen_lzc.index_nodes [245:240] = in_i[32] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h12 : 6'h13;
  assign \gen_lzc.index_nodes [251:246] = in_i[30] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h14 : 6'h15;
  assign \gen_lzc.index_nodes [257:252] = in_i[28] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h16 : 6'h17;
  assign \gen_lzc.index_nodes [263:258] = in_i[26] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h18 : 6'h19;
  assign \gen_lzc.index_nodes [269:264] = in_i[24] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h1a : 6'h1b;
  assign \gen_lzc.index_nodes [275:270] = in_i[22] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h1c : 6'h1d;
  assign \gen_lzc.index_nodes [281:276] = in_i[20] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h1e : 6'h1f;
  assign \gen_lzc.index_nodes [287:282] = in_i[18] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h20 : 6'h21;
  assign \gen_lzc.index_nodes [293:288] = in_i[16] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h22 : 6'h23;
  assign \gen_lzc.index_nodes [299:294] = in_i[14] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h24 : 6'h25;
  assign \gen_lzc.index_nodes [305:300] = in_i[12] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h26 : 6'h27;
  assign \gen_lzc.index_nodes [311:306] = in_i[10] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h28 : 6'h29;
  assign \gen_lzc.index_nodes [317:312] = in_i[8] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h2a : 6'h2b;
  assign \gen_lzc.index_nodes [323:318] = in_i[6] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h2c : 6'h2d;
  assign \gen_lzc.index_nodes [329:324] = in_i[4] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h2e : 6'h2f;
  assign \gen_lzc.index_nodes [335:330] = in_i[2] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h30 : 6'h31;
  assign cnt_o = \gen_lzc.sel_nodes [1] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [11:6] : \gen_lzc.index_nodes [17:12];
  assign \gen_lzc.index_nodes [11:6] = \gen_lzc.sel_nodes [3] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [23:18] : \gen_lzc.index_nodes [29:24];
  assign \gen_lzc.index_nodes [17:12] = \gen_lzc.sel_nodes [5] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [35:30] : \gen_lzc.index_nodes [41:36];
  assign \gen_lzc.index_nodes [23:18] = \gen_lzc.sel_nodes [7] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [47:42] : \gen_lzc.index_nodes [53:48];
  assign \gen_lzc.index_nodes [29:24] = \gen_lzc.sel_nodes [9] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [59:54] : \gen_lzc.index_nodes [65:60];
  assign \gen_lzc.index_nodes [35:30] = \gen_lzc.sel_nodes [11] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [71:66] : \gen_lzc.index_nodes [77:72];
  assign \gen_lzc.index_nodes [41:36] = \gen_lzc.sel_nodes [27] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [167:162] : 6'h00;
  assign \gen_lzc.index_nodes [47:42] = \gen_lzc.sel_nodes [15] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [95:90] : \gen_lzc.index_nodes [101:96];
  assign \gen_lzc.index_nodes [53:48] = \gen_lzc.sel_nodes [17] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [107:102] : \gen_lzc.index_nodes [113:108];
  assign \gen_lzc.index_nodes [59:54] = \gen_lzc.sel_nodes [19] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [119:114] : \gen_lzc.index_nodes [125:120];
  assign \gen_lzc.index_nodes [65:60] = \gen_lzc.sel_nodes [21] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [131:126] : \gen_lzc.index_nodes [137:132];
  assign \gen_lzc.index_nodes [71:66] = \gen_lzc.sel_nodes [23] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [143:138] : \gen_lzc.index_nodes [149:144];
  assign \gen_lzc.index_nodes [77:72] = \gen_lzc.sel_nodes [25] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [155:150] : \gen_lzc.index_nodes [161:156];
  assign \gen_lzc.index_nodes [95:90] = \gen_lzc.sel_nodes [31] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [191:186] : \gen_lzc.index_nodes [197:192];
  assign \gen_lzc.index_nodes [101:96] = \gen_lzc.sel_nodes [33] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [203:198] : \gen_lzc.index_nodes [209:204];
  assign \gen_lzc.index_nodes [107:102] = \gen_lzc.sel_nodes [35] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [215:210] : \gen_lzc.index_nodes [221:216];
  assign \gen_lzc.index_nodes [113:108] = \gen_lzc.sel_nodes [37] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [227:222] : \gen_lzc.index_nodes [233:228];
  assign \gen_lzc.index_nodes [119:114] = \gen_lzc.sel_nodes [39] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [239:234] : \gen_lzc.index_nodes [245:240];
  assign \gen_lzc.index_nodes [125:120] = \gen_lzc.sel_nodes [41] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [251:246] : \gen_lzc.index_nodes [257:252];
  assign \gen_lzc.index_nodes [131:126] = \gen_lzc.sel_nodes [43] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [263:258] : \gen_lzc.index_nodes [269:264];
  assign \gen_lzc.index_nodes [137:132] = \gen_lzc.sel_nodes [45] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [275:270] : \gen_lzc.index_nodes [281:276];
  assign \gen_lzc.index_nodes [143:138] = \gen_lzc.sel_nodes [47] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [287:282] : \gen_lzc.index_nodes [293:288];
  assign \gen_lzc.index_nodes [149:144] = \gen_lzc.sel_nodes [49] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [299:294] : \gen_lzc.index_nodes [305:300];
  assign \gen_lzc.index_nodes [155:150] = \gen_lzc.sel_nodes [51] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [311:306] : \gen_lzc.index_nodes [317:312];
  assign \gen_lzc.index_nodes [161:156] = \gen_lzc.sel_nodes [53] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [323:318] : \gen_lzc.index_nodes [329:324];
  assign \gen_lzc.index_nodes [167:162] = \gen_lzc.sel_nodes [55] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [335:330] : 6'h32;
  assign { \gen_lzc.index_nodes [377:336], \gen_lzc.index_nodes [185:168], \gen_lzc.index_nodes [89:78], \gen_lzc.index_nodes [5:0] } = { 66'h00000000032000000, \gen_lzc.index_nodes [167:162], cnt_o };
  assign { \gen_lzc.sel_nodes [62:56], \gen_lzc.sel_nodes [30:28], \gen_lzc.sel_nodes [14:13], \gen_lzc.sel_nodes [6] } = { 6'h00, in_i[0], 4'h0, \gen_lzc.sel_nodes [27], \gen_lzc.sel_nodes [27] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_fifo_queue" *)
(* src = "Vortex_axi_fpu.v:9590.1-9925.10" *)
module \$paramod$3ea9566a12d160f8bc6989dcc47488422d726c1f\VX_fifo_queue (clk, reset, push, pop, data_in, data_out, empty, alm_empty, full, alm_full, size);
  (* src = "Vortex_axi_fpu.v:9901.6-9908.23" *)
  wire [68:0] _00_;
  (* src = "Vortex_axi_fpu.v:9768.17-9768.95" *)
  wire [1:0] _01_;
  (* src = "Vortex_axi_fpu.v:9873.21-9873.57" *)
  wire [1:0] _02_;
  (* src = "Vortex_axi_fpu.v:9880.24-9880.60" *)
  wire [1:0] _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  (* src = "Vortex_axi_fpu.v:9740.13-9740.56" *)
  wire _14_;
  (* src = "Vortex_axi_fpu.v:9743.13-9743.55" *)
  wire _15_;
  (* src = "Vortex_axi_fpu.v:9756.11-9756.53" *)
  wire _16_;
  (* src = "Vortex_axi_fpu.v:9903.32-9903.76" *)
  wire _17_;
  (* src = "Vortex_axi_fpu.v:9903.11-9903.78" *)
  wire _18_;
  (* src = "Vortex_axi_fpu.v:9903.20-9903.77" *)
  wire _19_;
  wire [68:0] _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  (* src = "Vortex_axi_fpu.v:9768.57-9768.93" *)
  wire [1:0] _38_;
  (* src = "Vortex_axi_fpu.v:9634.14-9634.23" *)
  output alm_empty;
  reg alm_empty;
  (* src = "Vortex_axi_fpu.v:9638.14-9638.22" *)
  output alm_full;
  reg alm_full;
  (* src = "Vortex_axi_fpu.v:9620.13-9620.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9628.27-9628.34" *)
  input [68:0] data_in;
  wire [68:0] data_in;
  (* src = "Vortex_axi_fpu.v:9630.28-9630.36" *)
  output [68:0] data_out;
  reg [68:0] data_out;
  (* src = "Vortex_axi_fpu.v:9632.14-9632.19" *)
  output empty;
  reg empty;
  (* src = "Vortex_axi_fpu.v:9636.14-9636.18" *)
  output full;
  reg full;
  (* src = "Vortex_axi_fpu.v:9849.25-9849.29" *)
  wire [68:0] \genblk1.genblk1.genblk1.dout ;
  (* src = "Vortex_axi_fpu.v:9857.24-9857.34" *)
  reg [1:0] \genblk1.genblk1.genblk1.rd_ptr_n_r ;
  (* src = "Vortex_axi_fpu.v:9855.24-9855.32" *)
  reg [1:0] \genblk1.genblk1.genblk1.rd_ptr_r ;
  (* src = "Vortex_axi_fpu.v:9853.24-9853.32" *)
  reg [1:0] \genblk1.genblk1.genblk1.wr_ptr_r ;
  (* src = "Vortex_axi_fpu.v:9711.22-9711.28" *)
  reg [1:0] \genblk1.used_r ;
  (* src = "Vortex_axi_fpu.v:9626.13-9626.16" *)
  input pop;
  wire pop;
  (* src = "Vortex_axi_fpu.v:9624.13-9624.17" *)
  input push;
  wire push;
  (* src = "Vortex_axi_fpu.v:9622.13-9622.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9640.28-9640.32" *)
  output [2:0] size;
  wire [2:0] size;
  assign _01_ = \genblk1.used_r  + (* src = "Vortex_axi_fpu.v:9768.17-9768.95" *) _38_;
  assign _02_ = \genblk1.genblk1.genblk1.wr_ptr_r  + (* src = "Vortex_axi_fpu.v:9873.21-9873.57" *) 2'h1;
  assign _03_ = \genblk1.genblk1.genblk1.rd_ptr_r  + (* src = "Vortex_axi_fpu.v:9880.24-9880.60" *) 2'h2;
  (* src = "Vortex_axi_fpu.v:9713.4-9772.8" *)
  always @(posedge clk)
    if (reset) alm_full <= 1'h0;
    else if (_11_) alm_full <= _37_;
  (* src = "Vortex_axi_fpu.v:9713.4-9772.8" *)
  always @(posedge clk)
    if (reset) full <= 1'h0;
    else if (_12_) full <= _33_;
  (* src = "Vortex_axi_fpu.v:9713.4-9772.8" *)
  always @(posedge clk)
    if (reset) alm_empty <= 1'h1;
    else if (_11_) alm_empty <= _29_;
  (* src = "Vortex_axi_fpu.v:9713.4-9772.8" *)
  always @(posedge clk)
    if (reset) empty <= 1'h1;
    else if (_13_) empty <= _24_;
  (* src = "Vortex_axi_fpu.v:9901.6-9908.23" *)
  always @(posedge clk)
    if (_10_) data_out <= _00_;
  (* src = "Vortex_axi_fpu.v:9859.6-9885.10" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_n_r  <= 2'h1;
    else if (pop) \genblk1.genblk1.genblk1.rd_ptr_n_r  <= _03_;
  (* src = "Vortex_axi_fpu.v:9859.6-9885.10" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.wr_ptr_r  <= 2'h0;
    else if (push) \genblk1.genblk1.genblk1.wr_ptr_r  <= _02_;
  (* src = "Vortex_axi_fpu.v:9859.6-9885.10" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_r  <= 2'h0;
    else if (pop) \genblk1.genblk1.genblk1.rd_ptr_r  <= \genblk1.genblk1.genblk1.rd_ptr_n_r ;
  (* src = "Vortex_axi_fpu.v:9713.4-9772.8" *)
  always @(posedge clk)
    if (reset) \genblk1.used_r  <= 2'h0;
    else \genblk1.used_r  <= _01_;
  assign _04_ = { pop, push, _14_ } != 3'h2;
  assign _05_ = | { pop, push };
  assign _06_ = { _16_, pop, push } != 3'h2;
  assign _07_ = { pop, push } != 2'h3;
  assign _08_ = { _15_, pop, push } != 3'h1;
  assign _09_ = { pop, push, _14_ } != 3'h4;
  assign _10_ = | { pop, _18_ };
  assign _11_ = & { _07_, _06_, _05_, _04_ };
  assign _12_ = & { _08_, _07_, _05_ };
  assign _13_ = & { _09_, _07_, _05_ };
  assign _15_ = \genblk1.used_r  == (* src = "Vortex_axi_fpu.v:9743.13-9743.55" *) 2'h3;
  assign _16_ = \genblk1.used_r  == (* src = "Vortex_axi_fpu.v:9762.11-9762.58" *) 2'h2;
  assign _14_ = \genblk1.used_r  == (* src = "Vortex_axi_fpu.v:9903.33-9903.68" *) 2'h1;
  assign _17_ = _14_ && (* src = "Vortex_axi_fpu.v:9903.32-9903.76" *) pop;
  assign _18_ = push && (* src = "Vortex_axi_fpu.v:9903.11-9903.78" *) _19_;
  assign _19_ = empty || (* src = "Vortex_axi_fpu.v:9903.20-9903.77" *) _17_;
  assign _20_ = pop ? (* src = "Vortex_axi_fpu.v:9906.16-9906.19|Vortex_axi_fpu.v:9906.12-9908.23" *) \genblk1.genblk1.genblk1.dout  : 69'hxxxxxxxxxxxxxxxxxx;
  assign _00_ = _18_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:9903.11-9903.78|Vortex_axi_fpu.v:9903.7-9908.23" *) data_in : _20_;
  assign _21_ = _14_ ? (* src = "Vortex_axi_fpu.v:9759.11-9759.46|Vortex_axi_fpu.v:9759.7-9761.21" *) 1'h1 : 1'hx;
  assign _22_ = pop ? (* src = "Vortex_axi_fpu.v:9752.15-9752.18|Vortex_axi_fpu.v:9752.11-9765.9" *) _21_ : 1'hx;
  assign _23_ = pop ? (* src = "Vortex_axi_fpu.v:9736.12-9736.16|Vortex_axi_fpu.v:9736.8-9749.11" *) 1'hx : 1'h0;
  assign _24_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:9733.10-9733.14|Vortex_axi_fpu.v:9733.6-9765.9" *) _23_ : _22_;
  assign _25_ = _16_ ? (* src = "Vortex_axi_fpu.v:9762.11-9762.58|Vortex_axi_fpu.v:9762.7-9764.25" *) 1'h1 : 1'hx;
  assign _26_ = pop ? (* src = "Vortex_axi_fpu.v:9752.15-9752.18|Vortex_axi_fpu.v:9752.11-9765.9" *) _25_ : 1'hx;
  assign _27_ = _14_ ? (* src = "Vortex_axi_fpu.v:9740.13-9740.56|Vortex_axi_fpu.v:9740.9-9742.27" *) 1'h0 : 1'hx;
  assign _28_ = pop ? (* src = "Vortex_axi_fpu.v:9736.12-9736.16|Vortex_axi_fpu.v:9736.8-9749.11" *) 1'hx : _27_;
  assign _29_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:9733.10-9733.14|Vortex_axi_fpu.v:9733.6-9765.9" *) _28_ : _26_;
  assign _30_ = pop ? (* src = "Vortex_axi_fpu.v:9752.15-9752.18|Vortex_axi_fpu.v:9752.11-9765.9" *) 1'h0 : 1'hx;
  assign _31_ = _15_ ? (* src = "Vortex_axi_fpu.v:9743.13-9743.55|Vortex_axi_fpu.v:9743.9-9745.22" *) 1'h1 : 1'hx;
  assign _32_ = pop ? (* src = "Vortex_axi_fpu.v:9736.12-9736.16|Vortex_axi_fpu.v:9736.8-9749.11" *) 1'hx : _31_;
  assign _33_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:9733.10-9733.14|Vortex_axi_fpu.v:9733.6-9765.9" *) _32_ : _30_;
  assign _34_ = _16_ ? (* src = "Vortex_axi_fpu.v:9756.11-9756.53|Vortex_axi_fpu.v:9756.7-9758.24" *) 1'h0 : 1'hx;
  assign _35_ = pop ? (* src = "Vortex_axi_fpu.v:9752.15-9752.18|Vortex_axi_fpu.v:9752.11-9765.9" *) _34_ : 1'hx;
  assign _36_ = pop ? (* src = "Vortex_axi_fpu.v:9736.12-9736.16|Vortex_axi_fpu.v:9736.8-9749.11" *) 1'hx : _21_;
  assign _37_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:9733.10-9733.14|Vortex_axi_fpu.v:9733.6-9765.9" *) _36_ : _35_;
  assign _38_ = { 1'h0, push } - (* src = "Vortex_axi_fpu.v:9768.57-9768.93" *) { 1'h0, pop };
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:9892.8-9899.7" *)
  \$paramod$e7509bf8a3a761679c91b26eb8485a4d904ea1dd\VX_dp_ram  \genblk1.genblk1.genblk1.dp_ram  (
    .clk(clk),
    .raddr(\genblk1.genblk1.genblk1.rd_ptr_n_r ),
    .rdata(\genblk1.genblk1.genblk1.dout ),
    .waddr(\genblk1.genblk1.genblk1.wr_ptr_r ),
    .wdata(data_in),
    .wren(push)
  );
  assign size = { full, \genblk1.used_r  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod$3ff52104c460a2cbf5cd9a1745f24727acfce1e3\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "Vortex_axi_fpu.v:11660.31-11660.41" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:11660.19-11660.42" *)
  wire _11_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [112:0] data_in;
  wire [112:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [112:0] data_out;
  wire [112:0] data_out;
  (* src = "Vortex_axi_fpu.v:11628.10-11628.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11626.10-11626.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11624.9-11624.17" *)
  reg \genblk1.genblk1.genblk1.rd_ptr_r ;
  (* src = "Vortex_axi_fpu.v:11620.23-11620.32" *)
  reg [112:0] \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_fpu.v:11620.23-11620.32" *)
  reg [112:0] \genblk1.genblk1.genblk1.shift_reg[1] ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  reg ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11663.5-11670.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[0]  <= data_in;
  (* src = "Vortex_axi_fpu.v:11663.5-11670.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[1]  <= \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (_02_) valid_out <= _09_;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) ready_in <= 1'h1;
    else if (_02_) ready_in <= _06_;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_r  <= 1'h1;
    else \genblk1.genblk1.genblk1.rd_ptr_r  <= _11_;
  assign _00_ = | { \genblk1.genblk1.genblk1.pop , \genblk1.genblk1.genblk1.push  };
  assign _01_ = { \genblk1.genblk1.genblk1.pop , \genblk1.genblk1.genblk1.push  } != 2'h3;
  assign _02_ = & { _00_, _01_ };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11626.17-11626.37" *) ready_in;
  assign \genblk1.genblk1.genblk1.pop  = valid_out && (* src = "Vortex_axi_fpu.v:11628.16-11628.40" *) ready_out;
  function [112:0] _22_;
    input [112:0] a;
    input [225:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _22_ = b[112:0];
      2'b1?:
        _22_ = b[225:113];
      default:
        _22_ = a;
    endcase
  endfunction
  assign data_out = _22_(113'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, { \genblk1.genblk1.genblk1.shift_reg[0] , \genblk1.genblk1.genblk1.shift_reg[1]  }, { _03_, \genblk1.genblk1.genblk1.rd_ptr_r  });
  assign _03_ = ~ (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _04_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11653.16-11653.19|Vortex_axi_fpu.v:11653.12-11658.10" *) 1'h1 : 1'hx;
  assign _05_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11645.13-11645.17|Vortex_axi_fpu.v:11645.9-11650.12" *) 1'hx : \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _06_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11642.11-11642.15|Vortex_axi_fpu.v:11642.7-11658.10" *) _05_ : _04_;
  assign _07_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11653.16-11653.19|Vortex_axi_fpu.v:11653.12-11658.10" *) \genblk1.genblk1.genblk1.rd_ptr_r  : 1'hx;
  assign _08_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11645.13-11645.17|Vortex_axi_fpu.v:11645.9-11650.12" *) 1'hx : 1'h1;
  assign _09_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11642.11-11642.15|Vortex_axi_fpu.v:11642.7-11658.10" *) _08_ : _07_;
  assign _10_ = \genblk1.genblk1.genblk1.push  ^ (* src = "Vortex_axi_fpu.v:11660.31-11660.41" *) \genblk1.genblk1.genblk1.pop ;
  assign _11_ = \genblk1.genblk1.genblk1.rd_ptr_r  ^ (* src = "Vortex_axi_fpu.v:11660.19-11660.42" *) _10_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_axi_adapter" *)
(* src = "Vortex_axi_fpu.v:8404.1-8673.10" *)
module \$paramod$40d2b68d585c16a6db20e2a5fd1af9d7fe51f9d8\VX_axi_adapter (clk, reset, mem_req_valid, mem_req_rw, mem_req_byteen, mem_req_addr, mem_req_data, mem_req_tag, mem_rsp_ready, mem_rsp_valid, mem_rsp_data, mem_rsp_tag, mem_req_ready, m_axi_awid, m_axi_awaddr, m_axi_awlen, m_axi_awsize, m_axi_awburst, m_axi_awlock, m_axi_awcache, m_axi_awprot
, m_axi_awqos, m_axi_awvalid, m_axi_awready, m_axi_wdata, m_axi_wstrb, m_axi_wlast, m_axi_wvalid, m_axi_wready, m_axi_bid, m_axi_bresp, m_axi_bvalid, m_axi_bready, m_axi_arid, m_axi_araddr, m_axi_arlen, m_axi_arsize, m_axi_arburst, m_axi_arlock, m_axi_arcache, m_axi_arprot, m_axi_arqos
, m_axi_arvalid, m_axi_arready, m_axi_rid, m_axi_rdata, m_axi_rresp, m_axi_rlast, m_axi_rvalid, m_axi_rready);
  wire _00_;
  (* src = "Vortex_axi_fpu.v:8599.20-8599.50" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:8601.19-8601.47" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:8606.26-8606.53" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:8606.58-8606.70" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:8634.57-8634.68" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:8644.42-8644.53" *)
  wire _06_;
  (* src = "Vortex_axi_fpu.v:8604.26-8604.54" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:8604.60-8604.86" *)
  wire _08_;
  (* src = "Vortex_axi_fpu.v:8575.6-8575.17" *)
  reg awvalid_ack;
  (* src = "Vortex_axi_fpu.v:8604.7-8604.22" *)
  wire axi_write_ready;
  (* src = "Vortex_axi_fpu.v:8473.13-8473.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:8541.37-8541.49" *)
  output [31:0] m_axi_araddr;
  wire [31:0] m_axi_araddr;
  (* src = "Vortex_axi_fpu.v:8547.20-8547.33" *)
  output [1:0] m_axi_arburst;
  wire [1:0] m_axi_arburst;
  (* src = "Vortex_axi_fpu.v:8551.20-8551.33" *)
  output [3:0] m_axi_arcache;
  wire [3:0] m_axi_arcache;
  (* src = "Vortex_axi_fpu.v:8539.36-8539.46" *)
  output [53:0] m_axi_arid;
  wire [53:0] m_axi_arid;
  (* src = "Vortex_axi_fpu.v:8543.20-8543.31" *)
  output [7:0] m_axi_arlen;
  wire [7:0] m_axi_arlen;
  (* src = "Vortex_axi_fpu.v:8549.14-8549.26" *)
  output m_axi_arlock;
  wire m_axi_arlock;
  (* src = "Vortex_axi_fpu.v:8553.20-8553.32" *)
  output [2:0] m_axi_arprot;
  wire [2:0] m_axi_arprot;
  (* src = "Vortex_axi_fpu.v:8555.20-8555.31" *)
  output [3:0] m_axi_arqos;
  wire [3:0] m_axi_arqos;
  (* src = "Vortex_axi_fpu.v:8559.13-8559.26" *)
  input m_axi_arready;
  wire m_axi_arready;
  (* src = "Vortex_axi_fpu.v:8545.20-8545.32" *)
  output [2:0] m_axi_arsize;
  wire [2:0] m_axi_arsize;
  (* src = "Vortex_axi_fpu.v:8557.14-8557.27" *)
  output m_axi_arvalid;
  wire m_axi_arvalid;
  (* src = "Vortex_axi_fpu.v:8501.37-8501.49" *)
  output [31:0] m_axi_awaddr;
  wire [31:0] m_axi_awaddr;
  (* src = "Vortex_axi_fpu.v:8507.20-8507.33" *)
  output [1:0] m_axi_awburst;
  wire [1:0] m_axi_awburst;
  (* src = "Vortex_axi_fpu.v:8511.20-8511.33" *)
  output [3:0] m_axi_awcache;
  wire [3:0] m_axi_awcache;
  (* src = "Vortex_axi_fpu.v:8499.36-8499.46" *)
  output [53:0] m_axi_awid;
  wire [53:0] m_axi_awid;
  (* src = "Vortex_axi_fpu.v:8503.20-8503.31" *)
  output [7:0] m_axi_awlen;
  wire [7:0] m_axi_awlen;
  (* src = "Vortex_axi_fpu.v:8509.14-8509.26" *)
  output m_axi_awlock;
  wire m_axi_awlock;
  (* src = "Vortex_axi_fpu.v:8513.20-8513.32" *)
  output [2:0] m_axi_awprot;
  wire [2:0] m_axi_awprot;
  (* src = "Vortex_axi_fpu.v:8515.20-8515.31" *)
  output [3:0] m_axi_awqos;
  wire [3:0] m_axi_awqos;
  (* src = "Vortex_axi_fpu.v:8519.13-8519.26" *)
  input m_axi_awready;
  wire m_axi_awready;
  (* src = "Vortex_axi_fpu.v:8505.20-8505.32" *)
  output [2:0] m_axi_awsize;
  wire [2:0] m_axi_awsize;
  (* src = "Vortex_axi_fpu.v:8517.14-8517.27" *)
  output m_axi_awvalid;
  wire m_axi_awvalid;
  (* src = "Vortex_axi_fpu.v:8531.35-8531.44" *)
  input [53:0] m_axi_bid;
  wire [53:0] m_axi_bid;
  (* src = "Vortex_axi_fpu.v:8537.14-8537.26" *)
  output m_axi_bready;
  wire m_axi_bready;
  (* src = "Vortex_axi_fpu.v:8533.19-8533.30" *)
  input [1:0] m_axi_bresp;
  wire [1:0] m_axi_bresp;
  (* src = "Vortex_axi_fpu.v:8535.13-8535.25" *)
  input m_axi_bvalid;
  wire m_axi_bvalid;
  (* src = "Vortex_axi_fpu.v:8563.36-8563.47" *)
  input [511:0] m_axi_rdata;
  wire [511:0] m_axi_rdata;
  (* src = "Vortex_axi_fpu.v:8561.35-8561.44" *)
  input [53:0] m_axi_rid;
  wire [53:0] m_axi_rid;
  (* src = "Vortex_axi_fpu.v:8567.13-8567.24" *)
  input m_axi_rlast;
  wire m_axi_rlast;
  (* src = "Vortex_axi_fpu.v:8571.14-8571.26" *)
  output m_axi_rready;
  wire m_axi_rready;
  (* src = "Vortex_axi_fpu.v:8565.19-8565.30" *)
  input [1:0] m_axi_rresp;
  wire [1:0] m_axi_rresp;
  (* src = "Vortex_axi_fpu.v:8569.13-8569.25" *)
  input m_axi_rvalid;
  wire m_axi_rvalid;
  (* src = "Vortex_axi_fpu.v:8521.37-8521.48" *)
  output [511:0] m_axi_wdata;
  wire [511:0] m_axi_wdata;
  (* src = "Vortex_axi_fpu.v:8525.14-8525.25" *)
  output m_axi_wlast;
  wire m_axi_wlast;
  (* src = "Vortex_axi_fpu.v:8529.13-8529.25" *)
  input m_axi_wready;
  wire m_axi_wready;
  (* src = "Vortex_axi_fpu.v:8523.39-8523.50" *)
  output [63:0] m_axi_wstrb;
  wire [63:0] m_axi_wstrb;
  (* src = "Vortex_axi_fpu.v:8527.14-8527.26" *)
  output m_axi_wvalid;
  wire m_axi_wvalid;
  (* src = "Vortex_axi_fpu.v:8483.35-8483.47" *)
  input [25:0] mem_req_addr;
  wire [25:0] mem_req_addr;
  (* src = "Vortex_axi_fpu.v:8481.37-8481.51" *)
  input [63:0] mem_req_byteen;
  wire [63:0] mem_req_byteen;
  (* src = "Vortex_axi_fpu.v:8485.35-8485.47" *)
  input [511:0] mem_req_data;
  wire [511:0] mem_req_data;
  (* src = "Vortex_axi_fpu.v:8579.7-8579.19" *)
  wire mem_req_fire;
  (* src = "Vortex_axi_fpu.v:8497.14-8497.27" *)
  output mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_fpu.v:8479.13-8479.23" *)
  input mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_fpu.v:8487.34-8487.45" *)
  input [53:0] mem_req_tag;
  wire [53:0] mem_req_tag;
  (* src = "Vortex_axi_fpu.v:8477.13-8477.26" *)
  input mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_fpu.v:8493.36-8493.48" *)
  output [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_fpu.v:8489.13-8489.26" *)
  input mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_fpu.v:8495.35-8495.46" *)
  output [53:0] mem_rsp_tag;
  wire [53:0] mem_rsp_tag;
  (* src = "Vortex_axi_fpu.v:8491.14-8491.27" *)
  output mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_fpu.v:8475.13-8475.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:8577.6-8577.16" *)
  reg wvalid_ack;
  (* src = "Vortex_axi_fpu.v:8581.2-8602.7" *)
  always @(posedge clk)
    if (_00_) wvalid_ack <= 1'h0;
    else wvalid_ack <= _02_;
  (* src = "Vortex_axi_fpu.v:8581.2-8602.7" *)
  always @(posedge clk)
    if (_00_) awvalid_ack <= 1'h0;
    else awvalid_ack <= _01_;
  assign _00_ = | { mem_req_fire, reset };
  assign mem_req_fire = mem_req_valid && (* src = "Vortex_axi_fpu.v:8579.22-8579.52" *) mem_req_ready;
  assign _01_ = m_axi_awvalid && (* src = "Vortex_axi_fpu.v:8599.20-8599.50" *) m_axi_awready;
  assign _02_ = m_axi_wvalid && (* src = "Vortex_axi_fpu.v:8601.19-8601.47" *) m_axi_wready;
  assign axi_write_ready = _07_ && (* src = "Vortex_axi_fpu.v:8604.25-8604.87" *) _08_;
  assign m_axi_awvalid = _03_ && (* src = "Vortex_axi_fpu.v:8606.25-8606.70" *) _04_;
  assign _03_ = mem_req_valid && (* src = "Vortex_axi_fpu.v:8634.25-8634.52" *) mem_req_rw;
  assign m_axi_wvalid = _03_ && (* src = "Vortex_axi_fpu.v:8634.24-8634.68" *) _05_;
  assign m_axi_arvalid = mem_req_valid && (* src = "Vortex_axi_fpu.v:8644.25-8644.53" *) _06_;
  assign _04_ = ! (* src = "Vortex_axi_fpu.v:8606.58-8606.70" *) awvalid_ack;
  assign _05_ = ! (* src = "Vortex_axi_fpu.v:8634.57-8634.68" *) wvalid_ack;
  assign _06_ = ! (* src = "Vortex_axi_fpu.v:8644.42-8644.53" *) mem_req_rw;
  assign _07_ = m_axi_awready || (* src = "Vortex_axi_fpu.v:8604.26-8604.54" *) awvalid_ack;
  assign _08_ = m_axi_wready || (* src = "Vortex_axi_fpu.v:8604.60-8604.86" *) wvalid_ack;
  assign mem_req_ready = mem_req_rw ? (* src = "Vortex_axi_fpu.v:8672.26-8672.70" *) axi_write_ready : m_axi_arready;
  assign m_axi_araddr = { mem_req_addr, 6'h00 };
  assign m_axi_arburst = 2'h0;
  assign m_axi_arcache = 4'h0;
  assign m_axi_arid = mem_req_tag;
  assign m_axi_arlen = 8'h00;
  assign m_axi_arlock = 1'h0;
  assign m_axi_arprot = 3'h0;
  assign m_axi_arqos = 4'h0;
  assign m_axi_arsize = 3'h6;
  assign m_axi_awaddr = { mem_req_addr, 6'h00 };
  assign m_axi_awburst = 2'h0;
  assign m_axi_awcache = 4'h0;
  assign m_axi_awid = mem_req_tag;
  assign m_axi_awlen = 8'h00;
  assign m_axi_awlock = 1'h0;
  assign m_axi_awprot = 3'h0;
  assign m_axi_awqos = 4'h0;
  assign m_axi_awsize = 3'h6;
  assign m_axi_bready = 1'h1;
  assign m_axi_rready = mem_rsp_ready;
  assign m_axi_wdata = mem_req_data;
  assign m_axi_wlast = 1'h1;
  assign m_axi_wstrb = mem_req_byteen;
  assign mem_rsp_data = m_axi_rdata;
  assign mem_rsp_tag = m_axi_rid;
  assign mem_rsp_valid = m_axi_rvalid;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_opgroup_block_398FA_A5D02" *)
(* src = "Vortex_axi_fpu.v:23275.1-23727.10" *)
module \$paramod$413cf94eb584df6958073ada78e678e2f26982a9\fpnew_opgroup_block_398FA_A5D02 (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, src_fmt_i, dst_fmt_i, int_fmt_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, out_valid_o, out_ready_i
, busy_o);
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _00_;
  (* src = "Vortex_axi_fpu.v:23656.36-23656.80" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _03_;
  (* src = "Vortex_axi_fpu.v:23656.50-23656.63" *)
  (* unused_bits = "31" *)
  wire [31:0] _04_;
  (* src = "Vortex_axi_fpu.v:23694.125-23694.139" *)
  wire [42:0] arbiter_output;
  (* src = "Vortex_axi_fpu.v:23395.14-23395.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:23345.13-23345.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:23366.19-23366.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:23387.14-23387.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:23380.13-23380.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:23399.13-23399.25" *)
  wire [4:0] fmt_in_ready;
  (* src = "Vortex_axi_fpu.v:23401.13-23401.26" *)
  (* unused_bits = "1 2 3 4" *)
  wire [4:0] fmt_out_ready;
  (* src = "Vortex_axi_fpu.v:23400.13-23400.26" *)
  wire [4:0] fmt_out_valid;
  (* src = "Vortex_axi_fpu.v:23404.131-23404.142" *)
  wire [214:0] fmt_outputs;
  (* src = "Vortex_axi_fpu.v:23654.9-23654.17" *)
  wire \gen_merged_slice.in_valid ;
  (* src = "Vortex_axi_fpu.v:23378.14-23378.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:23376.13-23376.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:23370.19-23370.28" *)
  input [1:0] int_fmt_i;
  wire [1:0] int_fmt_i;
  (* src = "Vortex_axi_fpu.v:23351.50-23351.60" *)
  input [9:0] is_boxed_i;
  wire [9:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:23358.19-23358.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:23360.13-23360.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:23349.44-23349.54" *)
  input [63:0] operands_i;
  wire [63:0] operands_i;
  (* src = "Vortex_axi_fpu.v:23393.13-23393.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:23391.14-23391.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:23382.28-23382.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:23354.19-23354.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:23347.13-23347.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:23364.19-23364.28" *)
  input [2:0] src_fmt_i;
  wire [2:0] src_fmt_i;
  (* src = "Vortex_axi_fpu.v:23385.20-23385.28" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:23374.42-23374.47" *)
  input [4:0] tag_i;
  wire [4:0] tag_i;
  (* src = "Vortex_axi_fpu.v:23389.43-23389.48" *)
  output [4:0] tag_o;
  wire [4:0] tag_o;
  (* src = "Vortex_axi_fpu.v:23372.13-23372.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  assign in_ready_o = in_valid_i & (* src = "Vortex_axi_fpu.v:23406.22-23406.58" *) _02_;
  assign \gen_merged_slice.in_valid  = in_valid_i & (* src = "Vortex_axi_fpu.v:23656.22-23656.81" *) _01_;
  assign _01_ = _03_ == (* src = "Vortex_axi_fpu.v:23656.36-23656.80" *) 2'h2;
  wire [4:0] _11_ = { 4'h0, fmt_in_ready[0] };
  assign _02_ = _11_[dst_fmt_i +: 1];
  wire [9:0] _12_ = 10'h2aa;
  assign _03_ = _12_[$signed({ _00_[31:1], 1'h0 }) +: 2];
  assign { _04_[31], _00_[31:1] } = 32'd4 - (* src = "Vortex_axi_fpu.v:23656.50-23656.63" *) dst_fmt_i;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:23667.6-23690.5" *)
  \$paramod$73df9948da96c65cf117b9611541267c35d7bc6d\fpnew_opgroup_multifmt_slice_F0F3F_DD878  \gen_merged_slice.i_multifmt_slice  (
    .busy_o(busy_o),
    .clk_i(clk_i),
    .dst_fmt_i(dst_fmt_i),
    .extension_bit_o(fmt_outputs[5]),
    .flush_i(flush_i),
    .in_ready_o(fmt_in_ready[0]),
    .in_valid_i(\gen_merged_slice.in_valid ),
    .int_fmt_i(int_fmt_i),
    .is_boxed_i(is_boxed_i),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i),
    .out_ready_i(fmt_out_ready[0]),
    .out_valid_o(fmt_out_valid[0]),
    .result_o(fmt_outputs[42:11]),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .src_fmt_i(src_fmt_i),
    .status_o(fmt_outputs[10:6]),
    .tag_i(tag_i),
    .tag_o(fmt_outputs[4:0]),
    .vectorial_op_i(vectorial_op_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:23705.4-23716.3" *)
  \$paramod$8280417cbb76effbc23be231aa97e3eb976b666c\rr_arb_tree_4FDAD_74659  i_arbiter (
    .clk_i(clk_i),
    .data_i({ 172'hfffffffffc3fffffffff87fffffffff0fffffffffe1, fmt_outputs[42:0] }),
    .data_o(arbiter_output),
    .flush_i(flush_i),
    .gnt_i(out_ready_i),
    .gnt_o(fmt_out_ready),
    .req_i({ 4'h0, fmt_out_valid[0] }),
    .req_o(out_valid_o),
    .rr_i(3'h0),
    .rst_ni(rst_ni)
  );
  assign _04_[30:0] = _00_[31:1];
  assign extension_bit_o = arbiter_output[5];
  assign _00_[0] = 1'h0;
  assign fmt_in_ready[4:1] = 4'h0;
  assign fmt_out_valid[4:1] = 4'h0;
  assign fmt_outputs[214:43] = 172'hfffffffffc3fffffffff87fffffffff0fffffffffe1;
  assign result_o = arbiter_output[42:11];
  assign status_o = arbiter_output[10:6];
  assign tag_o = arbiter_output[4:0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_data_access" *)
(* src = "Vortex_axi_fpu.v:12522.1-12684.10" *)
module \$paramod$42ed52709f209bc34f63b7f460e4f965099e9df6\VX_data_access (clk, reset, req_id, stall, read, fill, write, addr, wsel, pmask, byteen, fill_data, write_data, read_data);
  (* src = "Vortex_axi_fpu.v:12629.6-12636.9" *)
  wire [63:0] _00_;
  (* src = "Vortex_axi_fpu.v:12629.6-12636.9" *)
  wire [63:0] _01_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _02_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _03_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _04_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _05_;
  (* src = "Vortex_axi_fpu.v:12571.74-12571.78" *)
  input [24:0] addr;
  wire [24:0] addr;
  (* src = "Vortex_axi_fpu.v:12577.45-12577.51" *)
  input [3:0] byteen;
  wire [3:0] byteen;
  (* src = "Vortex_axi_fpu.v:12557.13-12557.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:12567.13-12567.17" *)
  input fill;
  wire fill;
  (* src = "Vortex_axi_fpu.v:12579.71-12579.80" *)
  input [511:0] fill_data;
  wire [511:0] fill_data;
  (* src = "Vortex_axi_fpu.v:12601.61-12601.67" *)
  wire [63:0] \genblk1.genblk1.wren_r ;
  (* src = "Vortex_axi_fpu.v:12575.31-12575.36" *)
  input pmask;
  wire pmask;
  (* src = "Vortex_axi_fpu.v:12587.65-12587.70" *)
  wire [511:0] rdata;
  (* src = "Vortex_axi_fpu.v:12565.13-12565.17" *)
  input read;
  wire read;
  (* src = "Vortex_axi_fpu.v:12583.52-12583.61" *)
  output [31:0] read_data;
  wire [31:0] read_data;
  (* src = "Vortex_axi_fpu.v:12561.20-12561.26" *)
  input [43:0] req_id;
  wire [43:0] req_id;
  (* src = "Vortex_axi_fpu.v:12559.13-12559.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:12563.13-12563.18" *)
  input stall;
  wire stall;
  (* src = "Vortex_axi_fpu.v:12589.65-12589.70" *)
  wire [511:0] wdata;
  (* src = "Vortex_axi_fpu.v:12591.23-12591.27" *)
  wire [63:0] wren;
  (* src = "Vortex_axi_fpu.v:12569.13-12569.18" *)
  input write;
  wire write;
  (* src = "Vortex_axi_fpu.v:12581.51-12581.61" *)
  input [31:0] write_data;
  wire [31:0] write_data;
  (* src = "Vortex_axi_fpu.v:12573.52-12573.56" *)
  input [3:0] wsel;
  wire [3:0] wsel;
  assign _02_ = 4'hf & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) byteen;
  assign _03_ = 64'h0000000000000000 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _05_;
  assign _04_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 27'h0000000, wsel, 2'h0 });
  assign _05_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _01_;
  assign \genblk1.genblk1.wren_r  = _03_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _00_;
  assign _01_ = $signed(_04_) < 0 ? 4'hf << - _04_ : 4'hf >> _04_;
  assign _00_ = $signed(_04_) < 0 ? _02_ << - _04_ : _02_ >> _04_;
  wire [511:0] _16_ = rdata;
  assign read_data = _16_[$signed({ 23'h000000, wsel, 5'h00 }) +: 32];
  assign wdata = write ? (* src = "Vortex_axi_fpu.v:12639.21-12639.48" *) { write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data } : fill_data;
  assign wren = write ? (* src = "Vortex_axi_fpu.v:12641.20-12641.53" *) \genblk1.genblk1.wren_r  : { fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill };
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:12663.4-12669.3" *)
  \$paramod$81ca6181cb86a556b62374c3fd66285fcd9f0772\VX_sp_ram  data_store (
    .addr(addr[6:0]),
    .clk(clk),
    .rdata(rdata),
    .wdata(wdata),
    .wren(wren)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_smem_arb" *)
(* src = "Vortex_axi_fpu.v:752.1-978.10" *)
module \$paramod$432d1bba5ad8f2a3a7ba83ffd4599461eeebdef8\VX_smem_arb (clk, reset, req_valid_in, req_rw_in, req_byteen_in, req_addr_in, req_data_in, req_tag_in, req_ready_in, req_valid_out, req_rw_out, req_byteen_out, req_addr_out, req_data_out, req_tag_out, req_ready_out, rsp_valid_in, rsp_tmask_in, rsp_data_in, rsp_tag_in, rsp_ready_in
, rsp_valid_out, rsp_tmask_out, rsp_data_out, rsp_tag_out, rsp_ready_out);
  (* src = "Vortex_axi_fpu.v:805.13-805.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:919.31-919.43" *)
  wire [47:0] \genblk1.genblk3[0].rsp_tag_in_w ;
  (* src = "Vortex_axi_fpu.v:919.31-919.43" *)
  wire [47:0] \genblk1.genblk3[1].rsp_tag_in_w ;
  (* src = "Vortex_axi_fpu.v:868.37-868.55" *)
  wire [227:0] \genblk1.req_data_in_merged ;
  (* src = "Vortex_axi_fpu.v:870.50-870.69" *)
  wire [455:0] \genblk1.req_data_out_merged ;
  (* src = "Vortex_axi_fpu.v:815.42-815.53" *)
  input [59:0] req_addr_in;
  wire [59:0] req_addr_in;
  (* src = "Vortex_axi_fpu.v:829.56-829.68" *)
  output [119:0] req_addr_out;
  wire [119:0] req_addr_out;
  (* src = "Vortex_axi_fpu.v:813.41-813.54" *)
  input [7:0] req_byteen_in;
  wire [7:0] req_byteen_in;
  (* src = "Vortex_axi_fpu.v:827.55-827.69" *)
  output [15:0] req_byteen_out;
  wire [15:0] req_byteen_out;
  (* src = "Vortex_axi_fpu.v:817.42-817.53" *)
  input [63:0] req_data_in;
  wire [63:0] req_data_in;
  (* src = "Vortex_axi_fpu.v:831.56-831.68" *)
  output [127:0] req_data_out;
  wire [127:0] req_data_out;
  (* src = "Vortex_axi_fpu.v:821.28-821.40" *)
  output [1:0] req_ready_in;
  wire [1:0] req_ready_in;
  (* src = "Vortex_axi_fpu.v:835.40-835.53" *)
  input [3:0] req_ready_out;
  wire [3:0] req_ready_out;
  (* src = "Vortex_axi_fpu.v:811.27-811.36" *)
  input [1:0] req_rw_in;
  wire [1:0] req_rw_in;
  (* src = "Vortex_axi_fpu.v:825.41-825.51" *)
  output [3:0] req_rw_out;
  wire [3:0] req_rw_out;
  (* src = "Vortex_axi_fpu.v:819.44-819.54" *)
  input [95:0] req_tag_in;
  wire [95:0] req_tag_in;
  (* src = "Vortex_axi_fpu.v:833.59-833.70" *)
  output [187:0] req_tag_out;
  wire [187:0] req_tag_out;
  (* src = "Vortex_axi_fpu.v:809.27-809.39" *)
  input [1:0] req_valid_in;
  wire [1:0] req_valid_in;
  (* src = "Vortex_axi_fpu.v:823.41-823.54" *)
  output [3:0] req_valid_out;
  wire [3:0] req_valid_out;
  (* src = "Vortex_axi_fpu.v:807.13-807.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:841.55-841.66" *)
  input [127:0] rsp_data_in;
  wire [127:0] rsp_data_in;
  (* src = "Vortex_axi_fpu.v:851.43-851.55" *)
  output [63:0] rsp_data_out;
  wire [63:0] rsp_data_out;
  (* src = "Vortex_axi_fpu.v:845.31-845.43" *)
  output [1:0] rsp_ready_in;
  wire [1:0] rsp_ready_in;
  (* src = "Vortex_axi_fpu.v:855.13-855.26" *)
  input rsp_ready_out;
  wire rsp_ready_out;
  (* src = "Vortex_axi_fpu.v:843.48-843.58" *)
  input [93:0] rsp_tag_in;
  wire [93:0] rsp_tag_in;
  (* src = "Vortex_axi_fpu.v:853.35-853.46" *)
  output [47:0] rsp_tag_out;
  wire [47:0] rsp_tag_out;
  (* src = "Vortex_axi_fpu.v:839.40-839.52" *)
  input [3:0] rsp_tmask_in;
  wire [3:0] rsp_tmask_in;
  (* src = "Vortex_axi_fpu.v:849.28-849.41" *)
  output [1:0] rsp_tmask_out;
  wire [1:0] rsp_tmask_out;
  (* src = "Vortex_axi_fpu.v:837.30-837.42" *)
  input [1:0] rsp_valid_in;
  wire [1:0] rsp_valid_in;
  (* src = "Vortex_axi_fpu.v:847.14-847.27" *)
  output rsp_valid_out;
  wire rsp_valid_out;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:884.7-887.6" *)
  \$paramod$6e6a6a12c936bf538983e26c7cb38d5bab45696d\VX_bits_remove  \genblk1.genblk1[0].bits_remove  (
    .data_in(req_tag_in[47:0]),
    .data_out(\genblk1.req_data_in_merged [113:67])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:884.7-887.6" *)
  \$paramod$6e6a6a12c936bf538983e26c7cb38d5bab45696d\VX_bits_remove  \genblk1.genblk1[1].bits_remove  (
    .data_in(req_tag_in[95:48]),
    .data_out(\genblk1.req_data_in_merged [227:181])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:925.7-929.6" *)
  \$paramod$56574c50ad4c7ad0423696182b08afedf1019466\VX_bits_insert  \genblk1.genblk3[0].bits_insert  (
    .data_in(rsp_tag_in[46:0]),
    .data_out(\genblk1.genblk3[0].rsp_tag_in_w ),
    .sel_in(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:925.7-929.6" *)
  \$paramod$56574c50ad4c7ad0423696182b08afedf1019466\VX_bits_insert  \genblk1.genblk3[1].bits_insert  (
    .data_in(rsp_tag_in[93:47]),
    .data_out(\genblk1.genblk3[1].rsp_tag_in_w ),
    .sel_in(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:897.6-907.5" *)
  \$paramod$31a5bb9329658179ec205142c0db58bbba458539\VX_stream_demux  \genblk1.req_demux  (
    .clk(clk),
    .data_in({ \genblk1.req_data_in_merged [227:181], req_addr_in[59:30], req_rw_in[1], req_byteen_in[7:4], req_data_in[63:32], \genblk1.req_data_in_merged [113:67], req_addr_in[29:0], req_rw_in[0], req_byteen_in[3:0], req_data_in[31:0] }),
    .data_out(\genblk1.req_data_out_merged ),
    .ready_in(req_ready_in),
    .ready_out(req_ready_out),
    .reset(reset),
    .sel_in({ req_tag_in[48], req_tag_in[0] }),
    .valid_in(req_valid_in),
    .valid_out(req_valid_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:940.6-949.5" *)
  \$paramod$c23d348937c39739f94da357f4a581706f6f8191\VX_stream_arbiter  \genblk1.rsp_arb  (
    .clk(clk),
    .data_in({ \genblk1.genblk3[1].rsp_tag_in_w , rsp_tmask_in[3:2], rsp_data_in[127:64], \genblk1.genblk3[0].rsp_tag_in_w , rsp_tmask_in[1:0], rsp_data_in[63:0] }),
    .data_out({ rsp_tag_out, rsp_tmask_out, rsp_data_out }),
    .ready_in(rsp_ready_in),
    .ready_out(rsp_ready_out),
    .reset(reset),
    .valid_in(rsp_valid_in),
    .valid_out(rsp_valid_out)
  );
  assign { \genblk1.req_data_in_merged [180:114], \genblk1.req_data_in_merged [66:0] } = { req_addr_in[59:30], req_rw_in[1], req_byteen_in[7:4], req_data_in[63:32], req_addr_in[29:0], req_rw_in[0], req_byteen_in[3:0], req_data_in[31:0] };
  assign req_addr_out = { \genblk1.req_data_out_merged [408:379], \genblk1.req_data_out_merged [294:265], \genblk1.req_data_out_merged [180:151], \genblk1.req_data_out_merged [66:37] };
  assign req_byteen_out = { \genblk1.req_data_out_merged [377:374], \genblk1.req_data_out_merged [263:260], \genblk1.req_data_out_merged [149:146], \genblk1.req_data_out_merged [35:32] };
  assign req_data_out = { \genblk1.req_data_out_merged [373:342], \genblk1.req_data_out_merged [259:228], \genblk1.req_data_out_merged [145:114], \genblk1.req_data_out_merged [31:0] };
  assign req_rw_out = { \genblk1.req_data_out_merged [378], \genblk1.req_data_out_merged [264], \genblk1.req_data_out_merged [150], \genblk1.req_data_out_merged [36] };
  assign req_tag_out = { \genblk1.req_data_out_merged [455:409], \genblk1.req_data_out_merged [341:295], \genblk1.req_data_out_merged [227:181], \genblk1.req_data_out_merged [113:67] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_fixed_arbiter" *)
(* src = "Vortex_axi_fpu.v:10979.1-11028.10" *)
module \$paramod$43dc815766513a81dd400768ab5932ef91bce62c\VX_fixed_arbiter (clk, reset, requests, enable, grant_index, grant_onehot, grant_valid);
  (* src = "Vortex_axi_fpu.v:10995.13-10995.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11001.13-11001.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:11003.35-11003.46" *)
  output grant_index;
  wire grant_index;
  (* src = "Vortex_axi_fpu.v:11005.31-11005.43" *)
  output [1:0] grant_onehot;
  wire [1:0] grant_onehot;
  (* src = "Vortex_axi_fpu.v:11007.14-11007.25" *)
  output grant_valid;
  wire grant_valid;
  (* src = "Vortex_axi_fpu.v:10999.30-10999.38" *)
  input [1:0] requests;
  wire [1:0] requests;
  (* src = "Vortex_axi_fpu.v:10997.13-10997.18" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:11020.40-11025.5" *)
  \$paramod\VX_priority_encoder\N=s32'00000000000000000000000000000010  \genblk1.tid_select  (
    .data_in(requests),
    .index(grant_index),
    .onehot(grant_onehot),
    .valid_out(grant_valid)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_rr_arbiter" *)
(* src = "Vortex_axi_fpu.v:6909.1-7232.10" *)
module \$paramod$43dc815766513a81dd400768ab5932ef91bce62c\VX_rr_arbiter (clk, reset, enable, requests, grant_index, grant_onehot, grant_valid);
  wire [1:0] _0_;
  wire _1_;
  (* src = "Vortex_axi_fpu.v:6927.13-6927.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:6931.13-6931.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:6960.29-6960.34" *)
  reg \genblk1.genblk1.state ;
  (* src = "Vortex_axi_fpu.v:6935.35-6935.46" *)
  output grant_index;
  wire grant_index;
  (* src = "Vortex_axi_fpu.v:6937.31-6937.43" *)
  output [1:0] grant_onehot;
  wire [1:0] grant_onehot;
  (* src = "Vortex_axi_fpu.v:6939.14-6939.25" *)
  output grant_valid;
  wire grant_valid;
  (* src = "Vortex_axi_fpu.v:6933.30-6933.38" *)
  input [1:0] requests;
  wire [1:0] requests;
  (* src = "Vortex_axi_fpu.v:6929.13-6929.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:6979.4-6986.29" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.state  <= 1'h0;
    else if (enable) \genblk1.genblk1.state  <= grant_index;
  assign grant_index = _1_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6964.5-6977.12" *) 1'h0 : 1'h1;
  assign _1_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6964.5-6977.12" *) _0_;
  assign grant_onehot = _1_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6964.5-6977.12" *) 2'h1 : 2'h2;
  assign _0_[0] = { \genblk1.genblk1.state , requests } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6964.5-6977.12" *) 3'h1;
  assign _0_[1] = { \genblk1.genblk1.state , requests[0] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6964.5-6977.12" *) 2'h3;
  assign grant_valid = | (* src = "Vortex_axi_fpu.v:6992.25-6992.34" *) requests;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_shift_register_nr" *)
(* src = "Vortex_axi_fpu.v:8093.1-8149.10" *)
module \$paramod$48ebc0b75bf9cdc789973c50cd78fdf6cb8f88ee\VX_shift_register_nr (clk, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:8114.13-8114.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:8118.27-8118.34" *)
  input [86:0] data_in;
  wire [86:0] data_in;
  (* src = "Vortex_axi_fpu.v:8120.38-8120.46" *)
  output [86:0] data_out;
  reg [86:0] data_out;
  (* src = "Vortex_axi_fpu.v:8116.13-8116.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:8122.30-8122.37" *)
  wire [260:0] entries;
  reg [86:0] _0_;
  (* src = "Vortex_axi_fpu.v:8124.2-8140.6" *)
  always @(posedge clk)
    if (enable) _0_ <= entries[86:0];
  assign entries[173:87] = _0_;
  reg [86:0] _1_;
  (* src = "Vortex_axi_fpu.v:8124.2-8140.6" *)
  always @(posedge clk)
    if (enable) _1_ <= data_in;
  assign entries[86:0] = _1_;
  (* src = "Vortex_axi_fpu.v:8124.2-8140.6" *)
  always @(posedge clk)
    if (enable) data_out <= entries[173:87];
  assign entries[260:174] = data_out;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_noncomp_546BA_F0963" *)
(* src = "Vortex_axi_fpu.v:18961.1-19658.10" *)
module \$paramod$4c6b53d7ef371134e10b2ba87cf64476824237fe\fpnew_noncomp_546BA_F0963 (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, tag_i, aux_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, class_mask_o, is_class_o, tag_o, aux_o, out_valid_o, out_ready_i
, busy_o);
  (* src = "Vortex_axi_fpu.v:19155.4-19162.120" *)
  wire _000_;
  (* src = "Vortex_axi_fpu.v:19563.4-19570.120" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:19291.2-19322.5" *)
  (* unused_bits = "31" *)
  wire [31:0] _002_;
  (* src = "Vortex_axi_fpu.v:19422.2-19442.5" *)
  wire [9:0] _003_;
  (* src = "Vortex_axi_fpu.v:19372.2-19412.5" *)
  wire [31:0] _004_;
  (* src = "Vortex_axi_fpu.v:19372.2-19412.5" *)
  wire _005_;
  (* src = "Vortex_axi_fpu.v:19334.2-19362.5" *)
  wire [31:0] _006_;
  (* src = "Vortex_axi_fpu.v:19422.2-19442.5" *)
  wire [9:0] _007_;
  (* src = "Vortex_axi_fpu.v:19372.2-19412.5" *)
  wire [31:0] _008_;
  (* src = "Vortex_axi_fpu.v:19372.2-19412.5" *)
  wire _009_;
  (* src = "Vortex_axi_fpu.v:19334.2-19362.5" *)
  wire [31:0] _010_;
  (* src = "Vortex_axi_fpu.v:19422.2-19442.5" *)
  wire [9:0] _011_;
  (* src = "Vortex_axi_fpu.v:19372.2-19412.5" *)
  wire [31:0] _012_;
  (* src = "Vortex_axi_fpu.v:19334.2-19362.5" *)
  wire [31:0] _013_;
  (* src = "Vortex_axi_fpu.v:19422.2-19442.5" *)
  wire [9:0] _014_;
  (* src = "Vortex_axi_fpu.v:19372.2-19412.5" *)
  wire [31:0] _015_;
  (* src = "Vortex_axi_fpu.v:19399.21-19399.56" *)
  wire [31:0] _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  (* src = "Vortex_axi_fpu.v:19272.27-19272.49" *)
  wire _023_;
  (* src = "Vortex_axi_fpu.v:19272.55-19272.77" *)
  wire _024_;
  (* src = "Vortex_axi_fpu.v:19340.7-19340.29" *)
  wire _025_;
  (* src = "Vortex_axi_fpu.v:19274.56-19274.144" *)
  wire _026_;
  (* src = "Vortex_axi_fpu.v:19274.30-19274.51" *)
  wire _027_;
  (* src = "Vortex_axi_fpu.v:19153.55-19153.79" *)
  wire _028_;
  (* src = "Vortex_axi_fpu.v:19311.52-19311.59" *)
  wire _029_;
  (* src = "Vortex_axi_fpu.v:19399.41-19399.56" *)
  wire [31:0] _030_;
  (* src = "Vortex_axi_fpu.v:19561.55-19561.79" *)
  wire _031_;
  (* src = "Vortex_axi_fpu.v:19391.21-19391.55" *)
  wire [31:0] _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  (* src = "Vortex_axi_fpu.v:19162.52-19162.117" *)
  wire _040_;
  (* src = "Vortex_axi_fpu.v:19354.23-19354.64" *)
  wire [31:0] _041_;
  (* src = "Vortex_axi_fpu.v:19357.23-19357.64" *)
  wire [31:0] _042_;
  (* src = "Vortex_axi_fpu.v:19426.20-19426.96" *)
  wire [9:0] _043_;
  (* src = "Vortex_axi_fpu.v:19429.20-19429.96" *)
  wire [9:0] _044_;
  (* src = "Vortex_axi_fpu.v:19432.20-19432.96" *)
  wire [9:0] _045_;
  (* src = "Vortex_axi_fpu.v:19435.20-19435.96" *)
  wire [9:0] _046_;
  (* src = "Vortex_axi_fpu.v:19438.20-19438.63" *)
  wire [9:0] _047_;
  (* src = "Vortex_axi_fpu.v:19570.52-19570.117" *)
  wire _048_;
  (* src = "Vortex_axi_fpu.v:19314.52-19314.67" *)
  wire _049_;
  (* src = "Vortex_axi_fpu.v:19391.20-19391.90" *)
  wire [31:0] _050_;
  (* src = "Vortex_axi_fpu.v:19399.20-19399.91" *)
  wire [31:0] _051_;
  (* src = "Vortex_axi_fpu.v:19407.20-19407.68" *)
  wire [31:0] _052_;
  (* src = "Vortex_axi_fpu.v:19259.7-19259.22" *)
  wire any_operand_nan;
  (* src = "Vortex_axi_fpu.v:19035.13-19035.18" *)
  input aux_i;
  wire aux_i;
  (* src = "Vortex_axi_fpu.v:19057.14-19057.19" *)
  output aux_o;
  reg aux_o;
  (* src = "Vortex_axi_fpu.v:19063.14-19063.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:19420.12-19420.24" *)
  wire [9:0] class_mask_d;
  (* src = "Vortex_axi_fpu.v:19051.20-19051.32" *)
  output [9:0] class_mask_o;
  reg [9:0] class_mask_o;
  (* src = "Vortex_axi_fpu.v:19016.13-19016.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:19366.42-19366.52" *)
  wire [31:0] cmp_result;
  (* src = "Vortex_axi_fpu.v:19368.12-19368.22" *)
  wire [4:0] cmp_status;
  (* src = "Vortex_axi_fpu.v:19452.6-19452.21" *)
  wire extension_bit_d;
  (* src = "Vortex_axi_fpu.v:19048.14-19048.29" *)
  output extension_bit_o;
  reg extension_bit_o;
  (* src = "Vortex_axi_fpu.v:19041.13-19041.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:19151.9-19151.16" *)
  wire \gen_input_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:19559.9-19559.16" *)
  wire \gen_output_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:19039.14-19039.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:19037.13-19037.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:19232.14-19232.20" *)
  (* unused_bits = "1 9 12 14 15" *)
  wire [15:0] info_q;
  (* src = "Vortex_axi_fpu.v:19089.156-19089.175" *)
  wire [3:0] inp_pipe_is_boxed_q;
  (* src = "Vortex_axi_fpu.v:19095.23-19095.40" *)
  wire [0:1] inp_pipe_op_mod_q;
  (* src = "Vortex_axi_fpu.v:19093.220-19093.233" *)
  wire [7:0] inp_pipe_op_q;
  (* src = "Vortex_axi_fpu.v:19087.1006-19087.1025" *)
  wire [127:0] inp_pipe_operands_q;
  (* src = "Vortex_axi_fpu.v:19103.24-19103.38" *)
  wire [0:1] inp_pipe_ready;
  (* src = "Vortex_axi_fpu.v:19091.156-19091.175" *)
  wire [5:0] inp_pipe_rnd_mode_q;
  (* src = "Vortex_axi_fpu.v:19022.19-19022.29" *)
  input [1:0] is_boxed_i;
  wire [1:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:19454.7-19454.17" *)
  wire is_class_d;
  (* src = "Vortex_axi_fpu.v:19053.14-19053.24" *)
  output is_class_o;
  reg is_class_o;
  (* src = "Vortex_axi_fpu.v:19328.42-19328.55" *)
  wire [31:0] minmax_result;
  (* src = "Vortex_axi_fpu.v:19029.19-19029.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:19031.13-19031.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:19270.7-19270.24" *)
  wire operand_a_smaller;
  (* src = "Vortex_axi_fpu.v:19269.7-19269.21" *)
  wire operands_equal;
  (* src = "Vortex_axi_fpu.v:19020.33-19020.43" *)
  input [63:0] operands_i;
  wire [63:0] operands_i;
  (* src = "Vortex_axi_fpu.v:19061.13-19061.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:19059.14-19059.25" *)
  output out_valid_o;
  reg out_valid_o;
  (* src = "Vortex_axi_fpu.v:19448.42-19448.50" *)
  wire [31:0] result_d;
  (* src = "Vortex_axi_fpu.v:19043.28-19043.36" *)
  output [31:0] result_o;
  reg [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:19025.19-19025.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:19018.13-19018.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:19280.7-19280.25" *)
  wire sgnj_extension_bit;
  (* src = "Vortex_axi_fpu.v:19276.42-19276.53" *)
  wire [31:0] sgnj_result;
  (* src = "Vortex_axi_fpu.v:19293.7-19293.13" *)
  wire \sign_injections.sign_a ;
  (* src = "Vortex_axi_fpu.v:19294.7-19294.13" *)
  wire \sign_injections.sign_b ;
  (* src = "Vortex_axi_fpu.v:19261.7-19261.21" *)
  wire signalling_nan;
  (* src = "Vortex_axi_fpu.v:19450.12-19450.20" *)
  wire [4:0] status_d;
  (* src = "Vortex_axi_fpu.v:19046.20-19046.28" *)
  output [4:0] status_o;
  reg [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:19550.13-19550.27" *)
  reg sv2v_tmp_2CB8C;
  (* src = "Vortex_axi_fpu.v:19542.157-19542.171" *)
  reg [5:1] sv2v_tmp_3B808;
  (* src = "Vortex_axi_fpu.v:19546.13-19546.27" *)
  reg sv2v_tmp_FA930;
  (* src = "Vortex_axi_fpu.v:19033.58-19033.63" *)
  input [4:0] tag_i;
  wire [4:0] tag_i;
  (* src = "Vortex_axi_fpu.v:19055.59-19055.64" *)
  output [4:0] tag_o;
  reg [4:0] tag_o;
  assign \gen_input_pipeline[0].reg_ena  = in_ready_o & (* src = "Vortex_axi_fpu.v:19164.21-19164.60" *) in_valid_i;
  assign \sign_injections.sign_a  = inp_pipe_operands_q[31] & (* src = "Vortex_axi_fpu.v:19302.12-19302.66" *) info_q[0];
  assign \sign_injections.sign_b  = inp_pipe_operands_q[63] & (* src = "Vortex_axi_fpu.v:19304.12-19304.66" *) info_q[8];
  assign _016_ = operand_a_smaller & (* src = "Vortex_axi_fpu.v:19399.21-19399.56" *) _030_;
  assign \gen_output_pipeline[0].reg_ena  = inp_pipe_ready[1] & (* src = "Vortex_axi_fpu.v:19572.21-19572.60" *) sv2v_tmp_2CB8C;
  reg [3:0] _058_;
  (* src = "Vortex_axi_fpu.v:19193.4-19200.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _058_ <= 4'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _058_ <= op_i;
  assign inp_pipe_op_q[3:0] = _058_;
  (* src = "Vortex_axi_fpu.v:19619.4-19626.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) tag_o <= 5'h00;
    else if (\gen_output_pipeline[0].reg_ena ) tag_o <= sv2v_tmp_3B808;
  (* src = "Vortex_axi_fpu.v:19574.4-19581.400" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) result_o <= 32'd0;
    else if (\gen_output_pipeline[0].reg_ena ) result_o <= result_d;
  (* src = "Vortex_axi_fpu.v:19610.4-19617.100" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) is_class_o <= 1'h0;
    else if (\gen_output_pipeline[0].reg_ena ) is_class_o <= is_class_d;
  reg [2:0] _062_;
  (* src = "Vortex_axi_fpu.v:19184.4-19191.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _062_ <= 3'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _062_ <= rnd_mode_i;
  assign inp_pipe_rnd_mode_q[2:0] = _062_;
  reg [1:0] _063_;
  (* src = "Vortex_axi_fpu.v:19175.4-19182.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _063_ <= 2'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _063_ <= is_boxed_i;
  assign inp_pipe_is_boxed_q[1:0] = _063_;
  reg [63:0] _064_;
  (* src = "Vortex_axi_fpu.v:19166.4-19173.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _064_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[0].reg_ena ) _064_ <= operands_i;
  assign inp_pipe_operands_q[63:0] = _064_;
  (* src = "Vortex_axi_fpu.v:19155.4-19162.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_2CB8C <= 1'h0;
    else if (_017_) sv2v_tmp_2CB8C <= _000_;
  (* src = "Vortex_axi_fpu.v:19563.4-19570.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) out_valid_o <= 1'h0;
    else if (_018_) out_valid_o <= _001_;
  (* src = "Vortex_axi_fpu.v:19601.4-19608.268" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) class_mask_o <= 10'h200;
    else if (\gen_output_pipeline[0].reg_ena ) class_mask_o <= class_mask_d;
  (* src = "Vortex_axi_fpu.v:19220.4-19227.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_FA930 <= 1'h0;
    else if (\gen_input_pipeline[0].reg_ena ) sv2v_tmp_FA930 <= aux_i;
  (* src = "Vortex_axi_fpu.v:19211.4-19218.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_3B808 <= 5'h00;
    else if (\gen_input_pipeline[0].reg_ena ) sv2v_tmp_3B808 <= tag_i;
  (* src = "Vortex_axi_fpu.v:19592.4-19599.115" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) extension_bit_o <= 1'h0;
    else if (\gen_output_pipeline[0].reg_ena ) extension_bit_o <= extension_bit_d;
  reg \inp_pipe_op_mod_q_reg[0] ;
  (* src = "Vortex_axi_fpu.v:19202.4-19209.94" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_op_mod_q_reg[0]  <= 1'h0;
    else if (\gen_input_pipeline[0].reg_ena ) \inp_pipe_op_mod_q_reg[0]  <= op_mod_i;
  assign inp_pipe_op_mod_q[1] = \inp_pipe_op_mod_q_reg[0] ;
  (* src = "Vortex_axi_fpu.v:19628.4-19635.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) aux_o <= 1'h0;
    else if (\gen_output_pipeline[0].reg_ena ) aux_o <= sv2v_tmp_FA930;
  (* src = "Vortex_axi_fpu.v:19583.4-19590.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) status_o <= 5'h00;
    else if (\gen_output_pipeline[0].reg_ena ) status_o <= status_d;
  assign _017_ = | { in_ready_o, flush_i };
  assign _018_ = | { inp_pipe_ready[1], flush_i };
  assign _019_ = | { _034_, is_class_d };
  assign _020_ = | { _038_, _037_, _036_ };
  assign _021_ = | { _033_, is_class_d };
  assign _022_ = | { _038_, _037_ };
  assign _023_ = inp_pipe_operands_q[31:0] == (* src = "Vortex_axi_fpu.v:19272.27-19272.49" *) inp_pipe_operands_q[63:32];
  assign _024_ = info_q[5] && (* src = "Vortex_axi_fpu.v:19272.55-19272.77" *) info_q[13];
  assign _025_ = info_q[3] && (* src = "Vortex_axi_fpu.v:19340.7-19340.29" *) info_q[11];
  assign operands_equal = _023_ || (* src = "Vortex_axi_fpu.v:19272.26-19272.78" *) _024_;
  assign _026_ = inp_pipe_operands_q[31] || (* src = "Vortex_axi_fpu.v:19274.56-19274.144" *) inp_pipe_operands_q[63];
  assign _027_ = inp_pipe_operands_q[31:0] < (* src = "Vortex_axi_fpu.v:19274.30-19274.51" *) inp_pipe_operands_q[63:32];
  assign _028_ = ~ (* src = "Vortex_axi_fpu.v:19153.55-19153.79" *) sv2v_tmp_2CB8C;
  assign _029_ = ~ (* src = "Vortex_axi_fpu.v:19311.52-19311.59" *) \sign_injections.sign_b ;
  assign _030_ = ~ (* src = "Vortex_axi_fpu.v:19399.41-19399.56" *) { 31'h00000000, operands_equal };
  assign _031_ = ~ (* src = "Vortex_axi_fpu.v:19561.55-19561.79" *) out_valid_o;
  assign in_ready_o = inp_pipe_ready[1] | (* src = "Vortex_axi_fpu.v:19153.31-19153.79" *) _028_;
  assign _032_ = operand_a_smaller | (* src = "Vortex_axi_fpu.v:19391.21-19391.55" *) operands_equal;
  assign inp_pipe_ready[1] = out_ready_i | (* src = "Vortex_axi_fpu.v:19561.31-19561.79" *) _031_;
  function [0:0] _093_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19458.3-19499.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _093_ = b[0:0];
      2'b1?:
        _093_ = b[1:1];
      default:
        _093_ = a;
    endcase
  endfunction
  assign extension_bit_d = _093_(1'h1, { sgnj_extension_bit, 1'h0 }, { _034_, _021_ });
  function [4:0] _094_;
    input [4:0] a;
    input [14:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19458.3-19499.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _094_ = b[4:0];
      3'b?1?:
        _094_ = b[9:5];
      3'b1??:
        _094_ = b[14:10];
      default:
        _094_ = a;
    endcase
  endfunction
  assign status_d = _094_(5'h1f, { signalling_nan, 4'h0, cmp_status[4], 9'h000 }, { _035_, _033_, _019_ });
  assign is_class_d = inp_pipe_op_q[3:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19458.3-19499.10" *) 4'h9;
  function [31:0] _096_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19458.3-19499.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _096_ = b[31:0];
      3'b?1?:
        _096_ = b[63:32];
      3'b1??:
        _096_ = b[95:64];
      default:
        _096_ = a;
    endcase
  endfunction
  assign result_d = _096_(32'd2155872257, { sgnj_result, minmax_result, cmp_result }, { _034_, _035_, _033_ });
  assign _033_ = inp_pipe_op_q[3:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19458.3-19499.10" *) 4'h8;
  assign _035_ = inp_pipe_op_q[3:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19458.3-19499.10" *) 4'h7;
  assign _034_ = inp_pipe_op_q[3:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19458.3-19499.10" *) 4'h6;
  assign _014_ = info_q[3] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:19436.12-19436.21|Vortex_axi_fpu.v:19436.8-19441.34" *) _047_ : 10'h200;
  assign _011_ = info_q[4] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:19433.12-19433.21|Vortex_axi_fpu.v:19433.8-19441.34" *) _046_ : _014_;
  assign _007_ = info_q[5] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:19430.12-19430.21|Vortex_axi_fpu.v:19430.8-19441.34" *) _045_ : _011_;
  assign _003_ = info_q[6] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:19427.12-19427.21|Vortex_axi_fpu.v:19427.8-19441.34" *) _044_ : _007_;
  assign class_mask_d = info_q[7] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:19424.7-19424.16|Vortex_axi_fpu.v:19424.3-19441.34" *) _043_ : _003_;
  assign _015_ = any_operand_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:19402.10-19402.25|Vortex_axi_fpu.v:19402.6-19407.69" *) { 31'h00000000, inp_pipe_op_mod_q[1] } : _052_;
  assign _012_ = any_operand_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:19394.10-19394.25|Vortex_axi_fpu.v:19394.6-19399.92" *) 32'd0 : _051_;
  assign _009_ = any_operand_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:19386.10-19386.25|Vortex_axi_fpu.v:19386.6-19391.91" *) 1'h1 : 1'h0;
  assign _008_ = any_operand_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:19386.10-19386.25|Vortex_axi_fpu.v:19386.6-19391.91" *) 32'd0 : _050_;
  assign _005_ = _022_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19383.4-19411.11" *) _009_ : 1'h0;
  function [31:0] _110_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19383.4-19411.11" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _110_ = b[31:0];
      3'b?1?:
        _110_ = b[63:32];
      3'b1??:
        _110_ = b[95:64];
      default:
        _110_ = a;
    endcase
  endfunction
  assign _004_ = _110_(32'd2155872257, { _008_, _012_, _015_ }, { _038_, _037_, _036_ });
  assign cmp_status[4] = signalling_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:19378.7-19378.21|Vortex_axi_fpu.v:19378.3-19411.11" *) 1'h1 : _005_;
  assign cmp_result = signalling_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:19378.7-19378.21|Vortex_axi_fpu.v:19378.3-19411.11" *) 32'd0 : _004_;
  function [31:0] _113_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19351.4-19361.11" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _113_ = b[31:0];
      2'b1?:
        _113_ = b[63:32];
      default:
        _113_ = a;
    endcase
  endfunction
  assign _013_ = _113_(32'd2155872257, { _041_, _042_ }, { _038_, _037_ });
  assign _010_ = info_q[11] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:19346.12-19346.21|Vortex_axi_fpu.v:19346.8-19361.11" *) inp_pipe_operands_q[31:0] : _013_;
  assign _006_ = info_q[3] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:19343.12-19343.21|Vortex_axi_fpu.v:19343.8-19361.11" *) inp_pipe_operands_q[63:32] : _010_;
  assign minmax_result = _025_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:19340.7-19340.29|Vortex_axi_fpu.v:19340.3-19361.11" *) 32'd2143289344 : _006_;
  function [0:0] _117_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19305.3-19321.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _117_ = b[0:0];
      4'b??1?:
        _117_ = b[1:1];
      4'b?1??:
        _117_ = b[2:2];
      4'b1???:
        _117_ = b[3:3];
      default:
        _117_ = a;
    endcase
  endfunction
  assign sgnj_result[31] = _117_(1'h1, { \sign_injections.sign_b , _029_, _049_, inp_pipe_operands_q[31] }, { _038_, _037_, _036_, _039_ });
  function [30:0] _118_;
    input [30:0] a;
    input [61:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19305.3-19321.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _118_ = b[30:0];
      2'b1?:
        _118_ = b[61:31];
      default:
        _118_ = a;
    endcase
  endfunction
  assign sgnj_result[30:0] = _118_(31'h00800001, { _002_[30:0], inp_pipe_operands_q[30:0] }, { _020_, _039_ });
  assign _039_ = inp_pipe_rnd_mode_q[2:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19305.3-19321.10" *) 3'h3;
  assign _036_ = inp_pipe_rnd_mode_q[2:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19305.3-19321.10" *) 3'h2;
  assign _037_ = inp_pipe_rnd_mode_q[2:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19305.3-19321.10" *) 3'h1;
  assign _038_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19305.3-19321.10" *) inp_pipe_rnd_mode_q[2:0];
  assign _002_ = info_q[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:19298.7-19298.17|Vortex_axi_fpu.v:19298.3-19300.87" *) inp_pipe_operands_q[31:0] : 32'd2143289344;
  assign any_operand_nan = | (* src = "Vortex_axi_fpu.v:19265.27-19265.50" *) { info_q[11], info_q[3] };
  assign signalling_nan = | (* src = "Vortex_axi_fpu.v:19267.26-19267.49" *) { info_q[10], info_q[2] };
  assign busy_o = | (* src = "Vortex_axi_fpu.v:19657.18-19657.55" *) { out_valid_o, sv2v_tmp_2CB8C, in_valid_i };
  assign _040_ = in_ready_o ? (* src = "Vortex_axi_fpu.v:19162.52-19162.117" *) in_valid_i : 1'hx;
  assign _000_ = flush_i ? (* src = "Vortex_axi_fpu.v:19162.34-19162.118" *) 1'h0 : _040_;
  assign sgnj_extension_bit = inp_pipe_op_mod_q[1] ? (* src = "Vortex_axi_fpu.v:19326.31-19326.116" *) sgnj_result[31] : 1'h1;
  assign _041_ = operand_a_smaller ? (* src = "Vortex_axi_fpu.v:19354.23-19354.64" *) inp_pipe_operands_q[31:0] : inp_pipe_operands_q[63:32];
  assign _042_ = operand_a_smaller ? (* src = "Vortex_axi_fpu.v:19357.23-19357.64" *) inp_pipe_operands_q[63:32] : inp_pipe_operands_q[31:0];
  assign _043_ = inp_pipe_operands_q[31] ? (* src = "Vortex_axi_fpu.v:19426.20-19426.96" *) 10'h002 : 10'h040;
  assign _044_ = inp_pipe_operands_q[31] ? (* src = "Vortex_axi_fpu.v:19429.20-19429.96" *) 10'h004 : 10'h020;
  assign _045_ = inp_pipe_operands_q[31] ? (* src = "Vortex_axi_fpu.v:19432.20-19432.96" *) 10'h008 : 10'h010;
  assign _046_ = inp_pipe_operands_q[31] ? (* src = "Vortex_axi_fpu.v:19435.20-19435.96" *) 10'h001 : 10'h080;
  assign _047_ = info_q[2] ? (* src = "Vortex_axi_fpu.v:19438.20-19438.63" *) 10'h100 : 10'h200;
  assign _048_ = inp_pipe_ready[1] ? (* src = "Vortex_axi_fpu.v:19570.52-19570.117" *) sv2v_tmp_2CB8C : 1'hx;
  assign _001_ = flush_i ? (* src = "Vortex_axi_fpu.v:19570.34-19570.118" *) 1'h0 : _048_;
  assign operand_a_smaller = _027_ ^ (* src = "Vortex_axi_fpu.v:19274.29-19274.145" *) _026_;
  assign _049_ = \sign_injections.sign_a  ^ (* src = "Vortex_axi_fpu.v:19314.52-19314.67" *) \sign_injections.sign_b ;
  assign _050_ = _032_ ^ (* src = "Vortex_axi_fpu.v:19391.20-19391.90" *) inp_pipe_op_mod_q[1];
  assign _051_ = _016_ ^ (* src = "Vortex_axi_fpu.v:19399.20-19399.91" *) inp_pipe_op_mod_q[1];
  assign _052_ = operands_equal ^ (* src = "Vortex_axi_fpu.v:19407.20-19407.68" *) inp_pipe_op_mod_q[1];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:19237.4-19241.3" *)
  \$paramod$85706ecd625e0110cf3fb9a4d880c019350a6cdb\fpnew_classifier  i_class_a (
    .info_o(info_q),
    .is_boxed_i(inp_pipe_is_boxed_q[1:0]),
    .operands_i(inp_pipe_operands_q[63:0])
  );
  assign cmp_status[3:0] = 4'h0;
  assign inp_pipe_is_boxed_q[3:2] = is_boxed_i;
  assign inp_pipe_op_mod_q[0] = op_mod_i;
  assign inp_pipe_op_q[7:4] = op_i;
  assign inp_pipe_operands_q[127:64] = operands_i;
  assign inp_pipe_ready[0] = in_ready_o;
  assign inp_pipe_rnd_mode_q[5:3] = rnd_mode_i;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_fma_1D182_0A4E9" *)
(* src = "Vortex_axi_fpu.v:21613.1-22696.10" *)
module \$paramod$4c9139b366444bdf76a9e75eb2541bcf44fbd1d0\fpnew_fma_1D182_0A4E9 (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, tag_i, aux_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, aux_o, out_valid_o, out_ready_i, busy_o);
  (* src = "Vortex_axi_fpu.v:21828.4-21835.120" *)
  wire _000_;
  (* src = "Vortex_axi_fpu.v:22262.4-22269.120" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:22262.4-22269.120" *)
  wire _002_;
  (* src = "Vortex_axi_fpu.v:22632.4-22639.120" *)
  wire _003_;
  (* src = "Vortex_axi_fpu.v:22072.2-22083.5" *)
  wire [6:0] _004_;
  (* src = "Vortex_axi_fpu.v:22489.2-22512.5" *)
  wire [9:0] _005_;
  (* src = "Vortex_axi_fpu.v:22489.2-22512.5" *)
  wire [24:0] _006_;
  (* src = "Vortex_axi_fpu.v:22460.2-22485.5" *)
  wire [6:0] _007_;
  (* src = "Vortex_axi_fpu.v:22460.2-22485.5" *)
  wire [9:0] _008_;
  (* src = "Vortex_axi_fpu.v:22010.2-22044.5" *)
  wire _009_;
  (* src = "Vortex_axi_fpu.v:22010.2-22044.5" *)
  wire [31:0] _010_;
  (* src = "Vortex_axi_fpu.v:22010.2-22044.5" *)
  wire _011_;
  (* src = "Vortex_axi_fpu.v:22489.2-22512.5" *)
  wire [50:0] _012_;
  (* src = "Vortex_axi_fpu.v:22489.2-22512.5" *)
  wire [9:0] _013_;
  (* src = "Vortex_axi_fpu.v:22489.2-22512.5" *)
  wire [24:0] _014_;
  (* src = "Vortex_axi_fpu.v:22010.2-22044.5" *)
  wire _015_;
  (* src = "Vortex_axi_fpu.v:22010.2-22044.5" *)
  wire [31:0] _016_;
  (* src = "Vortex_axi_fpu.v:22010.2-22044.5" *)
  wire _017_;
  (* src = "Vortex_axi_fpu.v:22489.2-22512.5" *)
  wire [50:0] _018_;
  (* src = "Vortex_axi_fpu.v:22010.2-22044.5" *)
  wire [31:0] _019_;
  (* src = "Vortex_axi_fpu.v:22010.2-22044.5" *)
  wire _020_;
  (* src = "Vortex_axi_fpu.v:22010.2-22044.5" *)
  wire [31:0] _021_;
  (* src = "Vortex_axi_fpu.v:22010.2-22044.5" *)
  wire [31:0] _022_;
  (* src = "Vortex_axi_fpu.v:22064.85-22064.107" *)
  wire [31:0] _023_;
  (* src = "Vortex_axi_fpu.v:22064.84-22064.121" *)
  wire [31:0] _024_;
  (* src = "Vortex_axi_fpu.v:22064.83-22064.134" *)
  wire [31:0] _025_;
  (* src = "Vortex_axi_fpu.v:22129.20-22129.52" *)
  wire [76:0] _026_;
  (* src = "Vortex_axi_fpu.v:22465.11-22465.60" *)
  wire [31:0] _027_;
  (* src = "Vortex_axi_fpu.v:22467.19-22467.60" *)
  (* unused_bits = "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _028_;
  (* src = "Vortex_axi_fpu.v:22473.29-22473.79" *)
  (* unused_bits = "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _029_;
  (* src = "Vortex_axi_fpu.v:22499.21-22499.44" *)
  (* unused_bits = "10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  (* src = "Vortex_axi_fpu.v:22135.49-22135.76" *)
  wire _039_;
  (* src = "Vortex_axi_fpu.v:22465.10-22465.66" *)
  wire _040_;
  (* src = "Vortex_axi_fpu.v:22068.31-22068.54" *)
  wire _041_;
  (* src = "Vortex_axi_fpu.v:22503.12-22503.35" *)
  wire _042_;
  (* src = "Vortex_axi_fpu.v:22074.7-22074.64" *)
  wire _043_;
  (* src = "Vortex_axi_fpu.v:22077.12-22077.62" *)
  wire _044_;
  (* src = "Vortex_axi_fpu.v:22462.8-22462.34" *)
  wire _045_;
  (* src = "Vortex_axi_fpu.v:22462.68-22462.94" *)
  wire _046_;
  (* src = "Vortex_axi_fpu.v:22018.8-22018.30" *)
  wire _047_;
  (* src = "Vortex_axi_fpu.v:22018.36-22018.58" *)
  wire _048_;
  (* src = "Vortex_axi_fpu.v:22034.9-22034.46" *)
  wire _049_;
  (* src = "Vortex_axi_fpu.v:22034.8-22034.72" *)
  wire _050_;
  (* src = "Vortex_axi_fpu.v:22133.16-22133.51" *)
  wire _051_;
  (* src = "Vortex_axi_fpu.v:22135.23-22135.77" *)
  wire _052_;
  (* src = "Vortex_axi_fpu.v:22462.40-22462.95" *)
  wire _053_;
  (* src = "Vortex_axi_fpu.v:22465.9-22465.82" *)
  wire _054_;
  (* src = "Vortex_axi_fpu.v:22465.71-22465.82" *)
  wire _055_;
  (* src = "Vortex_axi_fpu.v:22018.7-22018.59" *)
  wire _056_;
  (* src = "Vortex_axi_fpu.v:22034.10-22034.32" *)
  wire _057_;
  (* src = "Vortex_axi_fpu.v:22064.29-22064.51" *)
  wire _058_;
  (* src = "Vortex_axi_fpu.v:22462.7-22462.96" *)
  wire _059_;
  (* src = "Vortex_axi_fpu.v:22133.54-22133.62" *)
  wire [76:0] _060_;
  (* src = "Vortex_axi_fpu.v:21826.55-21826.79" *)
  wire _061_;
  (* src = "Vortex_axi_fpu.v:21954.50-21954.93" *)
  wire _062_;
  (* src = "Vortex_axi_fpu.v:22062.63-22062.73" *)
  wire _063_;
  (* src = "Vortex_axi_fpu.v:22117.51-22117.70" *)
  wire [75:0] _064_;
  (* src = "Vortex_axi_fpu.v:22119.51-22119.69" *)
  wire _065_;
  (* src = "Vortex_axi_fpu.v:22133.41-22133.51" *)
  wire _066_;
  (* src = "Vortex_axi_fpu.v:22260.55-22260.79" *)
  wire _067_;
  (* src = "Vortex_axi_fpu.v:22260.55-22260.79" *)
  wire _068_;
  (* src = "Vortex_axi_fpu.v:22630.55-22630.79" *)
  wire _069_;
  (* src = "Vortex_axi_fpu.v:22581.30-22581.66" *)
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  (* src = "Vortex_axi_fpu.v:22514.29-22514.47" *)
  wire _075_;
  (* src = "Vortex_axi_fpu.v:22581.30-22581.48" *)
  wire _076_;
  (* src = "Vortex_axi_fpu.v:22064.82-22064.151" *)
  wire [31:0] _077_;
  (* src = "Vortex_axi_fpu.v:22079.29-22079.80" *)
  (* unused_bits = "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _078_;
  (* src = "Vortex_axi_fpu.v:22465.12-22465.55" *)
  wire [31:0] _079_;
  (* src = "Vortex_axi_fpu.v:22507.21-22507.44" *)
  (* unused_bits = "10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _080_;
  (* src = "Vortex_axi_fpu.v:21835.52-21835.117" *)
  wire _081_;
  (* src = "Vortex_axi_fpu.v:22064.29-22064.152" *)
  (* unused_bits = "10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _082_;
  (* src = "Vortex_axi_fpu.v:22133.16-22133.72" *)
  (* unused_bits = "76" *)
  wire [76:0] _083_;
  (* src = "Vortex_axi_fpu.v:22135.88-22135.133" *)
  wire _084_;
  (* src = "Vortex_axi_fpu.v:22269.52-22269.117" *)
  wire _085_;
  (* src = "Vortex_axi_fpu.v:22269.52-22269.117" *)
  wire _086_;
  (* src = "Vortex_axi_fpu.v:22544.31-22544.112" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _087_;
  (* src = "Vortex_axi_fpu.v:22639.52-22639.117" *)
  wire _088_;
  (* src = "Vortex_axi_fpu.v:21947.48-21947.124" *)
  wire _089_;
  (* src = "Vortex_axi_fpu.v:22103.36-22103.54" *)
  wire [75:0] addend_after_shift;
  (* src = "Vortex_axi_fpu.v:22070.33-22070.45" *)
  wire [6:0] addend_shamt;
  (* src = "Vortex_axi_fpu.v:22145.34-22145.48" *)
  reg [6:0] addend_shamt_q;
  (* src = "Vortex_axi_fpu.v:22109.36-22109.50" *)
  wire [75:0] addend_shifted;
  (* src = "Vortex_axi_fpu.v:22105.30-22105.48" *)
  wire [23:0] addend_sticky_bits;
  (* src = "Vortex_axi_fpu.v:21984.7-21984.22" *)
  wire any_operand_inf;
  (* src = "Vortex_axi_fpu.v:21986.7-21986.22" *)
  wire any_operand_nan;
  (* src = "Vortex_axi_fpu.v:21685.13-21685.18" *)
  input aux_i;
  wire aux_i;
  (* src = "Vortex_axi_fpu.v:21702.14-21702.19" *)
  output aux_o;
  reg aux_o;
  (* src = "Vortex_axi_fpu.v:21708.14-21708.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:21666.13-21666.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:21990.7-21990.28" *)
  wire effective_subtraction;
  (* src = "Vortex_axi_fpu.v:22137.7-22137.30" *)
  reg effective_subtraction_q;
  (* src = "Vortex_axi_fpu.v:22046.32-22046.42" *)
  wire [9:0] exponent_a;
  (* src = "Vortex_axi_fpu.v:22050.32-22050.47" *)
  wire [9:0] exponent_addend;
  (* src = "Vortex_axi_fpu.v:22052.32-22052.51" *)
  wire [9:0] exponent_difference;
  (* src = "Vortex_axi_fpu.v:22141.32-22141.53" *)
  reg [9:0] exponent_difference_q;
  (* src = "Vortex_axi_fpu.v:22051.32-22051.48" *)
  wire [9:0] exponent_product;
  (* src = "Vortex_axi_fpu.v:22139.32-22139.50" *)
  reg [9:0] exponent_product_q;
  (* src = "Vortex_axi_fpu.v:21698.14-21698.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:22445.31-22445.45" *)
  wire [9:0] final_exponent;
  (* src = "Vortex_axi_fpu.v:22439.25-22439.39" *)
  (* unused_bits = "24" *)
  wire [24:0] final_mantissa;
  (* src = "Vortex_axi_fpu.v:22127.7-22127.17" *)
  wire final_sign;
  (* src = "Vortex_axi_fpu.v:22151.7-22151.19" *)
  reg final_sign_q;
  (* src = "Vortex_axi_fpu.v:21691.13-21691.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:21824.9-21824.16" *)
  wire \gen_input_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:22258.9-22258.16" *)
  wire \gen_inside_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:22258.9-22258.16" *)
  wire \gen_inside_pipeline[1].reg_ena ;
  (* src = "Vortex_axi_fpu.v:22628.9-22628.16" *)
  wire \gen_output_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:21689.14-21689.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:21687.13-21687.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:21920.12-21920.18" *)
  (* unused_bits = "0 1" *)
  wire [7:0] info_a;
  (* src = "Vortex_axi_fpu.v:21921.12-21921.18" *)
  (* unused_bits = "0 1" *)
  wire [7:0] info_b;
  (* src = "Vortex_axi_fpu.v:21922.12-21922.18" *)
  (* unused_bits = "0 1 5 6" *)
  wire [7:0] info_c;
  (* src = "Vortex_axi_fpu.v:21905.14-21905.20" *)
  wire [23:0] info_q;
  (* src = "Vortex_axi_fpu.v:22111.7-22111.22" *)
  wire inject_carry_in;
  (* src = "Vortex_axi_fpu.v:21762.156-21762.175" *)
  wire [5:0] inp_pipe_is_boxed_q;
  (* src = "Vortex_axi_fpu.v:21768.23-21768.40" *)
  wire [0:1] inp_pipe_op_mod_q;
  (* src = "Vortex_axi_fpu.v:21766.220-21766.233" *)
  wire [7:0] inp_pipe_op_q;
  (* src = "Vortex_axi_fpu.v:21760.1006-21760.1025" *)
  wire [191:0] inp_pipe_operands_q;
  (* src = "Vortex_axi_fpu.v:21776.24-21776.38" *)
  wire [0:1] inp_pipe_ready;
  (* src = "Vortex_axi_fpu.v:21672.19-21672.29" *)
  input [2:0] is_boxed_i;
  wire [2:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:22427.32-22427.50" *)
  wire [5:0] leading_zero_count;
  (* src = "Vortex_axi_fpu.v:22431.7-22431.17" *)
  wire lzc_zeroes;
  (* src = "Vortex_axi_fpu.v:22085.30-22085.40" *)
  wire [23:0] mantissa_a;
  (* src = "Vortex_axi_fpu.v:22169.224-22169.244" *)
  wire [20:0] mid_pipe_add_shamt_q;
  (* src = "Vortex_axi_fpu.v:22187.23-22187.37" *)
  wire [0:2] mid_pipe_aux_q;
  (* src = "Vortex_axi_fpu.v:22161.23-22161.41" *)
  wire [0:2] mid_pipe_eff_sub_q;
  (* src = "Vortex_axi_fpu.v:22165.195-22165.214" *)
  wire [29:0] mid_pipe_exp_diff_q;
  (* src = "Vortex_axi_fpu.v:22163.195-22163.214" *)
  wire [29:0] mid_pipe_exp_prod_q;
  (* src = "Vortex_axi_fpu.v:22175.23-22175.44" *)
  wire [0:2] mid_pipe_final_sign_q;
  (* src = "Vortex_axi_fpu.v:22191.24-22191.38" *)
  wire [0:2] mid_pipe_ready;
  (* src = "Vortex_axi_fpu.v:22179.23-22179.45" *)
  wire [0:2] mid_pipe_res_is_spec_q;
  (* src = "Vortex_axi_fpu.v:22177.156-22177.175" *)
  wire [8:0] mid_pipe_rnd_mode_q;
  (* src = "Vortex_axi_fpu.v:22181.260-22181.279" *)
  wire [95:0] mid_pipe_spec_res_q;
  (* src = "Vortex_axi_fpu.v:22183.156-22183.176" *)
  wire [14:0] mid_pipe_spec_stat_q;
  (* src = "Vortex_axi_fpu.v:22171.23-22171.40" *)
  wire [0:2] mid_pipe_sticky_q;
  (* src = "Vortex_axi_fpu.v:22173.742-22173.756" *)
  wire [227:0] mid_pipe_sum_q;
  (* src = "Vortex_axi_fpu.v:22185.998-22185.1012" *)
  wire [14:0] mid_pipe_tag_q;
  (* src = "Vortex_axi_fpu.v:22167.195-22167.214" *)
  wire [29:0] mid_pipe_tent_exp_q;
  (* src = "Vortex_axi_fpu.v:22189.23-22189.39" *)
  wire [0:2] mid_pipe_valid_q;
  (* src = "Vortex_axi_fpu.v:22433.33-22433.43" *)
  wire [6:0] norm_shamt;
  (* src = "Vortex_axi_fpu.v:22435.31-22435.50" *)
  wire [9:0] normalized_exponent;
  (* src = "Vortex_axi_fpu.v:22527.7-22527.21" *)
  wire of_after_round;
  (* src = "Vortex_axi_fpu.v:22526.7-22526.22" *)
  wire of_before_round;
  (* src = "Vortex_axi_fpu.v:21679.19-21679.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:21681.13-21681.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:21916.42-21916.51" *)
  wire [31:0] operand_a;
  (* src = "Vortex_axi_fpu.v:21917.42-21917.51" *)
  wire [31:0] operand_b;
  (* src = "Vortex_axi_fpu.v:21918.42-21918.51" *)
  wire [31:0] operand_c;
  (* src = "Vortex_axi_fpu.v:21670.33-21670.43" *)
  input [95:0] operands_i;
  wire [95:0] operands_i;
  (* src = "Vortex_axi_fpu.v:21706.13-21706.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:21704.14-21704.25" *)
  output out_valid_o;
  reg out_valid_o;
  (* src = "Vortex_axi_fpu.v:22522.37-22522.50" *)
  wire [30:0] pre_round_abs;
  (* src = "Vortex_axi_fpu.v:22520.24-22520.42" *)
  wire [22:0] pre_round_mantissa;
  (* src = "Vortex_axi_fpu.v:22089.36-22089.43" *)
  wire [47:0] product;
  (* src = "Vortex_axi_fpu.v:22569.13-22569.27" *)
  wire [4:0] regular_status;
  (* src = "Vortex_axi_fpu.v:22583.43-22583.51" *)
  wire [31:0] result_d;
  (* src = "Vortex_axi_fpu.v:22008.6-22008.23" *)
  wire result_is_special;
  (* src = "Vortex_axi_fpu.v:22155.7-22155.26" *)
  reg result_is_special_q;
  (* src = "Vortex_axi_fpu.v:21693.28-21693.36" *)
  output [31:0] result_o;
  reg [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:22532.7-22532.18" *)
  (* unused_bits = "0" *)
  wire result_zero;
  (* src = "Vortex_axi_fpu.v:21675.19-21675.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:22153.13-22153.23" *)
  reg [2:0] rnd_mode_q;
  (* src = "Vortex_axi_fpu.v:22524.13-22524.30" *)
  wire [1:0] round_sticky_bits;
  (* src = "Vortex_axi_fpu.v:22536.37-22536.48" *)
  wire [30:0] rounded_abs;
  (* src = "Vortex_axi_fpu.v:22534.7-22534.19" *)
  wire rounded_sign;
  (* src = "Vortex_axi_fpu.v:21668.13-21668.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:21988.7-21988.21" *)
  wire signalling_nan;
  (* src = "Vortex_axi_fpu.v:22004.42-22004.56" *)
  wire [31:0] special_result;
  (* src = "Vortex_axi_fpu.v:22157.43-22157.59" *)
  reg [31:0] special_result_q;
  (* src = "Vortex_axi_fpu.v:22585.13-22585.21" *)
  wire [4:0] status_d;
  (* src = "Vortex_axi_fpu.v:21696.20-21696.28" *)
  output [4:0] status_o;
  reg [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:22443.7-22443.24" *)
  wire sticky_after_norm;
  (* src = "Vortex_axi_fpu.v:22107.7-22107.24" *)
  wire sticky_before_add;
  (* src = "Vortex_axi_fpu.v:22147.7-22147.26" *)
  reg sticky_before_add_q;
  (* src = "Vortex_axi_fpu.v:22149.36-22149.41" *)
  reg [75:0] sum_q;
  (* src = "Vortex_axi_fpu.v:22121.36-22121.43" *)
  wire [76:0] sum_raw;
  (* src = "Vortex_axi_fpu.v:22437.36-22437.47" *)
  wire [76:0] sum_shifted;
  (* src = "Vortex_axi_fpu.v:22441.35-22441.50" *)
  wire [50:0] sum_sticky_bits;
  (* src = "Vortex_axi_fpu.v:22611.157-22611.171" *)
  reg [5:1] sv2v_tmp_0C03D;
  (* src = "Vortex_axi_fpu.v:22619.13-22619.27" *)
  reg sv2v_tmp_25EE6;
  (* src = "Vortex_axi_fpu.v:22615.13-22615.27" *)
  reg sv2v_tmp_9E262;
  (* src = "Vortex_axi_fpu.v:22225.13-22225.27" *)
  reg [3:1] sv2v_tmp_A74E2;
  (* src = "Vortex_axi_fpu.v:22205.25-22205.39" *)
  wire [10:1] sv2v_tmp_B4C85;
  (* src = "Vortex_axi_fpu.v:22249.13-22249.27" *)
  reg sv2v_tmp_CB10A;
  (* src = "Vortex_axi_fpu.v:22245.13-22245.27" *)
  reg sv2v_tmp_CDA0E;
  (* src = "Vortex_axi_fpu.v:22241.157-22241.171" *)
  reg [5:1] sv2v_tmp_D3C2C;
  (* src = "Vortex_axi_fpu.v:21683.58-21683.63" *)
  input [4:0] tag_i;
  wire [4:0] tag_i;
  (* src = "Vortex_axi_fpu.v:21700.59-21700.64" *)
  output [4:0] tag_o;
  reg [4:0] tag_o;
  (* src = "Vortex_axi_fpu.v:22143.32-22143.52" *)
  reg [9:0] tentative_exponent_q;
  (* src = "Vortex_axi_fpu.v:21992.7-21992.21" *)
  wire tentative_sign;
  (* src = "Vortex_axi_fpu.v:22530.7-22530.21" *)
  wire uf_after_round;
  assign exponent_addend = $signed({ 2'h0, operand_c[30:23] }) + (* src = "Vortex_axi_fpu.v:22062.35-22062.75" *) $signed({ 9'h000, _063_ });
  assign _023_ = { 2'h0, exponent_a[7:0] } + (* src = "Vortex_axi_fpu.v:22064.85-22064.107" *) info_a[6];
  assign _024_ = _023_ + (* src = "Vortex_axi_fpu.v:22064.84-22064.121" *) { 2'h0, operand_b[30:23] };
  assign _025_ = _024_ + (* src = "Vortex_axi_fpu.v:22064.83-22064.134" *) info_b[6];
  assign _026_ = { 26'h0000000, product, 2'h0 } + (* src = "Vortex_axi_fpu.v:22129.20-22129.52" *) addend_shifted;
  assign sum_raw = _026_ + (* src = "Vortex_axi_fpu.v:22129.19-22129.71" *) inject_carry_in;
  assign _028_ = 32'd26 + (* src = "Vortex_axi_fpu.v:22467.19-22467.60" *) leading_zero_count;
  assign _027_ = $signed(_079_) + (* src = "Vortex_axi_fpu.v:22469.28-22469.77" *) $signed(32'd1);
  assign _029_ = $signed(32'd26) + (* src = "Vortex_axi_fpu.v:22473.29-22473.79" *) $signed(exponent_product_q);
  assign _030_ = $signed(normalized_exponent) + (* src = "Vortex_axi_fpu.v:22499.21-22499.44" *) $signed(32'd1);
  assign \gen_input_pipeline[0].reg_ena  = in_ready_o & (* src = "Vortex_axi_fpu.v:21837.21-21837.60" *) in_valid_i;
  assign inject_carry_in = effective_subtraction & (* src = "Vortex_axi_fpu.v:22119.27-22119.69" *) _065_;
  assign \gen_inside_pipeline[0].reg_ena  = inp_pipe_ready[1] & (* src = "Vortex_axi_fpu.v:22271.21-22271.60" *) sv2v_tmp_CB10A;
  assign \gen_inside_pipeline[1].reg_ena  = mid_pipe_ready[1] & (* src = "Vortex_axi_fpu.v:22271.21-22271.60" *) mid_pipe_valid_q[1];
  assign regular_status[1] = uf_after_round & (* src = "Vortex_axi_fpu.v:22579.29-22579.63" *) regular_status[0];
  assign \gen_output_pipeline[0].reg_ena  = mid_pipe_ready[2] & (* src = "Vortex_axi_fpu.v:22641.21-22641.60" *) sv2v_tmp_25EE6;
  (* src = "Vortex_axi_fpu.v:22273.4-22280.97" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) effective_subtraction_q <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) effective_subtraction_q <= mid_pipe_eff_sub_q[1];
  (* src = "Vortex_axi_fpu.v:22262.4-22269.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_25EE6 <= 1'h0;
    else if (_031_) sv2v_tmp_25EE6 <= _001_;
  (* src = "Vortex_axi_fpu.v:21828.4-21835.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_CB10A <= 1'h0;
    else if (_032_) sv2v_tmp_CB10A <= _000_;
  reg [95:0] _109_;
  (* src = "Vortex_axi_fpu.v:21839.4-21846.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _109_ <= 96'h000000000000000000000000;
    else if (\gen_input_pipeline[0].reg_ena ) _109_ <= operands_i;
  assign inp_pipe_operands_q[95:0] = _109_;
  reg \mid_pipe_aux_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:22390.4-22397.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_aux_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_aux_q_reg[1]  <= sv2v_tmp_CDA0E;
  assign mid_pipe_aux_q[1] = \mid_pipe_aux_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:22282.4-22289.304" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) exponent_product_q <= 10'h000;
    else if (\gen_inside_pipeline[1].reg_ena ) exponent_product_q <= mid_pipe_exp_prod_q[19:10];
  reg [2:0] _112_;
  (* src = "Vortex_axi_fpu.v:21848.4-21855.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _112_ <= 3'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _112_ <= is_boxed_i;
  assign inp_pipe_is_boxed_q[2:0] = _112_;
  (* src = "Vortex_axi_fpu.v:21857.4-21864.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_A74E2 <= 3'h0;
    else if (\gen_input_pipeline[0].reg_ena ) sv2v_tmp_A74E2 <= rnd_mode_i;
  reg [4:0] _114_;
  (* src = "Vortex_axi_fpu.v:22381.4-22388.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _114_ <= 5'h00;
    else if (\gen_inside_pipeline[0].reg_ena ) _114_ <= sv2v_tmp_D3C2C;
  assign mid_pipe_tag_q[9:5] = _114_;
  reg [31:0] _115_;
  (* src = "Vortex_axi_fpu.v:22363.4-22370.406" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _115_ <= 32'd0;
    else if (\gen_inside_pipeline[0].reg_ena ) _115_ <= special_result;
  assign mid_pipe_spec_res_q[63:32] = _115_;
  reg \mid_pipe_res_is_spec_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:22354.4-22361.109" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_res_is_spec_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_res_is_spec_q_reg[1]  <= result_is_special;
  assign mid_pipe_res_is_spec_q[1] = \mid_pipe_res_is_spec_q_reg[1] ;
  reg [2:0] _117_;
  (* src = "Vortex_axi_fpu.v:22345.4-22352.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _117_ <= 3'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) _117_ <= sv2v_tmp_A74E2;
  assign mid_pipe_rnd_mode_q[5:3] = _117_;
  reg \mid_pipe_final_sign_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:22336.4-22343.106" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_final_sign_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_final_sign_q_reg[1]  <= final_sign;
  assign mid_pipe_final_sign_q[1] = \mid_pipe_final_sign_q_reg[1] ;
  reg [75:0] _119_;
  (* src = "Vortex_axi_fpu.v:22327.4-22334.1000" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _119_ <= 76'h0000000000000000000;
    else if (\gen_inside_pipeline[0].reg_ena ) _119_ <= mid_pipe_sum_q[227:152];
  assign mid_pipe_sum_q[151:76] = _119_;
  reg \mid_pipe_sticky_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:22318.4-22325.94" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_sticky_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_sticky_q_reg[1]  <= sticky_before_add;
  assign mid_pipe_sticky_q[1] = \mid_pipe_sticky_q_reg[1] ;
  reg [6:0] _121_;
  (* src = "Vortex_axi_fpu.v:22309.4-22316.361" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _121_ <= 7'h00;
    else if (\gen_inside_pipeline[0].reg_ena ) _121_ <= addend_shamt;
  assign mid_pipe_add_shamt_q[13:7] = _121_;
  reg [9:0] _122_;
  (* src = "Vortex_axi_fpu.v:22300.4-22307.304" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _122_ <= 10'h000;
    else if (\gen_inside_pipeline[0].reg_ena ) _122_ <= sv2v_tmp_B4C85;
  assign mid_pipe_tent_exp_q[19:10] = _122_;
  reg [9:0] _123_;
  (* src = "Vortex_axi_fpu.v:22291.4-22298.304" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _123_ <= 10'h000;
    else if (\gen_inside_pipeline[0].reg_ena ) _123_ <= exponent_difference;
  assign mid_pipe_exp_diff_q[19:10] = _123_;
  reg [9:0] _124_;
  (* src = "Vortex_axi_fpu.v:22282.4-22289.304" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _124_ <= 10'h000;
    else if (\gen_inside_pipeline[0].reg_ena ) _124_ <= exponent_product;
  assign mid_pipe_exp_prod_q[19:10] = _124_;
  reg \mid_pipe_eff_sub_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:22273.4-22280.97" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_eff_sub_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_eff_sub_q_reg[1]  <= effective_subtraction;
  assign mid_pipe_eff_sub_q[1] = \mid_pipe_eff_sub_q_reg[1] ;
  reg \mid_pipe_valid_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:22262.4-22269.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_valid_q_reg[1]  <= 1'h0;
    else if (_033_) \mid_pipe_valid_q_reg[1]  <= _002_;
  assign mid_pipe_valid_q[1] = \mid_pipe_valid_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:21893.4-21900.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_CDA0E <= 1'h0;
    else if (\gen_input_pipeline[0].reg_ena ) sv2v_tmp_CDA0E <= aux_i;
  (* src = "Vortex_axi_fpu.v:21884.4-21891.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_D3C2C <= 5'h00;
    else if (\gen_input_pipeline[0].reg_ena ) sv2v_tmp_D3C2C <= tag_i;
  reg \inp_pipe_op_mod_q_reg[0] ;
  (* src = "Vortex_axi_fpu.v:21875.4-21882.94" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_op_mod_q_reg[0]  <= 1'h0;
    else if (\gen_input_pipeline[0].reg_ena ) \inp_pipe_op_mod_q_reg[0]  <= op_mod_i;
  assign inp_pipe_op_mod_q[1] = \inp_pipe_op_mod_q_reg[0] ;
  reg [3:0] _130_;
  (* src = "Vortex_axi_fpu.v:21866.4-21873.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _130_ <= 4'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _130_ <= op_i;
  assign inp_pipe_op_q[3:0] = _130_;
  (* src = "Vortex_axi_fpu.v:22670.4-22677.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) aux_o <= 1'h0;
    else if (\gen_output_pipeline[0].reg_ena ) aux_o <= sv2v_tmp_9E262;
  (* src = "Vortex_axi_fpu.v:22661.4-22668.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) tag_o <= 5'h00;
    else if (\gen_output_pipeline[0].reg_ena ) tag_o <= sv2v_tmp_0C03D;
  (* src = "Vortex_axi_fpu.v:22652.4-22659.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) status_o <= 5'h00;
    else if (\gen_output_pipeline[0].reg_ena ) status_o <= status_d;
  (* src = "Vortex_axi_fpu.v:22643.4-22650.400" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) result_o <= 32'd0;
    else if (\gen_output_pipeline[0].reg_ena ) result_o <= result_d;
  (* src = "Vortex_axi_fpu.v:22632.4-22639.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) out_valid_o <= 1'h0;
    else if (_034_) out_valid_o <= _003_;
  (* src = "Vortex_axi_fpu.v:22390.4-22397.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_9E262 <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) sv2v_tmp_9E262 <= mid_pipe_aux_q[1];
  (* src = "Vortex_axi_fpu.v:22381.4-22388.1384" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_0C03D <= 5'h00;
    else if (\gen_inside_pipeline[1].reg_ena ) sv2v_tmp_0C03D <= mid_pipe_tag_q[9:5];
  (* src = "Vortex_axi_fpu.v:22363.4-22370.406" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) special_result_q <= 32'd0;
    else if (\gen_inside_pipeline[1].reg_ena ) special_result_q <= mid_pipe_spec_res_q[63:32];
  (* src = "Vortex_axi_fpu.v:22354.4-22361.109" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) result_is_special_q <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) result_is_special_q <= mid_pipe_res_is_spec_q[1];
  (* src = "Vortex_axi_fpu.v:22345.4-22352.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rnd_mode_q <= 3'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) rnd_mode_q <= mid_pipe_rnd_mode_q[5:3];
  (* src = "Vortex_axi_fpu.v:22336.4-22343.106" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) final_sign_q <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) final_sign_q <= mid_pipe_final_sign_q[1];
  (* src = "Vortex_axi_fpu.v:22327.4-22334.1000" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sum_q <= 76'h0000000000000000000;
    else if (\gen_inside_pipeline[1].reg_ena ) sum_q <= mid_pipe_sum_q[151:76];
  (* src = "Vortex_axi_fpu.v:22318.4-22325.94" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sticky_before_add_q <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) sticky_before_add_q <= mid_pipe_sticky_q[1];
  (* src = "Vortex_axi_fpu.v:22309.4-22316.361" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) addend_shamt_q <= 7'h00;
    else if (\gen_inside_pipeline[1].reg_ena ) addend_shamt_q <= mid_pipe_add_shamt_q[13:7];
  (* src = "Vortex_axi_fpu.v:22291.4-22298.304" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) exponent_difference_q <= 10'h000;
    else if (\gen_inside_pipeline[1].reg_ena ) exponent_difference_q <= mid_pipe_exp_diff_q[19:10];
  (* src = "Vortex_axi_fpu.v:22300.4-22307.304" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) tentative_exponent_q <= 10'h000;
    else if (\gen_inside_pipeline[1].reg_ena ) tentative_exponent_q <= mid_pipe_tent_exp_q[19:10];
  reg \mid_pipe_spec_stat_q_reg[9] ;
  (* src = "Vortex_axi_fpu.v:22372.4-22379.259" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_spec_stat_q_reg[9]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_spec_stat_q_reg[9]  <= mid_pipe_spec_stat_q[14];
  assign mid_pipe_spec_stat_q[9] = \mid_pipe_spec_stat_q_reg[9] ;
  reg \mid_pipe_spec_stat_q_reg[4] ;
  (* src = "Vortex_axi_fpu.v:22372.4-22379.259" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_spec_stat_q_reg[4]  <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) \mid_pipe_spec_stat_q_reg[4]  <= mid_pipe_spec_stat_q[9];
  assign mid_pipe_spec_stat_q[4] = \mid_pipe_spec_stat_q_reg[4] ;
  assign _031_ = | { mid_pipe_ready[1], flush_i };
  assign _032_ = | { in_ready_o, flush_i };
  assign _033_ = | { inp_pipe_ready[1], flush_i };
  assign _034_ = | { mid_pipe_ready[2], flush_i };
  assign _035_ = | { _074_, _071_ };
  assign _037_ = | { _074_, _073_, _072_, _071_ };
  assign _036_ = | { _074_, _073_, _072_ };
  assign _038_ = | { _074_, _073_, _071_ };
  assign _039_ = sum_raw[76] == (* src = "Vortex_axi_fpu.v:22135.49-22135.76" *) tentative_sign;
  assign uf_after_round = ! (* src = "Vortex_axi_fpu.v:22563.26-22563.226" *) rounded_abs[30:23];
  assign of_after_round = rounded_abs[30:23] == (* src = "Vortex_axi_fpu.v:22565.26-22565.226" *) 8'hff;
  assign _040_ = $signed(_027_) >= (* src = "Vortex_axi_fpu.v:22465.10-22465.66" *) $signed(32'd0);
  assign of_before_round = $signed(final_exponent) >= (* src = "Vortex_axi_fpu.v:22538.27-22538.66" *) $signed(32'd255);
  assign _041_ = $signed(exponent_difference) > (* src = "Vortex_axi_fpu.v:22068.31-22068.54" *) $signed(32'd0);
  assign _042_ = $signed(normalized_exponent) > (* src = "Vortex_axi_fpu.v:22503.12-22503.35" *) $signed(32'd1);
  assign _043_ = $signed(exponent_difference) <= (* src = "Vortex_axi_fpu.v:22074.7-22074.64" *) $signed(32'd4294967247);
  assign _044_ = $signed(exponent_difference) <= (* src = "Vortex_axi_fpu.v:22077.12-22077.62" *) $signed(32'd26);
  assign _045_ = $signed(exponent_difference_q) <= (* src = "Vortex_axi_fpu.v:22462.8-22462.34" *) $signed(32'd0);
  assign _046_ = $signed(exponent_difference_q) <= (* src = "Vortex_axi_fpu.v:22462.68-22462.94" *) $signed(32'd2);
  assign _047_ = info_a[4] && (* src = "Vortex_axi_fpu.v:22018.8-22018.30" *) info_b[5];
  assign _048_ = info_a[5] && (* src = "Vortex_axi_fpu.v:22018.36-22018.58" *) info_b[4];
  assign _049_ = _057_ && (* src = "Vortex_axi_fpu.v:22034.9-22034.46" *) info_c[4];
  assign _050_ = _049_ && (* src = "Vortex_axi_fpu.v:22034.8-22034.72" *) effective_subtraction;
  assign _051_ = effective_subtraction && (* src = "Vortex_axi_fpu.v:22133.16-22133.51" *) _066_;
  assign _052_ = effective_subtraction && (* src = "Vortex_axi_fpu.v:22135.23-22135.77" *) _039_;
  assign _053_ = effective_subtraction_q && (* src = "Vortex_axi_fpu.v:22462.40-22462.95" *) _046_;
  assign _054_ = _040_ && (* src = "Vortex_axi_fpu.v:22465.9-22465.82" *) _055_;
  assign _055_ = ! (* src = "Vortex_axi_fpu.v:22465.71-22465.82" *) lzc_zeroes;
  assign _056_ = _047_ || (* src = "Vortex_axi_fpu.v:22018.7-22018.59" *) _048_;
  assign _057_ = info_a[4] || (* src = "Vortex_axi_fpu.v:22037.13-22037.35" *) info_b[4];
  assign _058_ = info_a[5] || (* src = "Vortex_axi_fpu.v:22064.29-22064.51" *) info_b[5];
  assign _059_ = _045_ || (* src = "Vortex_axi_fpu.v:22462.7-22462.96" *) _053_;
  assign product = { info_a[7], mantissa_a[22:0] } * (* src = "Vortex_axi_fpu.v:22099.19-22099.42" *) { info_b[7], operand_b[22:0] };
  assign _060_ = - (* src = "Vortex_axi_fpu.v:22133.54-22133.62" *) sum_raw;
  assign _061_ = ~ (* src = "Vortex_axi_fpu.v:21826.55-21826.79" *) sv2v_tmp_CB10A;
  assign _062_ = ~ (* src = "Vortex_axi_fpu.v:21954.50-21954.93" *) inp_pipe_operands_q[31];
  assign _063_ = ~ (* src = "Vortex_axi_fpu.v:22062.63-22062.73" *) info_c[7];
  assign _064_ = ~ (* src = "Vortex_axi_fpu.v:22117.51-22117.70" *) addend_after_shift;
  assign _065_ = ~ (* src = "Vortex_axi_fpu.v:22119.51-22119.69" *) sticky_before_add;
  assign _066_ = ~ (* src = "Vortex_axi_fpu.v:22133.41-22133.51" *) sum_raw[76];
  assign _067_ = ~ (* src = "Vortex_axi_fpu.v:22260.55-22260.79" *) mid_pipe_valid_q[1];
  assign _068_ = ~ (* src = "Vortex_axi_fpu.v:22260.55-22260.79" *) sv2v_tmp_25EE6;
  assign _069_ = ~ (* src = "Vortex_axi_fpu.v:22630.55-22630.79" *) out_valid_o;
  assign in_ready_o = inp_pipe_ready[1] | (* src = "Vortex_axi_fpu.v:21826.31-21826.79" *) _061_;
  assign inp_pipe_ready[1] = mid_pipe_ready[1] | (* src = "Vortex_axi_fpu.v:22260.31-22260.79" *) _067_;
  assign mid_pipe_ready[1] = mid_pipe_ready[2] | (* src = "Vortex_axi_fpu.v:22260.31-22260.79" *) _068_;
  assign sticky_after_norm = _075_ | (* src = "Vortex_axi_fpu.v:22514.29-22514.69" *) sticky_before_add_q;
  assign regular_status[2] = of_before_round | (* src = "Vortex_axi_fpu.v:22577.29-22577.61" *) of_after_round;
  assign _070_ = _076_ | (* src = "Vortex_axi_fpu.v:22581.30-22581.66" *) of_before_round;
  assign regular_status[0] = _070_ | (* src = "Vortex_axi_fpu.v:22581.29-22581.84" *) of_after_round;
  assign mid_pipe_ready[2] = out_ready_i | (* src = "Vortex_axi_fpu.v:22630.31-22630.79" *) _069_;
  assign _014_ = _042_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22503.12-22503.35|Vortex_axi_fpu.v:22503.8-22511.27" *) sum_shifted[74:50] : { 1'h0, sum_shifted[74:51] };
  assign _018_ = _042_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22503.12-22503.35|Vortex_axi_fpu.v:22503.8-22511.27" *) { sum_shifted[49:0], 1'h0 } : sum_shifted[50:0];
  assign _013_ = _042_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22503.12-22503.35|Vortex_axi_fpu.v:22503.8-22511.27" *) _080_[9:0] : 10'h000;
  assign _005_ = sum_shifted[75] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22501.12-22501.49|Vortex_axi_fpu.v:22501.8-22511.27" *) normalized_exponent : _013_;
  assign _012_ = sum_shifted[75] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22501.12-22501.49|Vortex_axi_fpu.v:22501.8-22511.27" *) sum_shifted[50:0] : _018_;
  assign _006_ = sum_shifted[75] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22501.12-22501.49|Vortex_axi_fpu.v:22501.8-22511.27" *) { 1'h1, sum_shifted[74:51] } : _014_;
  assign final_mantissa = sum_shifted[76] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22495.7-22495.44|Vortex_axi_fpu.v:22495.3-22511.27" *) { 1'h1, sum_shifted[75:52] } : _006_;
  assign sum_sticky_bits = sum_shifted[76] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22495.7-22495.44|Vortex_axi_fpu.v:22495.3-22511.27" *) sum_shifted[51:1] : _012_;
  assign final_exponent = sum_shifted[76] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22495.7-22495.44|Vortex_axi_fpu.v:22495.3-22511.27" *) _030_[9:0] : _005_;
  assign _008_ = _054_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22465.9-22465.82|Vortex_axi_fpu.v:22465.5-22476.8" *) _027_[9:0] : 10'h000;
  assign _007_ = _054_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22465.9-22465.82|Vortex_axi_fpu.v:22465.5-22476.8" *) _028_[6:0] : _029_[6:0];
  assign normalized_exponent = _059_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22462.7-22462.96|Vortex_axi_fpu.v:22462.3-22484.6" *) _008_ : tentative_exponent_q;
  assign norm_shamt = _059_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22462.7-22462.96|Vortex_axi_fpu.v:22462.3-22484.6" *) _007_ : addend_shamt_q;
  assign _004_ = _044_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22077.12-22077.62|Vortex_axi_fpu.v:22077.8-22082.21" *) _078_[6:0] : 7'h00;
  assign addend_shamt = _043_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22074.7-22074.64|Vortex_axi_fpu.v:22074.3-22082.21" *) 7'h4c : _004_;
  assign _022_ = info_c[4] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22040.13-22040.22|Vortex_axi_fpu.v:22040.9-22042.115" *) { operand_c[31], 31'h7f800000 } : 32'd2143289344;
  assign _021_ = _057_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22037.13-22037.35|Vortex_axi_fpu.v:22037.9-22042.115" *) { tentative_sign, 31'h7f800000 } : _022_;
  assign _020_ = _050_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22034.8-22034.72|Vortex_axi_fpu.v:22034.4-22042.115" *) 1'h1 : 1'h0;
  assign _019_ = _050_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22034.8-22034.72|Vortex_axi_fpu.v:22034.4-22042.115" *) 32'd2143289344 : _021_;
  assign _017_ = any_operand_inf ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22030.12-22030.27|Vortex_axi_fpu.v:22030.8-22043.6" *) _020_ : 1'h0;
  assign _016_ = any_operand_inf ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22030.12-22030.27|Vortex_axi_fpu.v:22030.8-22043.6" *) _019_ : 32'd2143289344;
  assign _015_ = any_operand_inf ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22030.12-22030.27|Vortex_axi_fpu.v:22030.8-22043.6" *) 1'h1 : 1'h0;
  assign _011_ = any_operand_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22024.12-22024.27|Vortex_axi_fpu.v:22024.8-22043.6" *) signalling_nan : _017_;
  assign _009_ = any_operand_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22024.12-22024.27|Vortex_axi_fpu.v:22024.8-22043.6" *) 1'h1 : _015_;
  assign _010_ = any_operand_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22024.12-22024.27|Vortex_axi_fpu.v:22024.8-22043.6" *) 32'd2143289344 : _016_;
  assign mid_pipe_spec_stat_q[14] = _056_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22018.7-22018.59|Vortex_axi_fpu.v:22018.3-22043.6" *) 1'h1 : _011_;
  assign result_is_special = _056_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22018.7-22018.59|Vortex_axi_fpu.v:22018.3-22043.6" *) 1'h1 : _009_;
  assign special_result = _056_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:22018.7-22018.59|Vortex_axi_fpu.v:22018.3-22043.6" *) 32'd2143289344 : _010_;
  function [0:0] _228_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:21949.3-21981.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _228_ = b[0:0];
      3'b?1?:
        _228_ = b[1:1];
      3'b1??:
        _228_ = b[2:2];
      default:
        _228_ = a;
    endcase
  endfunction
  assign operand_a[31] = _228_(1'h1, { _062_, 1'h0, inp_pipe_operands_q[31] }, { _073_, _072_, _035_ });
  function [30:0] _229_;
    input [30:0] a;
    input [61:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:21949.3-21981.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _229_ = b[30:0];
      2'b1?:
        _229_ = b[61:31];
      default:
        _229_ = a;
    endcase
  endfunction
  assign { exponent_a[7:0], mantissa_a[22:0] } = _229_(31'h00800001, { 31'h3f800000, inp_pipe_operands_q[30:0] }, { _072_, _038_ });
  function [31:0] _230_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:21949.3-21981.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _230_ = b[31:0];
      2'b1?:
        _230_ = b[63:32];
      default:
        _230_ = a;
    endcase
  endfunction
  assign operand_c = _230_(32'd2155872257, { _089_, inp_pipe_operands_q[94:64], 32'h80000000 }, { _036_, _071_ });
  assign info_b = _037_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:21949.3-21981.10" *) info_q[15:8] : 8'hff;
  function [7:0] _232_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:21949.3-21981.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _232_ = b[7:0];
      2'b1?:
        _232_ = b[15:8];
      default:
        _232_ = a;
    endcase
  endfunction
  assign info_a = _232_(8'hff, { 8'h81, info_q[7:0] }, { _072_, _038_ });
  assign operand_b = _037_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:21949.3-21981.10" *) inp_pipe_operands_q[63:32] : 32'd2155872257;
  function [7:0] _234_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:21949.3-21981.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _234_ = b[7:0];
      2'b1?:
        _234_ = b[15:8];
      default:
        _234_ = a;
    endcase
  endfunction
  assign info_c = _234_(8'hff, { info_q[23:16], 8'h21 }, { _036_, _071_ });
  assign _071_ = inp_pipe_op_q[3:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:21949.3-21981.10" *) 4'h3;
  assign _072_ = inp_pipe_op_q[3:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:21949.3-21981.10" *) 4'h2;
  assign _073_ = inp_pipe_op_q[3:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:21949.3-21981.10" *) 4'h1;
  assign _074_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:21949.3-21981.10" *) inp_pipe_op_q[3:0];
  assign any_operand_inf = | (* src = "Vortex_axi_fpu.v:21994.27-21994.61" *) { info_c[4], info_b[4], info_a[4] };
  assign any_operand_nan = | (* src = "Vortex_axi_fpu.v:21996.27-21996.61" *) { info_c[3], info_b[3], info_a[3] };
  assign signalling_nan = | (* src = "Vortex_axi_fpu.v:21998.26-21998.60" *) { info_c[2], info_b[2], info_a[2] };
  assign sticky_before_add = | (* src = "Vortex_axi_fpu.v:22115.29-22115.48" *) addend_sticky_bits;
  assign _075_ = | (* src = "Vortex_axi_fpu.v:22514.29-22514.47" *) sum_sticky_bits;
  assign _076_ = | (* src = "Vortex_axi_fpu.v:22581.30-22581.48" *) round_sticky_bits;
  assign busy_o = | (* src = "Vortex_axi_fpu.v:22695.18-22695.73" *) { mid_pipe_valid_q[1], sv2v_tmp_25EE6, out_valid_o, sv2v_tmp_CB10A, in_valid_i };
  assign sum_shifted = sum_q << (* src = "Vortex_axi_fpu.v:22487.23-22487.42" *) norm_shamt;
  assign { addend_after_shift, addend_sticky_bits } = { info_c[7], operand_c[22:0], 76'h0000000000000000000 } >> (* src = "Vortex_axi_fpu.v:22113.52-22113.110" *) addend_shamt;
  assign _077_ = _025_ - (* src = "Vortex_axi_fpu.v:22064.82-22064.151" *) 32'd127;
  assign exponent_difference = $signed(exponent_addend) - (* src = "Vortex_axi_fpu.v:22066.31-22066.65" *) $signed(exponent_product);
  assign _078_ = $signed(32'd27) - (* src = "Vortex_axi_fpu.v:22079.29-22079.80" *) $signed(exponent_difference);
  assign _079_ = $signed(exponent_product_q) - (* src = "Vortex_axi_fpu.v:22469.29-22469.72" *) $signed({ 1'h0, leading_zero_count });
  assign _080_ = $signed(normalized_exponent) - (* src = "Vortex_axi_fpu.v:22507.21-22507.44" *) $signed(32'd1);
  assign _081_ = in_ready_o ? (* src = "Vortex_axi_fpu.v:21835.52-21835.117" *) in_valid_i : 1'hx;
  assign _000_ = flush_i ? (* src = "Vortex_axi_fpu.v:21835.34-21835.118" *) 1'h0 : _081_;
  assign { _082_[31:10], exponent_product } = _058_ ? (* src = "Vortex_axi_fpu.v:22064.29-22064.152" *) 32'd4294967171 : _077_;
  assign sv2v_tmp_B4C85 = _041_ ? (* src = "Vortex_axi_fpu.v:22068.31-22068.91" *) exponent_addend : exponent_product;
  assign addend_shifted = effective_subtraction ? (* src = "Vortex_axi_fpu.v:22117.27-22117.91" *) _064_ : addend_after_shift;
  assign { _083_[76], mid_pipe_sum_q[227:152] } = _051_ ? (* src = "Vortex_axi_fpu.v:22133.16-22133.72" *) _060_ : sum_raw;
  assign _084_ = effective_subtraction ? (* src = "Vortex_axi_fpu.v:22135.88-22135.133" *) 1'h0 : tentative_sign;
  assign final_sign = _052_ ? (* src = "Vortex_axi_fpu.v:22135.23-22135.134" *) 1'h1 : _084_;
  assign _085_ = inp_pipe_ready[1] ? (* src = "Vortex_axi_fpu.v:22269.52-22269.117" *) sv2v_tmp_CB10A : 1'hx;
  assign _002_ = flush_i ? (* src = "Vortex_axi_fpu.v:22269.34-22269.118" *) 1'h0 : _085_;
  assign _086_ = mid_pipe_ready[1] ? (* src = "Vortex_axi_fpu.v:22269.52-22269.117" *) mid_pipe_valid_q[1] : 1'hx;
  assign _001_ = flush_i ? (* src = "Vortex_axi_fpu.v:22269.34-22269.118" *) 1'h0 : _086_;
  assign { _087_[31:8], pre_round_abs[30:23] } = of_before_round ? (* src = "Vortex_axi_fpu.v:22544.31-22544.112" *) 32'd254 : { 24'h000000, final_exponent[7:0] };
  assign pre_round_mantissa = of_before_round ? (* src = "Vortex_axi_fpu.v:22546.31-22546.96" *) 23'h7fffff : final_mantissa[23:1];
  assign round_sticky_bits = of_before_round ? (* src = "Vortex_axi_fpu.v:22550.30-22550.94" *) 2'h3 : { final_mantissa[0], sticky_after_norm };
  assign result_d = result_is_special_q ? (* src = "Vortex_axi_fpu.v:22587.21-22587.76" *) special_result_q : { rounded_sign, rounded_abs };
  assign status_d = result_is_special_q ? (* src = "Vortex_axi_fpu.v:22589.21-22589.76" *) { mid_pipe_spec_stat_q[4], 4'h0 } : { 2'h0, regular_status[2:0] };
  assign _088_ = mid_pipe_ready[2] ? (* src = "Vortex_axi_fpu.v:22639.52-22639.117" *) sv2v_tmp_25EE6 : 1'hx;
  assign _003_ = flush_i ? (* src = "Vortex_axi_fpu.v:22639.34-22639.118" *) 1'h0 : _088_;
  assign _089_ = inp_pipe_operands_q[95] ^ (* src = "Vortex_axi_fpu.v:21947.48-21947.124" *) inp_pipe_op_mod_q[1];
  assign effective_subtraction = tentative_sign ^ (* src = "Vortex_axi_fpu.v:22000.33-22000.167" *) operand_c[31];
  assign tentative_sign = operand_a[31] ^ (* src = "Vortex_axi_fpu.v:22039.23-22039.110" *) operand_b[31];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:21910.4-21914.3" *)
  \$paramod$aa198a329ffc044f9fef695fda54759a05728371\fpnew_classifier  i_class_inputs (
    .info_o(info_q),
    .is_boxed_i(inp_pipe_is_boxed_q[2:0]),
    .operands_i(inp_pipe_operands_q[95:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:22552.51-22561.3" *)
  \$paramod\fpnew_rounding\AbsWidth=32'00000000000000000000000000011111  i_fpnew_rounding (
    .abs_rounded_o(rounded_abs),
    .abs_value_i({ pre_round_abs[30:23], pre_round_mantissa }),
    .effective_subtraction_i(effective_subtraction_q),
    .exact_zero_o(result_zero),
    .rnd_mode_i(rnd_mode_q),
    .round_sticky_bits_i(round_sticky_bits),
    .sign_i(final_sign_q),
    .sign_o(rounded_sign)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:22452.4-22456.3" *)
  \$paramod$3dc9b54c1a715af223bba72fd88f9cd46ba20ed0\lzc  i_lzc (
    .cnt_o(leading_zero_count),
    .empty_o(lzc_zeroes),
    .in_i(sum_q[50:0])
  );
  assign _082_[9:0] = exponent_product;
  assign _083_[75:0] = mid_pipe_sum_q[227:152];
  assign _087_[7:0] = pre_round_abs[30:23];
  assign exponent_a[9:8] = 2'h0;
  assign extension_bit_o = 1'h1;
  assign inp_pipe_is_boxed_q[5:3] = is_boxed_i;
  assign inp_pipe_op_mod_q[0] = op_mod_i;
  assign inp_pipe_op_q[7:4] = op_i;
  assign inp_pipe_operands_q[191:96] = operands_i;
  assign inp_pipe_ready[0] = in_ready_o;
  assign mantissa_a[23] = info_a[7];
  assign { mid_pipe_add_shamt_q[20:14], mid_pipe_add_shamt_q[6:0] } = { addend_shamt, addend_shamt_q };
  assign { mid_pipe_aux_q[0], mid_pipe_aux_q[2] } = { sv2v_tmp_CDA0E, sv2v_tmp_9E262 };
  assign { mid_pipe_eff_sub_q[0], mid_pipe_eff_sub_q[2] } = { effective_subtraction, effective_subtraction_q };
  assign { mid_pipe_exp_diff_q[29:20], mid_pipe_exp_diff_q[9:0] } = { exponent_difference, exponent_difference_q };
  assign { mid_pipe_exp_prod_q[29:20], mid_pipe_exp_prod_q[9:0] } = { exponent_product, exponent_product_q };
  assign { mid_pipe_final_sign_q[0], mid_pipe_final_sign_q[2] } = { final_sign, final_sign_q };
  assign mid_pipe_ready[0] = inp_pipe_ready[1];
  assign { mid_pipe_res_is_spec_q[0], mid_pipe_res_is_spec_q[2] } = { result_is_special, result_is_special_q };
  assign { mid_pipe_rnd_mode_q[8:6], mid_pipe_rnd_mode_q[2:0] } = { sv2v_tmp_A74E2, rnd_mode_q };
  assign { mid_pipe_spec_res_q[95:64], mid_pipe_spec_res_q[31:0] } = { special_result, special_result_q };
  assign { mid_pipe_spec_stat_q[13:10], mid_pipe_spec_stat_q[8:5], mid_pipe_spec_stat_q[3:0] } = 12'h000;
  assign { mid_pipe_sticky_q[0], mid_pipe_sticky_q[2] } = { sticky_before_add, sticky_before_add_q };
  assign mid_pipe_sum_q[75:0] = sum_q;
  assign { mid_pipe_tag_q[14:10], mid_pipe_tag_q[4:0] } = { sv2v_tmp_D3C2C, sv2v_tmp_0C03D };
  assign { mid_pipe_tent_exp_q[29:20], mid_pipe_tent_exp_q[9:0] } = { sv2v_tmp_B4C85, tentative_exponent_q };
  assign { mid_pipe_valid_q[0], mid_pipe_valid_q[2] } = { sv2v_tmp_CB10A, sv2v_tmp_25EE6 };
  assign operand_a[30:0] = { exponent_a[7:0], mantissa_a[22:0] };
  assign pre_round_abs[22:0] = pre_round_mantissa;
  assign regular_status[4:3] = 2'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod$4f0432a62e85ca8c1c58195fa5145bbd5b834afd\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  wire [564:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *)
  wire _06_;
  wire [564:0] _07_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [564:0] data_in;
  wire [564:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [564:0] data_out;
  reg [564:0] data_out;
  (* src = "Vortex_axi_fpu.v:11568.23-11568.29" *)
  reg [564:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_fpu.v:11576.10-11576.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11574.10-11574.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11572.9-11572.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11574.17-11574.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_fpu.v:11612.23-11612.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_fpu.v:11576.16-11576.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_fpu.v:11607.15-11607.24|Vortex_axi_fpu.v:11607.11-11609.28" *) \genblk1.genblk1.genblk1.buffer  : 565'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11604.10-11604.28|Vortex_axi_fpu.v:11604.6-11609.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod$5096dd89f755e6e84ea5df45eda3714f0ee9dc3b\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "Vortex_axi_fpu.v:11660.31-11660.41" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:11660.19-11660.42" *)
  wire _11_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [113:0] data_in;
  wire [113:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [113:0] data_out;
  wire [113:0] data_out;
  (* src = "Vortex_axi_fpu.v:11628.10-11628.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11626.10-11626.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11624.9-11624.17" *)
  reg \genblk1.genblk1.genblk1.rd_ptr_r ;
  (* src = "Vortex_axi_fpu.v:11620.23-11620.32" *)
  reg [113:0] \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_fpu.v:11620.23-11620.32" *)
  reg [113:0] \genblk1.genblk1.genblk1.shift_reg[1] ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  reg ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11663.5-11670.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[0]  <= data_in;
  (* src = "Vortex_axi_fpu.v:11663.5-11670.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[1]  <= \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (_02_) valid_out <= _09_;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) ready_in <= 1'h1;
    else if (_02_) ready_in <= _06_;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_r  <= 1'h1;
    else \genblk1.genblk1.genblk1.rd_ptr_r  <= _11_;
  assign _00_ = | { \genblk1.genblk1.genblk1.push , \genblk1.genblk1.genblk1.pop  };
  assign _01_ = { \genblk1.genblk1.genblk1.push , \genblk1.genblk1.genblk1.pop  } != 2'h3;
  assign _02_ = & { _01_, _00_ };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11626.17-11626.37" *) ready_in;
  assign \genblk1.genblk1.genblk1.pop  = valid_out && (* src = "Vortex_axi_fpu.v:11628.16-11628.40" *) ready_out;
  function [113:0] _22_;
    input [113:0] a;
    input [227:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _22_ = b[113:0];
      2'b1?:
        _22_ = b[227:114];
      default:
        _22_ = a;
    endcase
  endfunction
  assign data_out = _22_(114'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, { \genblk1.genblk1.genblk1.shift_reg[0] , \genblk1.genblk1.genblk1.shift_reg[1]  }, { _03_, \genblk1.genblk1.genblk1.rd_ptr_r  });
  assign _03_ = ~ (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _04_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11653.16-11653.19|Vortex_axi_fpu.v:11653.12-11658.10" *) 1'h1 : 1'hx;
  assign _05_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11645.13-11645.17|Vortex_axi_fpu.v:11645.9-11650.12" *) 1'hx : \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _06_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11642.11-11642.15|Vortex_axi_fpu.v:11642.7-11658.10" *) _05_ : _04_;
  assign _07_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11653.16-11653.19|Vortex_axi_fpu.v:11653.12-11658.10" *) \genblk1.genblk1.genblk1.rd_ptr_r  : 1'hx;
  assign _08_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11645.13-11645.17|Vortex_axi_fpu.v:11645.9-11650.12" *) 1'hx : 1'h1;
  assign _09_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11642.11-11642.15|Vortex_axi_fpu.v:11642.7-11658.10" *) _08_ : _07_;
  assign _10_ = \genblk1.genblk1.genblk1.push  ^ (* src = "Vortex_axi_fpu.v:11660.31-11660.41" *) \genblk1.genblk1.genblk1.pop ;
  assign _11_ = \genblk1.genblk1.genblk1.rd_ptr_r  ^ (* src = "Vortex_axi_fpu.v:11660.19-11660.42" *) _10_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_noncomp_1F07E" *)
(* src = "Vortex_axi_fpu.v:18269.1-18960.10" *)
module \$paramod$50b0a0aee5269d7c4321a9bfec95a778e76b611b\fpnew_noncomp_1F07E (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, tag_i, aux_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, class_mask_o, is_class_o, tag_o, aux_o, out_valid_o, out_ready_i
, busy_o);
  (* src = "Vortex_axi_fpu.v:18457.4-18464.120" *)
  wire _000_;
  (* src = "Vortex_axi_fpu.v:18865.4-18872.120" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:18593.2-18624.5" *)
  (* unused_bits = "31" *)
  wire [31:0] _002_;
  (* src = "Vortex_axi_fpu.v:18724.2-18744.5" *)
  wire [9:0] _003_;
  (* src = "Vortex_axi_fpu.v:18674.2-18714.5" *)
  wire [31:0] _004_;
  (* src = "Vortex_axi_fpu.v:18674.2-18714.5" *)
  wire _005_;
  (* src = "Vortex_axi_fpu.v:18636.2-18664.5" *)
  wire [31:0] _006_;
  (* src = "Vortex_axi_fpu.v:18724.2-18744.5" *)
  wire [9:0] _007_;
  (* src = "Vortex_axi_fpu.v:18674.2-18714.5" *)
  wire [31:0] _008_;
  (* src = "Vortex_axi_fpu.v:18674.2-18714.5" *)
  wire _009_;
  (* src = "Vortex_axi_fpu.v:18636.2-18664.5" *)
  wire [31:0] _010_;
  (* src = "Vortex_axi_fpu.v:18724.2-18744.5" *)
  wire [9:0] _011_;
  (* src = "Vortex_axi_fpu.v:18674.2-18714.5" *)
  wire [31:0] _012_;
  (* src = "Vortex_axi_fpu.v:18636.2-18664.5" *)
  wire [31:0] _013_;
  (* src = "Vortex_axi_fpu.v:18724.2-18744.5" *)
  wire [9:0] _014_;
  (* src = "Vortex_axi_fpu.v:18674.2-18714.5" *)
  wire [31:0] _015_;
  (* src = "Vortex_axi_fpu.v:18701.21-18701.56" *)
  wire [31:0] _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  (* src = "Vortex_axi_fpu.v:18574.27-18574.49" *)
  wire _023_;
  (* src = "Vortex_axi_fpu.v:18574.55-18574.77" *)
  wire _024_;
  (* src = "Vortex_axi_fpu.v:18642.7-18642.29" *)
  wire _025_;
  (* src = "Vortex_axi_fpu.v:18576.56-18576.144" *)
  wire _026_;
  (* src = "Vortex_axi_fpu.v:18576.30-18576.51" *)
  wire _027_;
  (* src = "Vortex_axi_fpu.v:18455.55-18455.79" *)
  wire _028_;
  (* src = "Vortex_axi_fpu.v:18613.52-18613.59" *)
  wire _029_;
  (* src = "Vortex_axi_fpu.v:18701.41-18701.56" *)
  wire [31:0] _030_;
  (* src = "Vortex_axi_fpu.v:18863.55-18863.79" *)
  wire _031_;
  (* src = "Vortex_axi_fpu.v:18693.21-18693.55" *)
  wire [31:0] _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  (* src = "Vortex_axi_fpu.v:18464.52-18464.117" *)
  wire _040_;
  (* src = "Vortex_axi_fpu.v:18656.23-18656.64" *)
  wire [31:0] _041_;
  (* src = "Vortex_axi_fpu.v:18659.23-18659.64" *)
  wire [31:0] _042_;
  (* src = "Vortex_axi_fpu.v:18728.20-18728.96" *)
  wire [9:0] _043_;
  (* src = "Vortex_axi_fpu.v:18731.20-18731.96" *)
  wire [9:0] _044_;
  (* src = "Vortex_axi_fpu.v:18734.20-18734.96" *)
  wire [9:0] _045_;
  (* src = "Vortex_axi_fpu.v:18737.20-18737.96" *)
  wire [9:0] _046_;
  (* src = "Vortex_axi_fpu.v:18740.20-18740.63" *)
  wire [9:0] _047_;
  (* src = "Vortex_axi_fpu.v:18872.52-18872.117" *)
  wire _048_;
  (* src = "Vortex_axi_fpu.v:18616.52-18616.67" *)
  wire _049_;
  (* src = "Vortex_axi_fpu.v:18693.20-18693.90" *)
  wire [31:0] _050_;
  (* src = "Vortex_axi_fpu.v:18701.20-18701.91" *)
  wire [31:0] _051_;
  (* src = "Vortex_axi_fpu.v:18709.20-18709.68" *)
  wire [31:0] _052_;
  (* src = "Vortex_axi_fpu.v:18561.7-18561.22" *)
  wire any_operand_nan;
  (* src = "Vortex_axi_fpu.v:18341.13-18341.18" *)
  input aux_i;
  wire aux_i;
  (* src = "Vortex_axi_fpu.v:18363.14-18363.19" *)
  output aux_o;
  reg aux_o;
  (* src = "Vortex_axi_fpu.v:18369.14-18369.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:18722.12-18722.24" *)
  wire [9:0] class_mask_d;
  (* src = "Vortex_axi_fpu.v:18357.20-18357.32" *)
  output [9:0] class_mask_o;
  reg [9:0] class_mask_o;
  (* src = "Vortex_axi_fpu.v:18322.13-18322.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:18668.42-18668.52" *)
  wire [31:0] cmp_result;
  (* src = "Vortex_axi_fpu.v:18670.12-18670.22" *)
  wire [4:0] cmp_status;
  (* src = "Vortex_axi_fpu.v:18754.6-18754.21" *)
  wire extension_bit_d;
  (* src = "Vortex_axi_fpu.v:18354.14-18354.29" *)
  output extension_bit_o;
  reg extension_bit_o;
  (* src = "Vortex_axi_fpu.v:18347.13-18347.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:18453.9-18453.16" *)
  wire \gen_input_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:18861.9-18861.16" *)
  wire \gen_output_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:18345.14-18345.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:18343.13-18343.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:18534.14-18534.20" *)
  (* unused_bits = "1 9 12 14 15" *)
  wire [15:0] info_q;
  (* src = "Vortex_axi_fpu.v:18395.156-18395.175" *)
  wire [3:0] inp_pipe_is_boxed_q;
  (* src = "Vortex_axi_fpu.v:18401.23-18401.40" *)
  wire [0:1] inp_pipe_op_mod_q;
  (* src = "Vortex_axi_fpu.v:18399.220-18399.233" *)
  wire [7:0] inp_pipe_op_q;
  (* src = "Vortex_axi_fpu.v:18393.1006-18393.1025" *)
  wire [127:0] inp_pipe_operands_q;
  (* src = "Vortex_axi_fpu.v:18409.24-18409.38" *)
  wire [0:1] inp_pipe_ready;
  (* src = "Vortex_axi_fpu.v:18397.156-18397.175" *)
  wire [5:0] inp_pipe_rnd_mode_q;
  (* src = "Vortex_axi_fpu.v:18328.19-18328.29" *)
  input [1:0] is_boxed_i;
  wire [1:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:18756.7-18756.17" *)
  wire is_class_d;
  (* src = "Vortex_axi_fpu.v:18359.14-18359.24" *)
  output is_class_o;
  reg is_class_o;
  (* src = "Vortex_axi_fpu.v:18630.42-18630.55" *)
  wire [31:0] minmax_result;
  (* src = "Vortex_axi_fpu.v:18335.19-18335.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:18337.13-18337.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:18572.7-18572.24" *)
  wire operand_a_smaller;
  (* src = "Vortex_axi_fpu.v:18571.7-18571.21" *)
  wire operands_equal;
  (* src = "Vortex_axi_fpu.v:18326.33-18326.43" *)
  input [63:0] operands_i;
  wire [63:0] operands_i;
  (* src = "Vortex_axi_fpu.v:18367.13-18367.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:18365.14-18365.25" *)
  output out_valid_o;
  reg out_valid_o;
  (* src = "Vortex_axi_fpu.v:18750.42-18750.50" *)
  wire [31:0] result_d;
  (* src = "Vortex_axi_fpu.v:18349.28-18349.36" *)
  output [31:0] result_o;
  reg [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:18331.19-18331.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:18324.13-18324.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:18582.7-18582.25" *)
  wire sgnj_extension_bit;
  (* src = "Vortex_axi_fpu.v:18578.42-18578.53" *)
  wire [31:0] sgnj_result;
  (* src = "Vortex_axi_fpu.v:18595.7-18595.13" *)
  wire \sign_injections.sign_a ;
  (* src = "Vortex_axi_fpu.v:18596.7-18596.13" *)
  wire \sign_injections.sign_b ;
  (* src = "Vortex_axi_fpu.v:18563.7-18563.21" *)
  wire signalling_nan;
  (* src = "Vortex_axi_fpu.v:18752.12-18752.20" *)
  wire [4:0] status_d;
  (* src = "Vortex_axi_fpu.v:18352.20-18352.28" *)
  output [4:0] status_o;
  reg [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:18852.13-18852.27" *)
  reg sv2v_tmp_2CB8C;
  (* src = "Vortex_axi_fpu.v:18844.13-18844.27" *)
  reg sv2v_tmp_35518;
  (* src = "Vortex_axi_fpu.v:18848.13-18848.27" *)
  reg sv2v_tmp_FA930;
  (* src = "Vortex_axi_fpu.v:18339.13-18339.18" *)
  input tag_i;
  wire tag_i;
  (* src = "Vortex_axi_fpu.v:18361.14-18361.19" *)
  output tag_o;
  reg tag_o;
  assign \gen_input_pipeline[0].reg_ena  = in_ready_o & (* src = "Vortex_axi_fpu.v:18466.21-18466.60" *) in_valid_i;
  assign \sign_injections.sign_a  = inp_pipe_operands_q[31] & (* src = "Vortex_axi_fpu.v:18604.12-18604.66" *) info_q[0];
  assign \sign_injections.sign_b  = inp_pipe_operands_q[63] & (* src = "Vortex_axi_fpu.v:18606.12-18606.66" *) info_q[8];
  assign _016_ = operand_a_smaller & (* src = "Vortex_axi_fpu.v:18701.21-18701.56" *) _030_;
  assign \gen_output_pipeline[0].reg_ena  = inp_pipe_ready[1] & (* src = "Vortex_axi_fpu.v:18874.21-18874.60" *) sv2v_tmp_2CB8C;
  reg [3:0] _058_;
  (* src = "Vortex_axi_fpu.v:18495.4-18502.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _058_ <= 4'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _058_ <= op_i;
  assign inp_pipe_op_q[3:0] = _058_;
  (* src = "Vortex_axi_fpu.v:18921.4-18928.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) tag_o <= 1'h0;
    else if (\gen_output_pipeline[0].reg_ena ) tag_o <= sv2v_tmp_35518;
  (* src = "Vortex_axi_fpu.v:18876.4-18883.400" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) result_o <= 32'd0;
    else if (\gen_output_pipeline[0].reg_ena ) result_o <= result_d;
  (* src = "Vortex_axi_fpu.v:18912.4-18919.100" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) is_class_o <= 1'h0;
    else if (\gen_output_pipeline[0].reg_ena ) is_class_o <= is_class_d;
  reg [2:0] _062_;
  (* src = "Vortex_axi_fpu.v:18486.4-18493.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _062_ <= 3'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _062_ <= rnd_mode_i;
  assign inp_pipe_rnd_mode_q[2:0] = _062_;
  reg [1:0] _063_;
  (* src = "Vortex_axi_fpu.v:18477.4-18484.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _063_ <= 2'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _063_ <= is_boxed_i;
  assign inp_pipe_is_boxed_q[1:0] = _063_;
  reg [63:0] _064_;
  (* src = "Vortex_axi_fpu.v:18468.4-18475.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _064_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[0].reg_ena ) _064_ <= operands_i;
  assign inp_pipe_operands_q[63:0] = _064_;
  (* src = "Vortex_axi_fpu.v:18457.4-18464.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_2CB8C <= 1'h0;
    else if (_017_) sv2v_tmp_2CB8C <= _000_;
  (* src = "Vortex_axi_fpu.v:18865.4-18872.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) out_valid_o <= 1'h0;
    else if (_018_) out_valid_o <= _001_;
  (* src = "Vortex_axi_fpu.v:18903.4-18910.268" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) class_mask_o <= 10'h200;
    else if (\gen_output_pipeline[0].reg_ena ) class_mask_o <= class_mask_d;
  (* src = "Vortex_axi_fpu.v:18522.4-18529.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_FA930 <= 1'h0;
    else if (\gen_input_pipeline[0].reg_ena ) sv2v_tmp_FA930 <= aux_i;
  (* src = "Vortex_axi_fpu.v:18513.4-18520.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_35518 <= 1'h0;
    else if (\gen_input_pipeline[0].reg_ena ) sv2v_tmp_35518 <= tag_i;
  (* src = "Vortex_axi_fpu.v:18894.4-18901.115" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) extension_bit_o <= 1'h0;
    else if (\gen_output_pipeline[0].reg_ena ) extension_bit_o <= extension_bit_d;
  reg \inp_pipe_op_mod_q_reg[0] ;
  (* src = "Vortex_axi_fpu.v:18504.4-18511.94" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_op_mod_q_reg[0]  <= 1'h0;
    else if (\gen_input_pipeline[0].reg_ena ) \inp_pipe_op_mod_q_reg[0]  <= op_mod_i;
  assign inp_pipe_op_mod_q[1] = \inp_pipe_op_mod_q_reg[0] ;
  (* src = "Vortex_axi_fpu.v:18930.4-18937.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) aux_o <= 1'h0;
    else if (\gen_output_pipeline[0].reg_ena ) aux_o <= sv2v_tmp_FA930;
  (* src = "Vortex_axi_fpu.v:18885.4-18892.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) status_o <= 5'h00;
    else if (\gen_output_pipeline[0].reg_ena ) status_o <= status_d;
  assign _017_ = | { in_ready_o, flush_i };
  assign _018_ = | { inp_pipe_ready[1], flush_i };
  assign _019_ = | { _034_, is_class_d };
  assign _020_ = | { _038_, _037_, _036_ };
  assign _021_ = | { _033_, is_class_d };
  assign _022_ = | { _038_, _037_ };
  assign _023_ = inp_pipe_operands_q[31:0] == (* src = "Vortex_axi_fpu.v:18574.27-18574.49" *) inp_pipe_operands_q[63:32];
  assign _024_ = info_q[5] && (* src = "Vortex_axi_fpu.v:18574.55-18574.77" *) info_q[13];
  assign _025_ = info_q[3] && (* src = "Vortex_axi_fpu.v:18642.7-18642.29" *) info_q[11];
  assign operands_equal = _023_ || (* src = "Vortex_axi_fpu.v:18574.26-18574.78" *) _024_;
  assign _026_ = inp_pipe_operands_q[31] || (* src = "Vortex_axi_fpu.v:18576.56-18576.144" *) inp_pipe_operands_q[63];
  assign _027_ = inp_pipe_operands_q[31:0] < (* src = "Vortex_axi_fpu.v:18576.30-18576.51" *) inp_pipe_operands_q[63:32];
  assign _028_ = ~ (* src = "Vortex_axi_fpu.v:18455.55-18455.79" *) sv2v_tmp_2CB8C;
  assign _029_ = ~ (* src = "Vortex_axi_fpu.v:18613.52-18613.59" *) \sign_injections.sign_b ;
  assign _030_ = ~ (* src = "Vortex_axi_fpu.v:18701.41-18701.56" *) { 31'h00000000, operands_equal };
  assign _031_ = ~ (* src = "Vortex_axi_fpu.v:18863.55-18863.79" *) out_valid_o;
  assign in_ready_o = inp_pipe_ready[1] | (* src = "Vortex_axi_fpu.v:18455.31-18455.79" *) _028_;
  assign _032_ = operand_a_smaller | (* src = "Vortex_axi_fpu.v:18693.21-18693.55" *) operands_equal;
  assign inp_pipe_ready[1] = out_ready_i | (* src = "Vortex_axi_fpu.v:18863.31-18863.79" *) _031_;
  function [0:0] _093_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:18760.3-18801.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _093_ = b[0:0];
      2'b1?:
        _093_ = b[1:1];
      default:
        _093_ = a;
    endcase
  endfunction
  assign extension_bit_d = _093_(1'h1, { sgnj_extension_bit, 1'h0 }, { _034_, _021_ });
  function [4:0] _094_;
    input [4:0] a;
    input [14:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:18760.3-18801.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _094_ = b[4:0];
      3'b?1?:
        _094_ = b[9:5];
      3'b1??:
        _094_ = b[14:10];
      default:
        _094_ = a;
    endcase
  endfunction
  assign status_d = _094_(5'h1f, { signalling_nan, 4'h0, cmp_status[4], 9'h000 }, { _035_, _033_, _019_ });
  assign is_class_d = inp_pipe_op_q[3:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:18760.3-18801.10" *) 4'h9;
  function [31:0] _096_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:18760.3-18801.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _096_ = b[31:0];
      3'b?1?:
        _096_ = b[63:32];
      3'b1??:
        _096_ = b[95:64];
      default:
        _096_ = a;
    endcase
  endfunction
  assign result_d = _096_(32'd2155872257, { sgnj_result, minmax_result, cmp_result }, { _034_, _035_, _033_ });
  assign _033_ = inp_pipe_op_q[3:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:18760.3-18801.10" *) 4'h8;
  assign _035_ = inp_pipe_op_q[3:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:18760.3-18801.10" *) 4'h7;
  assign _034_ = inp_pipe_op_q[3:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:18760.3-18801.10" *) 4'h6;
  assign _014_ = info_q[3] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:18738.12-18738.21|Vortex_axi_fpu.v:18738.8-18743.34" *) _047_ : 10'h200;
  assign _011_ = info_q[4] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:18735.12-18735.21|Vortex_axi_fpu.v:18735.8-18743.34" *) _046_ : _014_;
  assign _007_ = info_q[5] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:18732.12-18732.21|Vortex_axi_fpu.v:18732.8-18743.34" *) _045_ : _011_;
  assign _003_ = info_q[6] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:18729.12-18729.21|Vortex_axi_fpu.v:18729.8-18743.34" *) _044_ : _007_;
  assign class_mask_d = info_q[7] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:18726.7-18726.16|Vortex_axi_fpu.v:18726.3-18743.34" *) _043_ : _003_;
  assign _015_ = any_operand_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:18704.10-18704.25|Vortex_axi_fpu.v:18704.6-18709.69" *) { 31'h00000000, inp_pipe_op_mod_q[1] } : _052_;
  assign _012_ = any_operand_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:18696.10-18696.25|Vortex_axi_fpu.v:18696.6-18701.92" *) 32'd0 : _051_;
  assign _009_ = any_operand_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:18688.10-18688.25|Vortex_axi_fpu.v:18688.6-18693.91" *) 1'h1 : 1'h0;
  assign _008_ = any_operand_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:18688.10-18688.25|Vortex_axi_fpu.v:18688.6-18693.91" *) 32'd0 : _050_;
  assign _005_ = _022_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:18685.4-18713.11" *) _009_ : 1'h0;
  function [31:0] _110_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:18685.4-18713.11" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _110_ = b[31:0];
      3'b?1?:
        _110_ = b[63:32];
      3'b1??:
        _110_ = b[95:64];
      default:
        _110_ = a;
    endcase
  endfunction
  assign _004_ = _110_(32'd2155872257, { _008_, _012_, _015_ }, { _038_, _037_, _036_ });
  assign cmp_status[4] = signalling_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:18680.7-18680.21|Vortex_axi_fpu.v:18680.3-18713.11" *) 1'h1 : _005_;
  assign cmp_result = signalling_nan ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:18680.7-18680.21|Vortex_axi_fpu.v:18680.3-18713.11" *) 32'd0 : _004_;
  function [31:0] _113_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:18653.4-18663.11" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _113_ = b[31:0];
      2'b1?:
        _113_ = b[63:32];
      default:
        _113_ = a;
    endcase
  endfunction
  assign _013_ = _113_(32'd2155872257, { _041_, _042_ }, { _038_, _037_ });
  assign _010_ = info_q[11] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:18648.12-18648.21|Vortex_axi_fpu.v:18648.8-18663.11" *) inp_pipe_operands_q[31:0] : _013_;
  assign _006_ = info_q[3] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:18645.12-18645.21|Vortex_axi_fpu.v:18645.8-18663.11" *) inp_pipe_operands_q[63:32] : _010_;
  assign minmax_result = _025_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:18642.7-18642.29|Vortex_axi_fpu.v:18642.3-18663.11" *) 32'd2143289344 : _006_;
  function [0:0] _117_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:18607.3-18623.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _117_ = b[0:0];
      4'b??1?:
        _117_ = b[1:1];
      4'b?1??:
        _117_ = b[2:2];
      4'b1???:
        _117_ = b[3:3];
      default:
        _117_ = a;
    endcase
  endfunction
  assign sgnj_result[31] = _117_(1'h1, { \sign_injections.sign_b , _029_, _049_, inp_pipe_operands_q[31] }, { _038_, _037_, _036_, _039_ });
  function [30:0] _118_;
    input [30:0] a;
    input [61:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:18607.3-18623.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _118_ = b[30:0];
      2'b1?:
        _118_ = b[61:31];
      default:
        _118_ = a;
    endcase
  endfunction
  assign sgnj_result[30:0] = _118_(31'h00800001, { _002_[30:0], inp_pipe_operands_q[30:0] }, { _020_, _039_ });
  assign _039_ = inp_pipe_rnd_mode_q[2:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:18607.3-18623.10" *) 3'h3;
  assign _036_ = inp_pipe_rnd_mode_q[2:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:18607.3-18623.10" *) 3'h2;
  assign _037_ = inp_pipe_rnd_mode_q[2:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:18607.3-18623.10" *) 3'h1;
  assign _038_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:18607.3-18623.10" *) inp_pipe_rnd_mode_q[2:0];
  assign _002_ = info_q[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:18600.7-18600.17|Vortex_axi_fpu.v:18600.3-18602.87" *) inp_pipe_operands_q[31:0] : 32'd2143289344;
  assign any_operand_nan = | (* src = "Vortex_axi_fpu.v:18567.27-18567.50" *) { info_q[11], info_q[3] };
  assign signalling_nan = | (* src = "Vortex_axi_fpu.v:18569.26-18569.49" *) { info_q[10], info_q[2] };
  assign busy_o = | (* src = "Vortex_axi_fpu.v:18959.18-18959.55" *) { out_valid_o, sv2v_tmp_2CB8C, in_valid_i };
  assign _040_ = in_ready_o ? (* src = "Vortex_axi_fpu.v:18464.52-18464.117" *) in_valid_i : 1'hx;
  assign _000_ = flush_i ? (* src = "Vortex_axi_fpu.v:18464.34-18464.118" *) 1'h0 : _040_;
  assign sgnj_extension_bit = inp_pipe_op_mod_q[1] ? (* src = "Vortex_axi_fpu.v:18628.31-18628.116" *) sgnj_result[31] : 1'h1;
  assign _041_ = operand_a_smaller ? (* src = "Vortex_axi_fpu.v:18656.23-18656.64" *) inp_pipe_operands_q[31:0] : inp_pipe_operands_q[63:32];
  assign _042_ = operand_a_smaller ? (* src = "Vortex_axi_fpu.v:18659.23-18659.64" *) inp_pipe_operands_q[63:32] : inp_pipe_operands_q[31:0];
  assign _043_ = inp_pipe_operands_q[31] ? (* src = "Vortex_axi_fpu.v:18728.20-18728.96" *) 10'h002 : 10'h040;
  assign _044_ = inp_pipe_operands_q[31] ? (* src = "Vortex_axi_fpu.v:18731.20-18731.96" *) 10'h004 : 10'h020;
  assign _045_ = inp_pipe_operands_q[31] ? (* src = "Vortex_axi_fpu.v:18734.20-18734.96" *) 10'h008 : 10'h010;
  assign _046_ = inp_pipe_operands_q[31] ? (* src = "Vortex_axi_fpu.v:18737.20-18737.96" *) 10'h001 : 10'h080;
  assign _047_ = info_q[2] ? (* src = "Vortex_axi_fpu.v:18740.20-18740.63" *) 10'h100 : 10'h200;
  assign _048_ = inp_pipe_ready[1] ? (* src = "Vortex_axi_fpu.v:18872.52-18872.117" *) sv2v_tmp_2CB8C : 1'hx;
  assign _001_ = flush_i ? (* src = "Vortex_axi_fpu.v:18872.34-18872.118" *) 1'h0 : _048_;
  assign operand_a_smaller = _027_ ^ (* src = "Vortex_axi_fpu.v:18576.29-18576.145" *) _026_;
  assign _049_ = \sign_injections.sign_a  ^ (* src = "Vortex_axi_fpu.v:18616.52-18616.67" *) \sign_injections.sign_b ;
  assign _050_ = _032_ ^ (* src = "Vortex_axi_fpu.v:18693.20-18693.90" *) inp_pipe_op_mod_q[1];
  assign _051_ = _016_ ^ (* src = "Vortex_axi_fpu.v:18701.20-18701.91" *) inp_pipe_op_mod_q[1];
  assign _052_ = operands_equal ^ (* src = "Vortex_axi_fpu.v:18709.20-18709.68" *) inp_pipe_op_mod_q[1];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:18539.4-18543.3" *)
  \$paramod$85706ecd625e0110cf3fb9a4d880c019350a6cdb\fpnew_classifier  i_class_a (
    .info_o(info_q),
    .is_boxed_i(inp_pipe_is_boxed_q[1:0]),
    .operands_i(inp_pipe_operands_q[63:0])
  );
  assign cmp_status[3:0] = 4'h0;
  assign inp_pipe_is_boxed_q[3:2] = is_boxed_i;
  assign inp_pipe_op_mod_q[0] = op_mod_i;
  assign inp_pipe_op_q[7:4] = op_i;
  assign inp_pipe_operands_q[127:64] = operands_i;
  assign inp_pipe_ready[0] = in_ready_o;
  assign inp_pipe_rnd_mode_q[5:3] = rnd_mode_i;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_elastic_buffer" *)
(* src = "Vortex_axi_fpu.v:10617.1-10707.10" *)
module \$paramod$52ce073bf6b84cb5fd7ec8a0eebad6b106d8ebed\VX_elastic_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:10636.13-10636.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10644.27-10644.34" *)
  input [78:0] data_in;
  wire [78:0] data_in;
  (* src = "Vortex_axi_fpu.v:10646.28-10646.36" *)
  output [78:0] data_out;
  wire [78:0] data_out;
  (* src = "Vortex_axi_fpu.v:10642.14-10642.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:10648.13-10648.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:10638.13-10638.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:10640.13-10640.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:10650.14-10650.23" *)
  output valid_out;
  wire valid_out;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:10666.6-10675.5" *)
  \$paramod$536307eaf02af1367c9d3743f06ebe76f91b4578\VX_skid_buffer  \genblk1.genblk1.queue  (
    .clk(clk),
    .data_in(data_in),
    .data_out(data_out),
    .ready_in(ready_in),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(valid_in),
    .valid_out(valid_out)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod$536307eaf02af1367c9d3743f06ebe76f91b4578\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  wire [78:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *)
  wire _06_;
  wire [78:0] _07_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [78:0] data_in;
  wire [78:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [78:0] data_out;
  reg [78:0] data_out;
  (* src = "Vortex_axi_fpu.v:11568.23-11568.29" *)
  reg [78:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_fpu.v:11576.10-11576.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11574.10-11574.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11572.9-11572.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11574.17-11574.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_fpu.v:11612.23-11612.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_fpu.v:11576.16-11576.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_fpu.v:11607.15-11607.24|Vortex_axi_fpu.v:11607.11-11609.28" *) \genblk1.genblk1.genblk1.buffer  : 79'hxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11604.10-11604.28|Vortex_axi_fpu.v:11604.6-11609.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bits_remove" *)
(* src = "Vortex_axi_fpu.v:10820.1-10849.10" *)
module \$paramod$544d2b58ce93dfcf4988246be148acc7acec3689\VX_bits_remove (data_in, data_out);
  (* src = "Vortex_axi_fpu.v:10831.23-10831.30" *)
  input [53:0] data_in;
  wire [53:0] data_in;
  (* src = "Vortex_axi_fpu.v:10833.30-10833.38" *)
  output [52:0] data_out;
  wire [52:0] data_out;
  assign data_out = { data_in[53:2], data_in[0] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_dp_ram" *)
(* src = "Vortex_axi_fpu.v:7636.1-8092.10" *)
module \$paramod$545ba632924b051d864e4321ccfaf6dde84f0b30\VX_dp_ram (clk, wren, waddr, wdata, raddr, rdata);
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire _0_;
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [50:0] _1_;
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [50:0] _2_;
  (* src = "Vortex_axi_fpu.v:7665.13-7665.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:7673.27-7673.32" *)
  input raddr;
  wire raddr;
  (* src = "Vortex_axi_fpu.v:7675.28-7675.33" *)
  output [50:0] rdata;
  wire [50:0] rdata;
  (* src = "Vortex_axi_fpu.v:7669.27-7669.32" *)
  input waddr;
  wire waddr;
  (* src = "Vortex_axi_fpu.v:7671.27-7671.32" *)
  input [50:0] wdata;
  wire [50:0] wdata;
  (* src = "Vortex_axi_fpu.v:7667.29-7667.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_fpu.v:7810.24-7810.27" *)
  reg [50:0] \genblk1.genblk1.genblk1.ram  [1:0];
  always @(posedge clk) begin
    if (_2_[50])
      \genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.ram [raddr];
  assign _2_[50] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) wdata : 51'hxxxxxxxxxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) waddr : 1'hx;
  assign _2_[49:0] = { _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bits_insert" *)
(* src = "Vortex_axi_fpu.v:9191.1-9223.10" *)
module \$paramod$56574c50ad4c7ad0423696182b08afedf1019466\VX_bits_insert (data_in, sel_in, data_out);
  (* src = "Vortex_axi_fpu.v:9203.23-9203.30" *)
  input [46:0] data_in;
  wire [46:0] data_in;
  (* src = "Vortex_axi_fpu.v:9207.30-9207.38" *)
  output [47:0] data_out;
  wire [47:0] data_out;
  (* src = "Vortex_axi_fpu.v:9205.23-9205.29" *)
  input sel_in;
  wire sel_in;
  assign data_out = { data_in, sel_in };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bits_remove" *)
(* src = "Vortex_axi_fpu.v:10820.1-10849.10" *)
module \$paramod$56574c50ad4c7ad0423696182b08afedf1019466\VX_bits_remove (data_in, data_out);
  (* src = "Vortex_axi_fpu.v:10831.23-10831.30" *)
  input [46:0] data_in;
  wire [46:0] data_in;
  (* src = "Vortex_axi_fpu.v:10833.30-10833.38" *)
  output [45:0] data_out;
  wire [45:0] data_out;
  assign data_out = data_in[46:1];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_miss_resrv" *)
(* src = "Vortex_axi_fpu.v:12194.1-12473.10" *)
module \$paramod$5808785127b0b65fd9bd4af247776b167ad763b9\VX_miss_resrv (clk, reset, deq_req_id, lkp_req_id, rel_req_id, allocate_valid, allocate_addr, allocate_data, allocate_id, allocate_ready, fill_valid, fill_id, fill_addr, lookup_valid, lookup_replay, lookup_id, lookup_addr, lookup_match, dequeue_valid, dequeue_id, dequeue_addr
, dequeue_data, dequeue_ready, release_valid, release_id);
  (* src = "Vortex_axi_fpu.v:12369.2-12404.5" *)
  wire _000_;
  (* src = "Vortex_axi_fpu.v:12369.2-12404.5" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:12369.2-12404.5" *)
  wire [1:0] _002_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _003_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _004_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _005_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _006_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _007_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _008_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [51:0] _009_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [51:0] _010_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _011_;
  (* src = "Vortex_axi_fpu.v:12353.9-12353.38" *)
  wire [1:0] _012_;
  (* src = "Vortex_axi_fpu.v:12472.27-12472.55" *)
  wire [1:0] _013_;
  (* src = "Vortex_axi_fpu.v:12472.26-12472.71" *)
  wire [1:0] _014_;
  wire _015_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _016_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _017_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _018_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _019_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _020_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _021_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [51:0] _022_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _023_;
  (* src = "Vortex_axi_fpu.v:12364.9-12364.23" *)
  wire [1:0] _024_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _025_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _026_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _027_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [51:0] _028_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _029_;
  (* src = "Vortex_axi_fpu.v:12344.20-12344.48" *)
  wire [1:0] _030_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _031_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _032_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _033_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _034_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _035_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [51:0] _036_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [51:0] _037_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _038_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _039_;
  (* src = "Vortex_axi_fpu.v:12319.25-12319.37" *)
  wire [1:0] addr_matches;
  (* src = "Vortex_axi_fpu.v:12292.81-12292.91" *)
  reg [51:0] addr_table;
  (* src = "Vortex_axi_fpu.v:12254.74-12254.87" *)
  input [25:0] allocate_addr;
  wire [25:0] allocate_addr;
  (* src = "Vortex_axi_fpu.v:12256.186-12256.199" *)
  input [50:0] allocate_data;
  wire [50:0] allocate_data;
  (* src = "Vortex_axi_fpu.v:12321.7-12321.20" *)
  wire allocate_fire;
  (* src = "Vortex_axi_fpu.v:12258.38-12258.49" *)
  output allocate_id;
  reg allocate_id;
  (* src = "Vortex_axi_fpu.v:12305.30-12305.43" *)
  wire allocate_id_n;
  (* src = "Vortex_axi_fpu.v:12302.6-12302.20" *)
  wire allocate_rdy_n;
  (* src = "Vortex_axi_fpu.v:12260.14-12260.28" *)
  output allocate_ready;
  reg allocate_ready;
  (* src = "Vortex_axi_fpu.v:12252.13-12252.27" *)
  input allocate_valid;
  wire allocate_valid;
  (* src = "Vortex_axi_fpu.v:12242.13-12242.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:12246.20-12246.30" *)
  input [43:0] deq_req_id;
  wire [43:0] deq_req_id;
  (* src = "Vortex_axi_fpu.v:12282.75-12282.87" *)
  output [25:0] dequeue_addr;
  wire [25:0] dequeue_addr;
  (* src = "Vortex_axi_fpu.v:12284.187-12284.199" *)
  output [50:0] dequeue_data;
  wire [50:0] dequeue_data;
  (* src = "Vortex_axi_fpu.v:12323.7-12323.19" *)
  wire dequeue_fire;
  (* src = "Vortex_axi_fpu.v:12280.38-12280.48" *)
  output dequeue_id;
  reg dequeue_id;
  (* src = "Vortex_axi_fpu.v:12312.30-12312.42" *)
  wire dequeue_id_n;
  (* src = "Vortex_axi_fpu.v:12313.30-12313.42" *)
  wire dequeue_id_x;
  (* src = "Vortex_axi_fpu.v:12286.13-12286.26" *)
  input dequeue_ready;
  wire dequeue_ready;
  (* src = "Vortex_axi_fpu.v:12308.6-12308.19" *)
  wire dequeue_val_n;
  (* src = "Vortex_axi_fpu.v:12309.6-12309.19" *)
  wire dequeue_val_x;
  (* src = "Vortex_axi_fpu.v:12278.14-12278.27" *)
  output dequeue_valid;
  reg dequeue_valid;
  (* src = "Vortex_axi_fpu.v:12266.75-12266.84" *)
  output [25:0] fill_addr;
  wire [25:0] fill_addr;
  (* src = "Vortex_axi_fpu.v:12264.37-12264.44" *)
  input fill_id;
  wire fill_id;
  (* src = "Vortex_axi_fpu.v:12262.13-12262.23" *)
  input fill_valid;
  wire fill_valid;
  (* src = "Vortex_axi_fpu.v:12248.20-12248.30" *)
  input [43:0] lkp_req_id;
  wire [43:0] lkp_req_id;
  (* src = "Vortex_axi_fpu.v:12274.74-12274.85" *)
  input [25:0] lookup_addr;
  wire [25:0] lookup_addr;
  (* src = "Vortex_axi_fpu.v:12463.25-12463.39" *)
  wire [1:0] lookup_entries;
  (* src = "Vortex_axi_fpu.v:12272.37-12272.46" *)
  input lookup_id;
  wire lookup_id;
  (* src = "Vortex_axi_fpu.v:12276.14-12276.26" *)
  output lookup_match;
  wire lookup_match;
  (* src = "Vortex_axi_fpu.v:12270.13-12270.26" *)
  input lookup_replay;
  wire lookup_replay;
  (* src = "Vortex_axi_fpu.v:12268.13-12268.25" *)
  input lookup_valid;
  wire lookup_valid;
  (* src = "Vortex_axi_fpu.v:12298.24-12298.35" *)
  reg [1:0] ready_table;
  (* src = "Vortex_axi_fpu.v:12299.24-12299.37" *)
  wire [1:0] ready_table_n;
  (* src = "Vortex_axi_fpu.v:12317.24-12317.37" *)
  wire [1:0] ready_table_x;
  (* src = "Vortex_axi_fpu.v:12250.20-12250.30" *)
  input [43:0] rel_req_id;
  wire [43:0] rel_req_id;
  (* src = "Vortex_axi_fpu.v:12290.37-12290.47" *)
  input release_id;
  wire release_id;
  (* src = "Vortex_axi_fpu.v:12288.13-12288.26" *)
  input release_valid;
  wire release_valid;
  (* src = "Vortex_axi_fpu.v:12244.13-12244.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:12295.24-12295.35" *)
  reg [1:0] valid_table;
  (* src = "Vortex_axi_fpu.v:12296.24-12296.37" *)
  wire [1:0] valid_table_n;
  (* src = "Vortex_axi_fpu.v:12315.24-12315.37" *)
  wire [1:0] valid_table_x;
  assign _006_ = valid_table & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _020_;
  assign _007_ = valid_table_x & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _021_;
  assign _008_ = ready_table_x & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _021_;
  assign _009_ = 26'h3ffffff & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) allocate_addr;
  assign _010_ = addr_table & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _022_;
  assign _011_ = _002_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _023_;
  assign _012_ = valid_table_x & (* src = "Vortex_axi_fpu.v:12353.9-12353.38" *) ready_table_x;
  assign _013_ = { lookup_entries[1], lookup_id } & (* src = "Vortex_axi_fpu.v:12472.27-12472.55" *) valid_table;
  assign _014_ = _013_ & (* src = "Vortex_axi_fpu.v:12472.26-12472.71" *) addr_matches;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    if (_015_) dequeue_id <= dequeue_id_n;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    if (reset) allocate_ready <= 1'h0;
    else allocate_ready <= allocate_rdy_n;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    if (reset) valid_table <= 2'h0;
    else valid_table <= valid_table_n;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    if (allocate_fire) addr_table <= _028_;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    if (reset) dequeue_valid <= 1'h0;
    else if (_015_) dequeue_valid <= dequeue_val_n;
  assign _015_ = | { fill_valid, dequeue_fire };
  assign addr_matches[0] = addr_table[25:0] == (* src = "Vortex_axi_fpu.v:12329.29-12329.164" *) lookup_addr;
  assign addr_matches[1] = addr_table[51:26] == (* src = "Vortex_axi_fpu.v:12329.29-12329.164" *) lookup_addr;
  assign allocate_fire = allocate_valid && (* src = "Vortex_axi_fpu.v:12321.23-12321.55" *) allocate_ready;
  assign dequeue_fire = dequeue_valid && (* src = "Vortex_axi_fpu.v:12323.22-12323.52" *) dequeue_ready;
  assign _003_[31:1] = allocate_id * (* src = "Vortex_axi_fpu.v:12393.17-12393.83" *) 31'h0000000d;
  assign _004_[31:1] = fill_id * (* src = "Vortex_axi_fpu.v:12451.32-12451.94" *) 31'h0000000d;
  assign _005_[31:1] = dequeue_id * (* src = "Vortex_axi_fpu.v:12461.35-12461.102" *) 31'h0000000d;
  assign lookup_entries[1] = ~ (* src = "Vortex_axi_fpu.v:12468.31-12468.45" *) lookup_id;
  assign _016_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, dequeue_id });
  assign _017_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, allocate_id });
  assign _018_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _003_[31:1], 1'h0 });
  assign _019_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, release_id });
  assign _020_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _031_;
  assign _021_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _033_;
  assign _022_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _036_;
  assign _023_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _038_;
  assign _024_ = ~ (* src = "Vortex_axi_fpu.v:12364.9-12364.23" *) valid_table_n;
  assign _025_ = _006_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _032_[1:0];
  assign _026_ = _007_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _034_[1:0];
  assign _027_ = _008_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _035_[1:0];
  assign _028_ = _010_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _037_;
  assign _029_ = _011_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _039_[1:0];
  assign _030_ = ready_table | (* src = "Vortex_axi_fpu.v:12344.20-12344.48" *) addr_matches;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    allocate_id <= allocate_id_n;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    ready_table <= ready_table_n;
  assign valid_table_n = release_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12401.7-12401.20|Vortex_axi_fpu.v:12401.3-12403.34" *) _029_ : _002_;
  assign dequeue_id_n = fill_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12395.7-12395.17|Vortex_axi_fpu.v:12395.3-12400.6" *) fill_id : _000_;
  assign dequeue_val_n = fill_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12395.7-12395.17|Vortex_axi_fpu.v:12395.3-12400.6" *) 1'h1 : _001_;
  assign ready_table_n = allocate_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12387.7-12387.20|Vortex_axi_fpu.v:12387.3-12394.6" *) _027_ : ready_table_x;
  assign _002_ = allocate_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12387.7-12387.20|Vortex_axi_fpu.v:12387.3-12394.6" *) _026_ : valid_table_x;
  assign _000_ = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12381.7-12381.19|Vortex_axi_fpu.v:12381.3-12386.6" *) dequeue_id_x : 1'hx;
  assign _001_ = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12381.7-12381.19|Vortex_axi_fpu.v:12381.3-12386.6" *) dequeue_val_x : 1'hx;
  assign ready_table_x = lookup_replay ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12342.7-12342.20|Vortex_axi_fpu.v:12342.3-12344.49" *) _030_ : ready_table;
  assign valid_table_x = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12339.7-12339.19|Vortex_axi_fpu.v:12339.3-12341.34" *) _025_ : valid_table;
  assign lookup_match = | (* src = "Vortex_axi_fpu.v:12472.24-12472.72" *) _014_;
  assign _031_ = $signed(_016_) < 0 ? 1'h1 << - _016_ : 1'h1 >> _016_;
  assign _032_ = $signed(_016_) < 0 ? 1'h0 << - _016_ : 1'h0 >> _016_;
  assign _034_ = $signed(_017_) < 0 ? 1'h1 << - _017_ : 1'h1 >> _017_;
  assign _033_ = $signed(_017_) < 0 ? 1'h1 << - _017_ : 1'h1 >> _017_;
  assign _035_ = $signed(_017_) < 0 ? 1'h0 << - _017_ : 1'h0 >> _017_;
  assign _036_ = $signed(_018_) < 0 ? 26'h3ffffff << - _018_ : 26'h3ffffff >> _018_;
  assign _037_ = $signed(_018_) < 0 ? _009_ << - _018_ : _009_ >> _018_;
  assign _038_ = $signed(_019_) < 0 ? 1'h1 << - _019_ : 1'h1 >> _019_;
  assign _039_ = $signed(_019_) < 0 ? 1'h0 << - _019_ : 1'h0 >> _019_;
  wire [51:0] _101_ = addr_table;
  assign fill_addr = _101_[$signed({ _004_[31:1], 1'h0 }) +: 26];
  wire [51:0] _102_ = addr_table;
  assign dequeue_addr = _102_[$signed({ _005_[31:1], 1'h0 }) +: 26];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:12363.26-12367.3" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000010  allocate_sel (
    .cnt_o(allocate_id_n),
    .in_i(_024_),
    .valid_o(allocate_rdy_n)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:12352.26-12356.3" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000010  dequeue_sel (
    .cnt_o(dequeue_id_x),
    .in_i(_012_),
    .valid_o(dequeue_val_x)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:12442.4-12449.3" *)
  \$paramod$545ba632924b051d864e4321ccfaf6dde84f0b30\VX_dp_ram  entries (
    .clk(clk),
    .raddr(dequeue_id),
    .rdata(dequeue_data),
    .waddr(allocate_id),
    .wdata(allocate_data),
    .wren(allocate_valid)
  );
  assign _005_[0] = 1'h0;
  assign _004_[0] = 1'h0;
  assign lookup_entries[0] = lookup_id;
  assign _003_[0] = 1'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_index_buffer" *)
(* src = "Vortex_axi_fpu.v:10850.1-10978.10" *)
module \$paramod$59f4ec5f96eda47be14d946e63adf0dbb176eb58\VX_index_buffer (clk, reset, write_addr, write_data, acquire_slot, read_addr, read_data, release_addr, release_slot, empty, full);
  (* src = "Vortex_axi_fpu.v:10912.2-10922.5" *)
  wire [7:0] _00_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _01_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _02_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _03_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _04_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _05_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _06_;
  (* src = "Vortex_axi_fpu.v:10957.14-10957.25" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _08_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _09_;
  (* src = "Vortex_axi_fpu.v:10955.15-10955.28" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _11_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _12_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _13_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _14_;
  (* src = "Vortex_axi_fpu.v:10880.13-10880.25" *)
  input acquire_slot;
  wire acquire_slot;
  (* src = "Vortex_axi_fpu.v:10872.13-10872.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10890.14-10890.19" *)
  output empty;
  reg empty;
  (* src = "Vortex_axi_fpu.v:10904.21-10904.31" *)
  wire [2:0] free_index;
  (* src = "Vortex_axi_fpu.v:10894.19-10894.29" *)
  reg [7:0] free_slots;
  (* src = "Vortex_axi_fpu.v:10895.19-10895.31" *)
  wire [7:0] free_slots_n;
  (* src = "Vortex_axi_fpu.v:10902.7-10902.17" *)
  wire free_valid;
  (* src = "Vortex_axi_fpu.v:10892.14-10892.18" *)
  output full;
  reg full;
  (* src = "Vortex_axi_fpu.v:10882.27-10882.36" *)
  input [2:0] read_addr;
  wire [2:0] read_addr;
  (* src = "Vortex_axi_fpu.v:10884.28-10884.37" *)
  output [85:0] read_data;
  wire [85:0] read_data;
  (* src = "Vortex_axi_fpu.v:10886.27-10886.39" *)
  input [2:0] release_addr;
  wire [2:0] release_addr;
  (* src = "Vortex_axi_fpu.v:10888.13-10888.25" *)
  input release_slot;
  wire release_slot;
  (* src = "Vortex_axi_fpu.v:10874.13-10874.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:10876.28-10876.38" *)
  output [2:0] write_addr;
  reg [2:0] write_addr;
  (* src = "Vortex_axi_fpu.v:10878.27-10878.37" *)
  input [85:0] write_data;
  wire [85:0] write_data;
  assign _01_ = free_slots & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _05_;
  assign _02_ = _00_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _06_;
  (* src = "Vortex_axi_fpu.v:10928.2-10958.6" *)
  always @(posedge clk)
    if (reset) write_addr <= 3'h0;
    else write_addr <= free_index;
  (* src = "Vortex_axi_fpu.v:10928.2-10958.6" *)
  always @(posedge clk)
    if (reset) empty <= 1'h1;
    else empty <= _10_;
  (* src = "Vortex_axi_fpu.v:10928.2-10958.6" *)
  always @(posedge clk)
    if (reset) free_slots <= 8'hff;
    else free_slots <= free_slots_n;
  (* src = "Vortex_axi_fpu.v:10928.2-10958.6" *)
  always @(posedge clk)
    if (reset) full <= 1'h0;
    else full <= _07_;
  assign _03_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 29'h00000000, release_addr });
  assign _04_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 29'h00000000, write_addr });
  assign _05_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _11_;
  assign _06_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _13_;
  assign _07_ = ~ (* src = "Vortex_axi_fpu.v:10957.14-10957.25" *) free_valid;
  assign _08_ = _01_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _12_[7:0];
  assign _09_ = _02_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _14_[7:0];
  assign free_slots_n = acquire_slot ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10919.7-10919.19|Vortex_axi_fpu.v:10919.3-10921.35" *) _09_ : _00_;
  assign _00_ = release_slot ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10916.7-10916.19|Vortex_axi_fpu.v:10916.3-10918.35" *) _08_ : free_slots;
  assign _10_ = & (* src = "Vortex_axi_fpu.v:10955.15-10955.28" *) free_slots_n;
  assign _11_ = $signed(_03_) < 0 ? 1'h1 << - _03_ : 1'h1 >> _03_;
  assign _12_ = $signed(_03_) < 0 ? 1'h1 << - _03_ : 1'h1 >> _03_;
  assign _13_ = $signed(_04_) < 0 ? 1'h1 << - _04_ : 1'h1 >> _04_;
  assign _14_ = $signed(_04_) < 0 ? 1'h0 << - _04_ : 1'h0 >> _04_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:10964.4-10971.3" *)
  \$paramod$e4ed2127b55604c9d088a501b676c2ce105242fe\VX_dp_ram  data_table (
    .clk(clk),
    .raddr(read_addr),
    .rdata(read_data),
    .waddr(write_addr),
    .wdata(write_data),
    .wren(acquire_slot)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:10906.21-10910.3" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000001000  free_slots_sel (
    .cnt_o(free_index),
    .in_i(free_slots_n),
    .valid_o(free_valid)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod$5c09e4601d5653049aca0f00f23f88378a6d3df8\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "Vortex_axi_fpu.v:11660.31-11660.41" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:11660.19-11660.42" *)
  wire _11_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [656:0] data_in;
  wire [656:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [656:0] data_out;
  wire [656:0] data_out;
  (* src = "Vortex_axi_fpu.v:11628.10-11628.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11626.10-11626.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11624.9-11624.17" *)
  reg \genblk1.genblk1.genblk1.rd_ptr_r ;
  (* src = "Vortex_axi_fpu.v:11620.23-11620.32" *)
  reg [656:0] \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_fpu.v:11620.23-11620.32" *)
  reg [656:0] \genblk1.genblk1.genblk1.shift_reg[1] ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  reg ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11663.5-11670.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[0]  <= data_in;
  (* src = "Vortex_axi_fpu.v:11663.5-11670.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[1]  <= \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (_02_) valid_out <= _09_;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) ready_in <= 1'h1;
    else if (_02_) ready_in <= _06_;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_r  <= 1'h1;
    else \genblk1.genblk1.genblk1.rd_ptr_r  <= _11_;
  assign _00_ = | { \genblk1.genblk1.genblk1.push , \genblk1.genblk1.genblk1.pop  };
  assign _01_ = { \genblk1.genblk1.genblk1.push , \genblk1.genblk1.genblk1.pop  } != 2'h3;
  assign _02_ = & { _00_, _01_ };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11626.17-11626.37" *) ready_in;
  assign \genblk1.genblk1.genblk1.pop  = valid_out && (* src = "Vortex_axi_fpu.v:11628.16-11628.40" *) ready_out;
  function [656:0] _22_;
    input [656:0] a;
    input [1313:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _22_ = b[656:0];
      2'b1?:
        _22_ = b[1313:657];
      default:
        _22_ = a;
    endcase
  endfunction
  assign data_out = _22_(657'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, { \genblk1.genblk1.genblk1.shift_reg[0] , \genblk1.genblk1.genblk1.shift_reg[1]  }, { _03_, \genblk1.genblk1.genblk1.rd_ptr_r  });
  assign _03_ = ~ (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _04_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11653.16-11653.19|Vortex_axi_fpu.v:11653.12-11658.10" *) 1'h1 : 1'hx;
  assign _05_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11645.13-11645.17|Vortex_axi_fpu.v:11645.9-11650.12" *) 1'hx : \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _06_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11642.11-11642.15|Vortex_axi_fpu.v:11642.7-11658.10" *) _05_ : _04_;
  assign _07_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11653.16-11653.19|Vortex_axi_fpu.v:11653.12-11658.10" *) \genblk1.genblk1.genblk1.rd_ptr_r  : 1'hx;
  assign _08_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11645.13-11645.17|Vortex_axi_fpu.v:11645.9-11650.12" *) 1'hx : 1'h1;
  assign _09_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11642.11-11642.15|Vortex_axi_fpu.v:11642.7-11658.10" *) _08_ : _07_;
  assign _10_ = \genblk1.genblk1.genblk1.push  ^ (* src = "Vortex_axi_fpu.v:11660.31-11660.41" *) \genblk1.genblk1.genblk1.pop ;
  assign _11_ = \genblk1.genblk1.genblk1.rd_ptr_r  ^ (* src = "Vortex_axi_fpu.v:11660.19-11660.42" *) _10_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_elastic_buffer" *)
(* src = "Vortex_axi_fpu.v:10617.1-10707.10" *)
module \$paramod$5c33fe284aad55cc2812318bbe49b92b18387f71\VX_elastic_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:10636.13-10636.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10644.27-10644.34" *)
  input [113:0] data_in;
  wire [113:0] data_in;
  (* src = "Vortex_axi_fpu.v:10646.28-10646.36" *)
  output [113:0] data_out;
  wire [113:0] data_out;
  (* src = "Vortex_axi_fpu.v:10642.14-10642.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:10648.13-10648.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:10638.13-10638.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:10640.13-10640.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:10650.14-10650.23" *)
  output valid_out;
  wire valid_out;
  assign data_out = data_in;
  assign ready_in = ready_out;
  assign valid_out = valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_cast_multi_7061A_0B31A" *)
(* src = "Vortex_axi_fpu.v:25598.1-27017.10" *)
module \$paramod$5ddff8f3681b3c44119c3b2843e7b1daf927f7aa\fpnew_cast_multi_7061A_0B31A (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, src_fmt_i, dst_fmt_i, int_fmt_i, tag_i, aux_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, aux_o, out_valid_o
, out_ready_i, busy_o);
  (* src = "Vortex_axi_fpu.v:26558.2-26615.5" *)
  wire [31:0] _000_;
  (* src = "Vortex_axi_fpu.v:25940.4-25947.120" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:25940.4-25947.120" *)
  wire _002_;
  (* src = "Vortex_axi_fpu.v:26365.4-26372.120" *)
  wire _003_;
  (* src = "Vortex_axi_fpu.v:26365.4-26372.120" *)
  wire _004_;
  (* src = "Vortex_axi_fpu.v:26944.4-26951.120" *)
  wire _005_;
  (* src = "Vortex_axi_fpu.v:26558.2-26615.5" *)
  wire [5:0] _006_;
  (* src = "Vortex_axi_fpu.v:26558.2-26615.5" *)
  wire [8:0] _007_;
  (* src = "Vortex_axi_fpu.v:26558.2-26615.5" *)
  wire [31:0] _008_;
  (* src = "Vortex_axi_fpu.v:26558.2-26615.5" *)
  wire _009_;
  (* src = "Vortex_axi_fpu.v:26558.2-26615.5" *)
  wire [64:0] _010_;
  (* src = "Vortex_axi_fpu.v:26558.2-26615.5" *)
  wire [5:0] _011_;
  (* src = "Vortex_axi_fpu.v:26558.2-26615.5" *)
  wire [8:0] _012_;
  (* src = "Vortex_axi_fpu.v:26558.2-26615.5" *)
  wire _013_;
  (* src = "Vortex_axi_fpu.v:26558.2-26615.5" *)
  wire [5:0] _014_;
  (* src = "Vortex_axi_fpu.v:26558.2-26615.5" *)
  wire [8:0] _015_;
  (* src = "Vortex_axi_fpu.v:26558.2-26615.5" *)
  wire [5:0] _016_;
  (* src = "Vortex_axi_fpu.v:26558.2-26615.5" *)
  wire [5:0] _017_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _018_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _019_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _020_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _021_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _022_;
  (* src = "Vortex_axi_fpu.v:25790.47-25790.68" *)
  wire [31:0] _023_;
  (* src = "Vortex_axi_fpu.v:25796.47-25796.68" *)
  wire [31:0] _024_;
  (* src = "Vortex_axi_fpu.v:26181.60-26181.81" *)
  wire [31:0] _025_;
  (* src = "Vortex_axi_fpu.v:26181.60-26181.81" *)
  wire [31:0] _026_;
  (* src = "Vortex_axi_fpu.v:26187.45-26187.64" *)
  wire [31:0] _027_;
  (* src = "Vortex_axi_fpu.v:26222.35-26222.58" *)
  wire [8:0] _028_;
  (* src = "Vortex_axi_fpu.v:26230.27-26230.73" *)
  (* unused_bits = "9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _029_;
  (* src = "Vortex_axi_fpu.v:26576.31-26576.80" *)
  wire [31:0] _030_;
  (* src = "Vortex_axi_fpu.v:26603.31-26603.47" *)
  wire [31:0] _031_;
  (* src = "Vortex_axi_fpu.v:26611.31-26611.47" *)
  wire [31:0] _032_;
  (* src = "Vortex_axi_fpu.v:26611.30-26611.81" *)
  (* unused_bits = "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _033_;
  (* src = "Vortex_axi_fpu.v:26734.62-26734.91" *)
  wire _034_;
  (* src = "Vortex_axi_fpu.v:26850.96-26850.120" *)
  wire _035_;
  (* src = "Vortex_axi_fpu.v:26850.95-26850.145" *)
  wire _036_;
  (* src = "Vortex_axi_fpu.v:26869.49-26869.96" *)
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  (* src = "Vortex_axi_fpu.v:26576.8-26576.81" *)
  wire _043_;
  (* src = "Vortex_axi_fpu.v:26591.9-26591.80" *)
  wire _044_;
  (* src = "Vortex_axi_fpu.v:26599.41-26599.102" *)
  wire _045_;
  (* src = "Vortex_axi_fpu.v:26591.86-26591.112" *)
  wire _046_;
  (* src = "Vortex_axi_fpu.v:26599.13-26599.103" *)
  wire _047_;
  (* src = "Vortex_axi_fpu.v:26832.10-26832.36" *)
  wire _048_;
  (* src = "Vortex_axi_fpu.v:26832.26-26832.36" *)
  wire _049_;
  (* src = "Vortex_axi_fpu.v:26591.8-26591.113" *)
  wire _050_;
  (* src = "Vortex_axi_fpu.v:26582.13-26582.29" *)
  wire _051_;
  (* src = "Vortex_axi_fpu.v:26599.14-26599.35" *)
  wire _052_;
  (* src = "Vortex_axi_fpu.v:26607.13-26607.73" *)
  wire _053_;
  (* src = "Vortex_axi_fpu.v:25790.48-25790.62" *)
  wire [31:0] _054_;
  (* src = "Vortex_axi_fpu.v:26181.61-26181.75" *)
  wire [31:0] _055_;
  (* src = "Vortex_axi_fpu.v:26181.61-26181.75" *)
  wire [31:0] _056_;
  (* src = "Vortex_axi_fpu.v:26165.46-26165.56" *)
  wire [31:0] _057_;
  (* src = "Vortex_axi_fpu.v:26599.62-26599.102" *)
  wire [31:0] _058_;
  (* src = "Vortex_axi_fpu.v:26758.53-26758.65" *)
  wire [31:0] _059_;
  (* src = "Vortex_axi_fpu.v:25938.55-25938.79" *)
  wire _060_;
  (* src = "Vortex_axi_fpu.v:25938.55-25938.79" *)
  wire _061_;
  (* src = "Vortex_axi_fpu.v:26147.116-26147.125" *)
  wire _062_;
  (* src = "Vortex_axi_fpu.v:26363.55-26363.79" *)
  wire _063_;
  (* src = "Vortex_axi_fpu.v:26363.55-26363.79" *)
  wire _064_;
  (* src = "Vortex_axi_fpu.v:26591.86-26591.99" *)
  wire _065_;
  (* src = "Vortex_axi_fpu.v:26804.75-26804.85" *)
  wire _066_;
  (* src = "Vortex_axi_fpu.v:26834.21-26834.33" *)
  wire [31:0] _067_;
  (* src = "Vortex_axi_fpu.v:26850.124-26850.145" *)
  wire _068_;
  (* src = "Vortex_axi_fpu.v:26869.49-26869.59" *)
  wire _069_;
  (* src = "Vortex_axi_fpu.v:26942.55-26942.79" *)
  wire _070_;
  (* src = "Vortex_axi_fpu.v:26804.50-26804.71" *)
  wire _071_;
  (* src = "Vortex_axi_fpu.v:26804.49-26804.85" *)
  wire _072_;
  (* src = "Vortex_axi_fpu.v:26850.36-26850.57" *)
  wire _073_;
  (* src = "Vortex_axi_fpu.v:26850.35-26850.76" *)
  wire _074_;
  (* src = "Vortex_axi_fpu.v:26850.34-26850.90" *)
  wire _075_;
  (* src = "Vortex_axi_fpu.v:26865.48-26865.80" *)
  wire _076_;
  (* src = "Vortex_axi_fpu.v:26873.72-26873.145" *)
  wire _077_;
  wire [31:0] _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  (* src = "Vortex_axi_fpu.v:26873.48-26873.69" *)
  wire _083_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _084_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire _085_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _086_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _087_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _088_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _089_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _090_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _091_;
  (* src = "Vortex_axi_fpu.v:26181.31-26181.91" *)
  wire [31:0] _092_;
  (* src = "Vortex_axi_fpu.v:26181.31-26181.91" *)
  wire [31:0] _093_;
  (* src = "Vortex_axi_fpu.v:26591.39-26591.74" *)
  wire [31:0] _094_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _095_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _096_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _097_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _098_;
  (* src = "Vortex_axi_fpu.v:25790.49-25790.56" *)
  (* unused_bits = "26 27 28 29 30 31" *)
  wire [31:0] _099_;
  (* src = "Vortex_axi_fpu.v:26181.62-26181.69" *)
  (* unused_bits = "26 27 28 29 30 31" *)
  wire [31:0] _100_;
  (* src = "Vortex_axi_fpu.v:26181.37-26181.90" *)
  wire [31:0] _101_;
  (* src = "Vortex_axi_fpu.v:26181.62-26181.69" *)
  (* unused_bits = "26 27 28 29 30 31" *)
  wire [31:0] _102_;
  (* src = "Vortex_axi_fpu.v:26181.37-26181.90" *)
  wire [31:0] _103_;
  (* src = "Vortex_axi_fpu.v:26222.34-26222.70" *)
  wire [8:0] _104_;
  (* src = "Vortex_axi_fpu.v:26222.33-26222.90" *)
  wire [8:0] _105_;
  (* src = "Vortex_axi_fpu.v:26224.33-26224.71" *)
  (* unused_bits = "9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _106_;
  (* src = "Vortex_axi_fpu.v:26564.18-26564.65" *)
  (* unused_bits = "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _107_;
  (* src = "Vortex_axi_fpu.v:26574.29-26574.62" *)
  (* unused_bits = "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _108_;
  (* src = "Vortex_axi_fpu.v:26576.32-26576.67" *)
  wire [31:0] _109_;
  (* src = "Vortex_axi_fpu.v:26591.31-26591.79" *)
  wire [31:0] _110_;
  (* src = "Vortex_axi_fpu.v:26593.27-26593.68" *)
  (* unused_bits = "9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _111_;
  (* src = "Vortex_axi_fpu.v:26603.30-26603.68" *)
  (* unused_bits = "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _112_;
  (* src = "Vortex_axi_fpu.v:25947.52-25947.117" *)
  wire _113_;
  (* src = "Vortex_axi_fpu.v:25947.52-25947.117" *)
  wire _114_;
  (* src = "Vortex_axi_fpu.v:26372.52-26372.117" *)
  wire _115_;
  (* src = "Vortex_axi_fpu.v:26372.52-26372.117" *)
  wire _116_;
  (* src = "Vortex_axi_fpu.v:26951.52-26951.117" *)
  wire _117_;
  (* src = "Vortex_axi_fpu.v:25757.38-25757.43" *)
  input [4:0] aux_i;
  wire [4:0] aux_i;
  (* src = "Vortex_axi_fpu.v:25774.39-25774.44" *)
  output [4:0] aux_o;
  reg [4:0] aux_o;
  (* src = "Vortex_axi_fpu.v:25780.14-25780.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:25732.13-25732.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:26549.40-26549.52" *)
  wire [5:0] denorm_shamt;
  (* src = "Vortex_axi_fpu.v:26228.36-26228.51" *)
  wire [8:0] destination_exp;
  (* src = "Vortex_axi_fpu.v:26238.36-26238.53" *)
  reg [8:0] destination_exp_q;
  (* src = "Vortex_axi_fpu.v:26543.29-26543.45" *)
  wire [64:0] destination_mant;
  (* src = "Vortex_axi_fpu.v:25751.19-25751.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:25850.13-25850.22" *)
  reg [2:0] dst_fmt_q;
  (* src = "Vortex_axi_fpu.v:26254.13-26254.23" *)
  reg [2:0] dst_fmt_q2;
  (* src = "Vortex_axi_fpu.v:26056.7-26056.17" *)
  wire dst_is_int;
  (* src = "Vortex_axi_fpu.v:26242.7-26242.19" *)
  reg dst_is_int_q;
  (* src = "Vortex_axi_fpu.v:26062.29-26062.41" *)
  wire [31:0] encoded_mant;
  (* src = "Vortex_axi_fpu.v:26889.7-26889.20" *)
  wire extension_bit;
  (* src = "Vortex_axi_fpu.v:25770.14-25770.29" *)
  output extension_bit_o;
  reg extension_bit_o;
  (* src = "Vortex_axi_fpu.v:26539.28-26539.37" *)
  (* unused_bits = "8" *)
  wire [8:0] final_exp;
  (* src = "Vortex_axi_fpu.v:25763.13-25763.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:26068.45-26068.57" *)
  wire [159:0] fmt_mantissa;
  (* src = "Vortex_axi_fpu.v:26641.12-26641.30" *)
  wire [4:0] fmt_of_after_round;
  (* src = "Vortex_axi_fpu.v:26714.36-26714.46" *)
  wire [159:0] fmt_result;
  (* src = "Vortex_axi_fpu.v:26643.12-26643.30" *)
  wire [4:0] fmt_uf_after_round;
  (* src = "Vortex_axi_fpu.v:26199.36-26199.48" *)
  wire [8:0] fp_input_exp;
  (* src = "Vortex_axi_fpu.v:26857.13-26857.30" *)
  wire [4:0] fp_regular_status;
  (* src = "Vortex_axi_fpu.v:26859.21-26859.30" *)
  wire [31:0] fp_result;
  (* src = "Vortex_axi_fpu.v:26766.7-26766.27" *)
  wire fp_result_is_special;
  (* src = "Vortex_axi_fpu.v:26551.13-26551.33" *)
  wire [1:0] fp_round_sticky_bits;
  (* src = "Vortex_axi_fpu.v:26762.21-26762.38" *)
  wire [31:0] fp_special_result;
  (* src = "Vortex_axi_fpu.v:26862.13-26862.22" *)
  wire [4:0] fp_status;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \fpnew_pkg_bias$func$Vortex_axi_fpu.v:26183$13771.$result ;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] \fpnew_pkg_bias$func$Vortex_axi_fpu.v:26230$13772.$result ;
  (* src = "Vortex_axi_fpu.v:25936.9-25936.16" *)
  wire \gen_input_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:25936.9-25936.16" *)
  wire \gen_input_pipeline[1].reg_ena ;
  (* src = "Vortex_axi_fpu.v:26361.9-26361.16" *)
  wire \gen_inside_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:26361.9-26361.16" *)
  wire \gen_inside_pipeline[1].reg_ena ;
  (* src = "Vortex_axi_fpu.v:26940.9-26940.16" *)
  wire \gen_output_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:26786.27-26786.38" *)
  wire [31:0] \gen_special_results[0].active_format.special_results.special_res ;
  (* src = "Vortex_axi_fpu.v:26826.28-26826.39" *)
  wire [31:0] \gen_special_results_int[2].active_format.special_results.special_res ;
  (* src = "Vortex_axi_fpu.v:25761.14-25761.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:25759.13-25759.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:26073.14-26073.18" *)
  wire [39:0] info;
  (* src = "Vortex_axi_fpu.v:26244.13-26244.19" *)
  (* unused_bits = "1 6 7" *)
  reg [7:0] info_q;
  (* src = "Vortex_axi_fpu.v:25872.216-25872.230" *)
  wire [14:0] inp_pipe_aux_q;
  (* src = "Vortex_axi_fpu.v:25866.248-25866.266" *)
  wire [8:0] inp_pipe_dst_fmt_q;
  (* src = "Vortex_axi_fpu.v:25868.252-25868.270" *)
  wire [5:0] inp_pipe_int_fmt_q;
  (* src = "Vortex_axi_fpu.v:25856.196-25856.215" *)
  (* unused_bits = "1 2 3 4" *)
  wire [14:0] inp_pipe_is_boxed_q;
  (* src = "Vortex_axi_fpu.v:25862.23-25862.40" *)
  wire [0:2] inp_pipe_op_mod_q;
  (* src = "Vortex_axi_fpu.v:25860.220-25860.233" *)
  wire [11:0] inp_pipe_op_q;
  (* src = "Vortex_axi_fpu.v:25854.172-25854.191" *)
  wire [95:0] inp_pipe_operands_q;
  (* src = "Vortex_axi_fpu.v:25876.24-25876.38" *)
  wire [0:2] inp_pipe_ready;
  (* src = "Vortex_axi_fpu.v:25858.156-25858.175" *)
  wire [8:0] inp_pipe_rnd_mode_q;
  (* src = "Vortex_axi_fpu.v:25864.248-25864.266" *)
  wire [8:0] inp_pipe_src_fmt_q;
  (* src = "Vortex_axi_fpu.v:25870.23-25870.37" *)
  wire [0:2] inp_pipe_tag_q;
  (* src = "Vortex_axi_fpu.v:25874.23-25874.39" *)
  wire [0:2] inp_pipe_valid_q;
  (* src = "Vortex_axi_fpu.v:26193.36-26193.45" *)
  wire [8:0] input_exp;
  (* src = "Vortex_axi_fpu.v:26234.36-26234.47" *)
  reg [8:0] input_exp_q;
  (* src = "Vortex_axi_fpu.v:26195.29-26195.39" *)
  wire [31:0] input_mant;
  (* src = "Vortex_axi_fpu.v:26236.29-26236.41" *)
  reg [31:0] input_mant_q;
  (* src = "Vortex_axi_fpu.v:26191.7-26191.17" *)
  wire input_sign;
  (* src = "Vortex_axi_fpu.v:26232.7-26232.19" *)
  reg input_sign_q;
  (* src = "Vortex_axi_fpu.v:25753.19-25753.28" *)
  input [1:0] int_fmt_i;
  wire [1:0] int_fmt_i;
  (* src = "Vortex_axi_fpu.v:25852.13-25852.22" *)
  reg [1:0] int_fmt_q;
  (* src = "Vortex_axi_fpu.v:26256.13-26256.23" *)
  reg [1:0] int_fmt_q2;
  (* src = "Vortex_axi_fpu.v:26201.36-26201.49" *)
  wire [8:0] int_input_exp;
  (* src = "Vortex_axi_fpu.v:26080.29-26080.41" *)
  wire [31:0] int_mantissa;
  (* src = "Vortex_axi_fpu.v:26856.13-26856.31" *)
  wire [4:0] int_regular_status;
  (* src = "Vortex_axi_fpu.v:26860.21-26860.31" *)
  wire [31:0] int_result;
  (* src = "Vortex_axi_fpu.v:26814.7-26814.28" *)
  wire int_result_is_special;
  (* src = "Vortex_axi_fpu.v:26552.13-26552.34" *)
  wire [1:0] int_round_sticky_bits;
  (* src = "Vortex_axi_fpu.v:26077.7-26077.15" *)
  wire int_sign;
  (* src = "Vortex_axi_fpu.v:26810.21-26810.39" *)
  wire [31:0] int_special_result;
  (* src = "Vortex_axi_fpu.v:26863.13-26863.23" *)
  wire [4:0] int_status;
  (* src = "Vortex_axi_fpu.v:26079.29-26079.38" *)
  wire [31:0] int_value;
  (* src = "Vortex_axi_fpu.v:25738.19-25738.29" *)
  input [4:0] is_boxed_i;
  wire [4:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:25844.13-25844.23" *)
  (* unused_bits = "1 2 3 4" *)
  reg [4:0] is_boxed_q;
  (* src = "Vortex_axi_fpu.v:26197.7-26197.19" *)
  wire mant_is_zero;
  (* src = "Vortex_axi_fpu.v:26246.7-26246.21" *)
  reg mant_is_zero_q;
  (* src = "Vortex_axi_fpu.v:26286.216-26286.230" *)
  wire [14:0] mid_pipe_aux_q;
  (* src = "Vortex_axi_fpu.v:26264.211-26264.230" *)
  wire [26:0] mid_pipe_dest_exp_q;
  (* src = "Vortex_axi_fpu.v:26280.248-26280.266" *)
  wire [8:0] mid_pipe_dst_fmt_q;
  (* src = "Vortex_axi_fpu.v:26268.23-26268.44" *)
  wire [0:2] mid_pipe_dst_is_int_q;
  (* src = "Vortex_axi_fpu.v:26270.156-26270.171" *)
  (* unused_bits = "1 6 7" *)
  wire [23:0] mid_pipe_info_q;
  (* src = "Vortex_axi_fpu.v:26260.211-26260.231" *)
  wire [26:0] mid_pipe_input_exp_q;
  (* src = "Vortex_axi_fpu.v:26262.204-26262.225" *)
  wire [95:0] mid_pipe_input_mant_q;
  (* src = "Vortex_axi_fpu.v:26258.23-26258.44" *)
  wire [0:2] mid_pipe_input_sign_q;
  (* src = "Vortex_axi_fpu.v:26282.252-26282.270" *)
  wire [5:0] mid_pipe_int_fmt_q;
  (* src = "Vortex_axi_fpu.v:26272.23-26272.43" *)
  wire [0:2] mid_pipe_mant_zero_q;
  (* src = "Vortex_axi_fpu.v:26274.23-26274.40" *)
  wire [0:2] mid_pipe_op_mod_q;
  (* src = "Vortex_axi_fpu.v:26290.24-26290.38" *)
  wire [0:2] mid_pipe_ready;
  (* src = "Vortex_axi_fpu.v:26276.156-26276.175" *)
  wire [8:0] mid_pipe_rnd_mode_q;
  (* src = "Vortex_axi_fpu.v:26266.23-26266.44" *)
  wire [0:2] mid_pipe_src_is_int_q;
  (* src = "Vortex_axi_fpu.v:26284.23-26284.37" *)
  wire [0:2] mid_pipe_tag_q;
  (* src = "Vortex_axi_fpu.v:26288.23-26288.39" *)
  wire [0:2] mid_pipe_valid_q;
  (* src = "Vortex_axi_fpu.v:26635.7-26635.21" *)
  wire of_after_round;
  (* src = "Vortex_axi_fpu.v:26555.6-26555.21" *)
  wire of_before_round;
  (* src = "Vortex_axi_fpu.v:25745.19-25745.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:25747.13-25747.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:25846.7-25846.15" *)
  reg op_mod_q;
  (* src = "Vortex_axi_fpu.v:26248.7-26248.16" *)
  reg op_mod_q2;
  (* src = "Vortex_axi_fpu.v:25736.27-25736.37" *)
  input [31:0] operands_i;
  wire [31:0] operands_i;
  (* src = "Vortex_axi_fpu.v:25842.21-25842.31" *)
  reg [31:0] operands_q;
  (* src = "Vortex_axi_fpu.v:25778.13-25778.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:25776.14-25776.25" *)
  output out_valid_o;
  reg out_valid_o;
  (* src = "Vortex_axi_fpu.v:26633.21-26633.34" *)
  wire [31:0] pre_round_abs;
  (* src = "Vortex_axi_fpu.v:26541.28-26541.41" *)
  wire [64:0] preshift_mant;
  (* src = "Vortex_axi_fpu.v:26203.32-26203.44" *)
  wire [4:0] renorm_shamt;
  (* src = "Vortex_axi_fpu.v:26885.21-26885.29" *)
  wire [31:0] result_d;
  (* src = "Vortex_axi_fpu.v:25765.28-25765.36" *)
  output [31:0] result_o;
  reg [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:26651.7-26651.23" *)
  (* unused_bits = "0" *)
  wire result_true_zero;
  (* src = "Vortex_axi_fpu.v:25741.19-25741.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:26250.13-26250.23" *)
  reg [2:0] rnd_mode_q;
  (* src = "Vortex_axi_fpu.v:26553.13-26553.30" *)
  wire [1:0] round_sticky_bits;
  (* src = "Vortex_axi_fpu.v:26649.21-26649.32" *)
  wire [31:0] rounded_abs;
  (* src = "Vortex_axi_fpu.v:26653.21-26653.36" *)
  wire [31:0] rounded_int_res;
  (* src = "Vortex_axi_fpu.v:26655.7-26655.27" *)
  wire rounded_int_res_zero;
  (* src = "Vortex_axi_fpu.v:26647.7-26647.19" *)
  wire rounded_sign;
  (* src = "Vortex_axi_fpu.v:25734.13-25734.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:26171.36-26171.43" *)
  wire [8:0] src_exp;
  (* src = "Vortex_axi_fpu.v:25749.19-25749.28" *)
  input [2:0] src_fmt_i;
  wire [2:0] src_fmt_i;
  (* src = "Vortex_axi_fpu.v:25848.13-25848.22" *)
  reg [2:0] src_fmt_q;
  (* src = "Vortex_axi_fpu.v:26055.7-26055.17" *)
  wire src_is_int;
  (* src = "Vortex_axi_fpu.v:26240.7-26240.19" *)
  reg src_is_int_q;
  (* src = "Vortex_axi_fpu.v:26175.36-26175.46" *)
  wire [8:0] src_offset;
  (* src = "Vortex_axi_fpu.v:26173.36-26173.49" *)
  wire [8:0] src_subnormal;
  (* src = "Vortex_axi_fpu.v:26887.13-26887.21" *)
  wire [4:0] status_d;
  (* src = "Vortex_axi_fpu.v:25768.20-25768.28" *)
  output [4:0] status_o;
  reg [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:26931.13-26931.27" *)
  reg sv2v_tmp_25EE6;
  (* src = "Vortex_axi_fpu.v:26328.13-26328.27" *)
  reg [3:1] sv2v_tmp_32E16;
  (* src = "Vortex_axi_fpu.v:26344.13-26344.27" *)
  reg sv2v_tmp_44BCE;
  (* src = "Vortex_axi_fpu.v:26316.13-26316.27" *)
  wire [8:1] sv2v_tmp_48E57;
  (* src = "Vortex_axi_fpu.v:26352.13-26352.27" *)
  reg sv2v_tmp_CB10A;
  (* src = "Vortex_axi_fpu.v:26923.13-26923.27" *)
  reg sv2v_tmp_DF7DA;
  (* src = "Vortex_axi_fpu.v:26927.32-26927.46" *)
  reg [5:1] sv2v_tmp_F4B7F;
  (* src = "Vortex_axi_fpu.v:26348.32-26348.46" *)
  reg [5:1] sv2v_tmp_FBD8C;
  (* src = "Vortex_axi_fpu.v:25755.13-25755.18" *)
  input tag_i;
  wire tag_i;
  (* src = "Vortex_axi_fpu.v:25772.14-25772.19" *)
  output tag_o;
  reg tag_o;
  (* src = "Vortex_axi_fpu.v:26637.7-26637.21" *)
  wire uf_after_round;
  assign _020_ = _023_ + (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd1;
  assign _019_ = _024_ + (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd1;
  assign _021_ = _025_ + (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd1;
  assign _022_ = _026_ + (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd1;
  assign _023_ = { _054_[31:6], 6'h00 } + (* src = "Vortex_axi_fpu.v:25790.47-25790.68" *) 32'd63;
  assign _024_ = { _054_[31:6], 6'h00 } + (* src = "Vortex_axi_fpu.v:25796.47-25796.68" *) 32'd31;
  assign _025_ = { _055_[31:6], 6'h00 } + (* src = "Vortex_axi_fpu.v:26181.60-26181.81" *) 32'd63;
  assign _026_ = { _056_[31:6], 6'h00 } + (* src = "Vortex_axi_fpu.v:26181.60-26181.81" *) 32'd63;
  assign _027_ = { 26'h0000000, src_fmt_q, 3'h0 } + (* src = "Vortex_axi_fpu.v:26187.45-26187.64" *) 32'd6;
  assign _028_ = src_exp + (* src = "Vortex_axi_fpu.v:26222.35-26222.58" *) { 8'h00, src_subnormal[0] };
  assign fp_input_exp = _105_ + (* src = "Vortex_axi_fpu.v:26222.32-26222.104" *) src_offset;
  assign { _029_[31:9], destination_exp } = $signed(input_exp) + (* src = "Vortex_axi_fpu.v:26230.27-26230.73" *) $signed(\fpnew_pkg_bias$func$Vortex_axi_fpu.v:26230$13772.$result );
  assign _030_ = _109_ + (* src = "Vortex_axi_fpu.v:26576.31-26576.80" *) op_mod_q2;
  assign _031_ = _107_[5:0] + (* src = "Vortex_axi_fpu.v:26603.31-26603.47" *) 32'd1;
  assign _032_ = _107_[5:0] + (* src = "Vortex_axi_fpu.v:26611.31-26611.47" *) 32'd2;
  assign _033_ = _032_ + (* src = "Vortex_axi_fpu.v:26611.30-26611.81" *) _000_;
  assign \gen_input_pipeline[0].reg_ena  = in_ready_o & (* src = "Vortex_axi_fpu.v:25949.21-25949.60" *) in_valid_i;
  assign \gen_input_pipeline[1].reg_ena  = inp_pipe_ready[1] & (* src = "Vortex_axi_fpu.v:25949.21-25949.60" *) inp_pipe_valid_q[1];
  assign int_sign = int_value[31] & (* src = "Vortex_axi_fpu.v:26163.20-26163.60" *) _062_;
  assign \gen_inside_pipeline[0].reg_ena  = inp_pipe_ready[2] & (* src = "Vortex_axi_fpu.v:26374.21-26374.60" *) sv2v_tmp_CB10A;
  assign \gen_inside_pipeline[1].reg_ena  = mid_pipe_ready[1] & (* src = "Vortex_axi_fpu.v:26374.21-26374.60" *) mid_pipe_valid_q[1];
  assign _034_ = src_is_int_q & (* src = "Vortex_axi_fpu.v:26734.62-26734.91" *) mant_is_zero_q;
  assign fp_result_is_special = _065_ & (* src = "Vortex_axi_fpu.v:26804.32-26804.86" *) _072_;
  assign _035_ = input_sign_q & (* src = "Vortex_axi_fpu.v:26850.96-26850.120" *) op_mod_q2;
  assign _036_ = _035_ & (* src = "Vortex_axi_fpu.v:26850.95-26850.145" *) _068_;
  assign fp_regular_status[4] = src_is_int_q & (* src = "Vortex_axi_fpu.v:26865.32-26865.81" *) _076_;
  assign fp_regular_status[2] = _065_ & (* src = "Vortex_axi_fpu.v:26869.32-26869.97" *) _037_;
  assign fp_regular_status[1] = uf_after_round & (* src = "Vortex_axi_fpu.v:26871.32-26871.69" *) fp_regular_status[0];
  assign _037_ = _069_ & (* src = "Vortex_axi_fpu.v:26873.97-26873.144" *) _076_;
  assign \gen_output_pipeline[0].reg_ena  = mid_pipe_ready[2] & (* src = "Vortex_axi_fpu.v:26953.21-26953.60" *) sv2v_tmp_25EE6;
  reg [4:0] _148_;
  (* src = "Vortex_axi_fpu.v:25960.4-25967.316" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _148_ <= 5'h00;
    else if (\gen_input_pipeline[0].reg_ena ) _148_ <= is_boxed_i;
  assign inp_pipe_is_boxed_q[9:5] = _148_;
  reg \mid_pipe_src_is_int_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:26412.4-26419.106" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_src_is_int_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_src_is_int_q_reg[1]  <= src_is_int;
  assign mid_pipe_src_is_int_q[1] = \mid_pipe_src_is_int_q_reg[1] ;
  reg [2:0] _150_;
  (* src = "Vortex_axi_fpu.v:25969.4-25976.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _150_ <= 3'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _150_ <= rnd_mode_i;
  assign inp_pipe_rnd_mode_q[5:3] = _150_;
  reg [8:0] _151_;
  (* src = "Vortex_axi_fpu.v:26403.4-26410.328" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _151_ <= 9'h000;
    else if (\gen_inside_pipeline[0].reg_ena ) _151_ <= destination_exp;
  assign mid_pipe_dest_exp_q[17:9] = _151_;
  reg [3:0] _152_;
  (* src = "Vortex_axi_fpu.v:25978.4-25985.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _152_ <= 4'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _152_ <= op_i;
  assign inp_pipe_op_q[7:4] = _152_;
  reg [2:0] _153_;
  (* src = "Vortex_axi_fpu.v:26005.4-26012.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _153_ <= 3'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _153_ <= dst_fmt_i;
  assign inp_pipe_dst_fmt_q[5:3] = _153_;
  reg [1:0] _154_;
  (* src = "Vortex_axi_fpu.v:26014.4-26021.397" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _154_ <= 2'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _154_ <= int_fmt_i;
  assign inp_pipe_int_fmt_q[3:2] = _154_;
  reg [31:0] _155_;
  (* src = "Vortex_axi_fpu.v:26394.4-26401.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _155_ <= 32'd0;
    else if (\gen_inside_pipeline[0].reg_ena ) _155_ <= input_mant;
  assign mid_pipe_input_mant_q[63:32] = _155_;
  reg [8:0] _156_;
  (* src = "Vortex_axi_fpu.v:26385.4-26392.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _156_ <= 9'h000;
    else if (\gen_inside_pipeline[0].reg_ena ) _156_ <= input_exp;
  assign mid_pipe_input_exp_q[17:9] = _156_;
  reg \inp_pipe_valid_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:25940.4-25947.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[1]  <= 1'h0;
    else if (_038_) \inp_pipe_valid_q_reg[1]  <= _002_;
  assign inp_pipe_valid_q[1] = \inp_pipe_valid_q_reg[1] ;
  reg \inp_pipe_tag_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:26023.4-26030.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[1]  <= 1'h0;
    else if (\gen_input_pipeline[0].reg_ena ) \inp_pipe_tag_q_reg[1]  <= tag_i;
  assign inp_pipe_tag_q[1] = \inp_pipe_tag_q_reg[1] ;
  reg [31:0] _159_;
  (* src = "Vortex_axi_fpu.v:25951.4-25958.280" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _159_ <= 32'd0;
    else if (\gen_input_pipeline[0].reg_ena ) _159_ <= operands_i;
  assign inp_pipe_operands_q[63:32] = _159_;
  reg [4:0] _160_;
  (* src = "Vortex_axi_fpu.v:26032.4-26039.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _160_ <= 5'h00;
    else if (\gen_input_pipeline[0].reg_ena ) _160_ <= aux_i;
  assign inp_pipe_aux_q[9:5] = _160_;
  (* src = "Vortex_axi_fpu.v:25940.4-25947.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_CB10A <= 1'h0;
    else if (_039_) sv2v_tmp_CB10A <= _001_;
  reg \mid_pipe_input_sign_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:26376.4-26383.106" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_input_sign_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_input_sign_q_reg[1]  <= input_sign;
  assign mid_pipe_input_sign_q[1] = \mid_pipe_input_sign_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:25951.4-25958.280" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) operands_q <= 32'd0;
    else if (\gen_input_pipeline[1].reg_ena ) operands_q <= inp_pipe_operands_q[63:32];
  reg \mid_pipe_valid_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:26365.4-26372.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_valid_q_reg[1]  <= 1'h0;
    else if (_040_) \mid_pipe_valid_q_reg[1]  <= _004_;
  assign mid_pipe_valid_q[1] = \mid_pipe_valid_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:25960.4-25967.316" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) is_boxed_q <= 5'h00;
    else if (\gen_input_pipeline[1].reg_ena ) is_boxed_q <= inp_pipe_is_boxed_q[9:5];
  (* src = "Vortex_axi_fpu.v:25969.4-25976.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_32E16 <= 3'h0;
    else if (\gen_input_pipeline[1].reg_ena ) sv2v_tmp_32E16 <= inp_pipe_rnd_mode_q[5:3];
  reg [3:0] _167_;
  (* src = "Vortex_axi_fpu.v:25978.4-25985.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _167_ <= 4'h0;
    else if (\gen_input_pipeline[1].reg_ena ) _167_ <= inp_pipe_op_q[7:4];
  assign inp_pipe_op_q[3:0] = _167_;
  (* src = "Vortex_axi_fpu.v:26032.4-26039.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_FBD8C <= 5'h00;
    else if (\gen_input_pipeline[1].reg_ena ) sv2v_tmp_FBD8C <= inp_pipe_aux_q[9:5];
  (* src = "Vortex_axi_fpu.v:25987.4-25994.94" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) op_mod_q <= 1'h0;
    else if (\gen_input_pipeline[1].reg_ena ) op_mod_q <= inp_pipe_op_mod_q[1];
  (* src = "Vortex_axi_fpu.v:25996.4-26003.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) src_fmt_q <= 3'h0;
    else if (\gen_input_pipeline[1].reg_ena ) src_fmt_q <= inp_pipe_src_fmt_q[5:3];
  (* src = "Vortex_axi_fpu.v:26023.4-26030.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_44BCE <= 1'h0;
    else if (\gen_input_pipeline[1].reg_ena ) sv2v_tmp_44BCE <= inp_pipe_tag_q[1];
  (* src = "Vortex_axi_fpu.v:26005.4-26012.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) dst_fmt_q <= 3'h0;
    else if (\gen_input_pipeline[1].reg_ena ) dst_fmt_q <= inp_pipe_dst_fmt_q[5:3];
  (* src = "Vortex_axi_fpu.v:26014.4-26021.397" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) int_fmt_q <= 2'h0;
    else if (\gen_input_pipeline[1].reg_ena ) int_fmt_q <= inp_pipe_int_fmt_q[3:2];
  (* src = "Vortex_axi_fpu.v:26991.4-26998.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) aux_o <= 5'h00;
    else if (\gen_output_pipeline[0].reg_ena ) aux_o <= sv2v_tmp_F4B7F;
  (* src = "Vortex_axi_fpu.v:26982.4-26989.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) tag_o <= 1'h0;
    else if (\gen_output_pipeline[0].reg_ena ) tag_o <= sv2v_tmp_DF7DA;
  (* src = "Vortex_axi_fpu.v:26973.4-26980.97" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) extension_bit_o <= 1'h0;
    else if (\gen_output_pipeline[0].reg_ena ) extension_bit_o <= extension_bit;
  (* src = "Vortex_axi_fpu.v:26964.4-26971.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) status_o <= 5'h00;
    else if (\gen_output_pipeline[0].reg_ena ) status_o <= status_d;
  reg \inp_pipe_op_mod_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:25987.4-25994.94" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_op_mod_q_reg[1]  <= 1'h0;
    else if (\gen_input_pipeline[0].reg_ena ) \inp_pipe_op_mod_q_reg[1]  <= op_mod_i;
  assign inp_pipe_op_mod_q[1] = \inp_pipe_op_mod_q_reg[1] ;
  reg [2:0] _179_;
  (* src = "Vortex_axi_fpu.v:25996.4-26003.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _179_ <= 3'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _179_ <= src_fmt_i;
  assign inp_pipe_src_fmt_q[5:3] = _179_;
  (* src = "Vortex_axi_fpu.v:26955.4-26962.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) result_o <= 32'd0;
    else if (\gen_output_pipeline[0].reg_ena ) result_o <= result_d;
  (* src = "Vortex_axi_fpu.v:26944.4-26951.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) out_valid_o <= 1'h0;
    else if (_041_) out_valid_o <= _005_;
  (* src = "Vortex_axi_fpu.v:26502.4-26509.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_F4B7F <= 5'h00;
    else if (\gen_inside_pipeline[1].reg_ena ) sv2v_tmp_F4B7F <= mid_pipe_aux_q[9:5];
  (* src = "Vortex_axi_fpu.v:26493.4-26500.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_DF7DA <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) sv2v_tmp_DF7DA <= mid_pipe_tag_q[1];
  (* src = "Vortex_axi_fpu.v:26484.4-26491.397" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) int_fmt_q2 <= 2'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) int_fmt_q2 <= mid_pipe_int_fmt_q[3:2];
  (* src = "Vortex_axi_fpu.v:26475.4-26482.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) dst_fmt_q2 <= 3'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) dst_fmt_q2 <= mid_pipe_dst_fmt_q[5:3];
  (* src = "Vortex_axi_fpu.v:26457.4-26464.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rnd_mode_q <= 3'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) rnd_mode_q <= mid_pipe_rnd_mode_q[5:3];
  (* src = "Vortex_axi_fpu.v:26448.4-26455.94" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) op_mod_q2 <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) op_mod_q2 <= mid_pipe_op_mod_q[1];
  (* src = "Vortex_axi_fpu.v:26439.4-26446.103" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) mant_is_zero_q <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) mant_is_zero_q <= mid_pipe_mant_zero_q[1];
  (* src = "Vortex_axi_fpu.v:26430.4-26437.244" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) info_q <= 8'h00;
    else if (\gen_inside_pipeline[1].reg_ena ) info_q <= mid_pipe_info_q[15:8];
  (* src = "Vortex_axi_fpu.v:26421.4-26428.106" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) dst_is_int_q <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) dst_is_int_q <= mid_pipe_dst_is_int_q[1];
  (* src = "Vortex_axi_fpu.v:26412.4-26419.106" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) src_is_int_q <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) src_is_int_q <= mid_pipe_src_is_int_q[1];
  (* src = "Vortex_axi_fpu.v:26403.4-26410.328" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) destination_exp_q <= 9'h000;
    else if (\gen_inside_pipeline[1].reg_ena ) destination_exp_q <= mid_pipe_dest_exp_q[17:9];
  (* src = "Vortex_axi_fpu.v:26394.4-26401.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) input_mant_q <= 32'd0;
    else if (\gen_inside_pipeline[1].reg_ena ) input_mant_q <= mid_pipe_input_mant_q[63:32];
  (* src = "Vortex_axi_fpu.v:26385.4-26392.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) input_exp_q <= 9'h000;
    else if (\gen_inside_pipeline[1].reg_ena ) input_exp_q <= mid_pipe_input_exp_q[17:9];
  (* src = "Vortex_axi_fpu.v:26376.4-26383.106" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) input_sign_q <= 1'h0;
    else if (\gen_inside_pipeline[1].reg_ena ) input_sign_q <= mid_pipe_input_sign_q[1];
  (* src = "Vortex_axi_fpu.v:26365.4-26372.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sv2v_tmp_25EE6 <= 1'h0;
    else if (_042_) sv2v_tmp_25EE6 <= _003_;
  reg [4:0] _197_;
  (* src = "Vortex_axi_fpu.v:26502.4-26509.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _197_ <= 5'h00;
    else if (\gen_inside_pipeline[0].reg_ena ) _197_ <= sv2v_tmp_FBD8C;
  assign mid_pipe_aux_q[9:5] = _197_;
  reg \mid_pipe_tag_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:26493.4-26500.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_tag_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_tag_q_reg[1]  <= sv2v_tmp_44BCE;
  assign mid_pipe_tag_q[1] = \mid_pipe_tag_q_reg[1] ;
  reg [1:0] _199_;
  (* src = "Vortex_axi_fpu.v:26484.4-26491.397" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _199_ <= 2'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) _199_ <= int_fmt_q;
  assign mid_pipe_int_fmt_q[3:2] = _199_;
  reg [2:0] _200_;
  (* src = "Vortex_axi_fpu.v:26475.4-26482.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _200_ <= 3'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) _200_ <= dst_fmt_q;
  assign mid_pipe_dst_fmt_q[5:3] = _200_;
  reg [2:0] _201_;
  (* src = "Vortex_axi_fpu.v:26457.4-26464.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _201_ <= 3'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) _201_ <= sv2v_tmp_32E16;
  assign mid_pipe_rnd_mode_q[5:3] = _201_;
  reg \mid_pipe_op_mod_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:26448.4-26455.94" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_op_mod_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_op_mod_q_reg[1]  <= op_mod_q;
  assign mid_pipe_op_mod_q[1] = \mid_pipe_op_mod_q_reg[1] ;
  reg \mid_pipe_mant_zero_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:26439.4-26446.103" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_mant_zero_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_mant_zero_q_reg[1]  <= mant_is_zero;
  assign mid_pipe_mant_zero_q[1] = \mid_pipe_mant_zero_q_reg[1] ;
  reg [7:0] _204_;
  (* src = "Vortex_axi_fpu.v:26430.4-26437.244" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _204_ <= 8'h00;
    else if (\gen_inside_pipeline[0].reg_ena ) _204_ <= sv2v_tmp_48E57;
  assign mid_pipe_info_q[15:8] = _204_;
  reg \mid_pipe_dst_is_int_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:26421.4-26428.106" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \mid_pipe_dst_is_int_q_reg[1]  <= 1'h0;
    else if (\gen_inside_pipeline[0].reg_ena ) \mid_pipe_dst_is_int_q_reg[1]  <= dst_is_int;
  assign mid_pipe_dst_is_int_q[1] = \mid_pipe_dst_is_int_q_reg[1] ;
  assign _038_ = | { in_ready_o, flush_i };
  assign _039_ = | { inp_pipe_ready[1], flush_i };
  assign _040_ = | { inp_pipe_ready[2], flush_i };
  assign _041_ = | { mid_pipe_ready[2], flush_i };
  assign _042_ = | { mid_pipe_ready[1], flush_i };
  assign src_is_int = inp_pipe_op_q[3:0] == (* src = "Vortex_axi_fpu.v:26058.22-26058.163" *) 4'hc;
  assign dst_is_int = inp_pipe_op_q[3:0] == (* src = "Vortex_axi_fpu.v:26060.22-26060.163" *) 4'hb;
  assign fmt_uf_after_round[0] = ! (* src = "Vortex_axi_fpu.v:26728.32-26728.232" *) rounded_abs[30:23];
  assign fmt_of_after_round[0] = rounded_abs[30:23] == (* src = "Vortex_axi_fpu.v:26730.32-26730.232" *) 8'hff;
  assign rounded_int_res_zero = ! (* src = "Vortex_axi_fpu.v:26760.32-26760.66" *) rounded_int_res;
  assign _043_ = $signed(input_exp_q) >= (* src = "Vortex_axi_fpu.v:26576.8-26576.81" *) $signed(_030_);
  assign _044_ = $signed(destination_exp_q) >= (* src = "Vortex_axi_fpu.v:26591.9-26591.80" *) $signed(_110_);
  assign _045_ = $signed(destination_exp_q) >= (* src = "Vortex_axi_fpu.v:26599.41-26599.102" *) $signed(_058_);
  assign _046_ = _065_ && (* src = "Vortex_axi_fpu.v:26591.86-26591.112" *) info_q[4];
  assign _047_ = _052_ && (* src = "Vortex_axi_fpu.v:26599.13-26599.103" *) _045_;
  assign _048_ = input_sign_q && (* src = "Vortex_axi_fpu.v:26832.10-26832.36" *) _049_;
  assign _049_ = ! (* src = "Vortex_axi_fpu.v:26832.26-26832.36" *) info_q[3];
  assign _050_ = _044_ || (* src = "Vortex_axi_fpu.v:26591.8-26591.113" *) _046_;
  assign _051_ = $signed(input_exp_q) < (* src = "Vortex_axi_fpu.v:26582.13-26582.29" *) $signed(32'd4294967295);
  assign _052_ = $signed(destination_exp_q) < (* src = "Vortex_axi_fpu.v:26599.14-26599.35" *) $signed(32'd1);
  assign _053_ = $signed(destination_exp_q) < (* src = "Vortex_axi_fpu.v:26607.13-26607.73" *) $signed(_058_);
  assign _018_ = src_fmt_q * (* src = "Vortex_axi_fpu.v:26189.45-26189.70" *) 32'd9;
  assign _057_ = - (* src = "Vortex_axi_fpu.v:26165.46-26165.56" *) int_value;
  assign _058_ = - (* src = "Vortex_axi_fpu.v:26607.33-26607.73" *) $signed(_000_);
  assign _059_ = - (* src = "Vortex_axi_fpu.v:26758.53-26758.65" *) rounded_abs;
  assign _060_ = ~ (* src = "Vortex_axi_fpu.v:25938.55-25938.79" *) inp_pipe_valid_q[1];
  assign _061_ = ~ (* src = "Vortex_axi_fpu.v:25938.55-25938.79" *) sv2v_tmp_CB10A;
  assign _062_ = ~ (* src = "Vortex_axi_fpu.v:26147.116-26147.125" *) op_mod_q;
  assign _063_ = ~ (* src = "Vortex_axi_fpu.v:26363.55-26363.79" *) mid_pipe_valid_q[1];
  assign _064_ = ~ (* src = "Vortex_axi_fpu.v:26363.55-26363.79" *) sv2v_tmp_25EE6;
  assign _067_ = ~ (* src = "Vortex_axi_fpu.v:26834.21-26834.33" *) { op_mod_q2, 31'h7fffffff };
  assign _066_ = ~ (* src = "Vortex_axi_fpu.v:26850.80-26850.90" *) info_q[0];
  assign _068_ = ~ (* src = "Vortex_axi_fpu.v:26850.124-26850.145" *) rounded_int_res_zero;
  assign _065_ = ~ (* src = "Vortex_axi_fpu.v:26869.32-26869.45" *) src_is_int_q;
  assign _069_ = ~ (* src = "Vortex_axi_fpu.v:26873.97-26873.107" *) info_q[4];
  assign _070_ = ~ (* src = "Vortex_axi_fpu.v:26942.55-26942.79" *) out_valid_o;
  assign in_ready_o = inp_pipe_ready[1] | (* src = "Vortex_axi_fpu.v:25938.31-25938.79" *) _060_;
  assign inp_pipe_ready[1] = inp_pipe_ready[2] | (* src = "Vortex_axi_fpu.v:25938.31-25938.79" *) _061_;
  assign inp_pipe_ready[2] = mid_pipe_ready[1] | (* src = "Vortex_axi_fpu.v:26363.31-26363.79" *) _063_;
  assign mid_pipe_ready[1] = mid_pipe_ready[2] | (* src = "Vortex_axi_fpu.v:26363.31-26363.79" *) _064_;
  assign _071_ = info_q[5] | (* src = "Vortex_axi_fpu.v:26804.50-26804.71" *) info_q[3];
  assign _072_ = _071_ | (* src = "Vortex_axi_fpu.v:26804.49-26804.85" *) _066_;
  assign _073_ = info_q[3] | (* src = "Vortex_axi_fpu.v:26850.36-26850.57" *) info_q[4];
  assign _074_ = _073_ | (* src = "Vortex_axi_fpu.v:26850.35-26850.76" *) of_before_round;
  assign _075_ = _074_ | (* src = "Vortex_axi_fpu.v:26850.34-26850.90" *) _066_;
  assign int_result_is_special = _075_ | (* src = "Vortex_axi_fpu.v:26850.33-26850.146" *) _036_;
  assign _076_ = of_before_round | (* src = "Vortex_axi_fpu.v:26873.111-26873.143" *) of_after_round;
  assign _077_ = _083_ | (* src = "Vortex_axi_fpu.v:26873.72-26873.145" *) _037_;
  assign mid_pipe_ready[2] = out_ready_i | (* src = "Vortex_axi_fpu.v:26942.31-26942.79" *) _070_;
  assign \gen_special_results_int[2].active_format.special_results.special_res  = _048_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26832.10-26832.36|Vortex_axi_fpu.v:26832.6-26834.34" *) _067_ : { op_mod_q2, 31'h7fffffff };
  assign _017_ = _053_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26607.13-26607.73|Vortex_axi_fpu.v:26607.9-26614.7" *) _033_[5:0] : _107_[5:0];
  assign _015_ = _053_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26607.13-26607.73|Vortex_axi_fpu.v:26607.9-26614.7" *) 9'h000 : destination_exp_q;
  assign _016_ = _047_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26599.13-26599.103|Vortex_axi_fpu.v:26599.9-26614.7" *) _112_[5:0] : _017_;
  assign _012_ = _047_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26599.13-26599.103|Vortex_axi_fpu.v:26599.9-26614.7" *) 9'h000 : _015_;
  assign _013_ = _050_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26591.8-26591.113|Vortex_axi_fpu.v:26591.4-26614.7" *) 1'h1 : 1'h0;
  assign _010_ = _050_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26591.8-26591.113|Vortex_axi_fpu.v:26591.4-26614.7" *) 65'h1ffffffffffffffff : { input_mant_q, 33'h000000000 };
  assign _007_ = _050_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26591.8-26591.113|Vortex_axi_fpu.v:26591.4-26614.7" *) _111_[8:0] : _012_;
  assign _014_ = _050_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26591.8-26591.113|Vortex_axi_fpu.v:26591.4-26614.7" *) _107_[5:0] : _016_;
  assign _011_ = _051_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26582.13-26582.29|Vortex_axi_fpu.v:26582.9-26587.7" *) 6'h21 : _108_[5:0];
  assign _009_ = _043_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26576.8-26576.81|Vortex_axi_fpu.v:26576.4-26587.7" *) 1'h1 : 1'h0;
  assign _006_ = _043_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26576.8-26576.81|Vortex_axi_fpu.v:26576.4-26587.7" *) 6'h00 : _011_;
  function [31:0] _267_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:25695.3-25703.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _267_ = b[31:0];
      4'b??1?:
        _267_ = b[63:32];
      4'b?1??:
        _267_ = b[95:64];
      4'b1???:
        _267_ = b[127:96];
      default:
        _267_ = a;
    endcase
  endfunction
  assign _078_ = _267_(32'hxxxxxxxx, 128'h00000008000000100000002000000040, { _082_, _081_, _080_, _079_ });
  assign _079_ = int_fmt_q2 == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:25695.3-25703.10" *) 2'h3;
  assign _080_ = int_fmt_q2 == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:25695.3-25703.10" *) 2'h2;
  assign _081_ = int_fmt_q2 == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:25695.3-25703.10" *) 2'h1;
  assign _082_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:25695.3-25703.10" *) int_fmt_q2;
  assign _008_ = dst_is_int_q ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26572.7-26572.19|Vortex_axi_fpu.v:26572.3-26614.7" *) _078_ : 32'hxxxxxxxx;
  assign of_before_round = dst_is_int_q ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26572.7-26572.19|Vortex_axi_fpu.v:26572.3-26614.7" *) _009_ : _013_;
  assign denorm_shamt = dst_is_int_q ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26572.7-26572.19|Vortex_axi_fpu.v:26572.3-26614.7" *) _006_ : _014_;
  assign preshift_mant = dst_is_int_q ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26572.7-26572.19|Vortex_axi_fpu.v:26572.3-26614.7" *) { input_mant_q, 33'h000000000 } : _010_;
  assign final_exp = dst_is_int_q ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:26572.7-26572.19|Vortex_axi_fpu.v:26572.3-26614.7" *) destination_exp_q : _007_;
  assign fp_round_sticky_bits[0] = | (* src = "Vortex_axi_fpu.v:26627.35-26627.75" *) destination_mant[39:0];
  assign int_round_sticky_bits[0] = | (* src = "Vortex_axi_fpu.v:26629.36-26629.77" *) destination_mant[31:0];
  assign _083_ = | (* src = "Vortex_axi_fpu.v:26873.72-26873.93" *) destination_mant[40:0];
  assign int_regular_status[0] = | (* src = "Vortex_axi_fpu.v:26875.40-26875.62" *) destination_mant[32:0];
  assign busy_o = | (* src = "Vortex_axi_fpu.v:27016.18-27016.73" *) { mid_pipe_valid_q[1], sv2v_tmp_25EE6, out_valid_o, inp_pipe_valid_q[1], sv2v_tmp_CB10A, in_valid_i };
  wire [127:0] _352_ = { 32'hffffffff, operands_q, 64'hffffffffffffffff };
  assign int_value = _352_[$signed({ 25'h0000000, int_fmt_q, 5'h00 }) +: 32];
  wire [159:0] _353_ = { 136'hffffffffffffffffffffffffffffffff00, fmt_mantissa[23], operands_q[22:0] };
  assign _084_ = _353_[$signed({ 24'h000000, src_fmt_q, 5'h00 }) +: 32];
  wire [44:0] _354_ = { 37'h1ffffffffe, operands_q[30:23] };
  assign src_exp = _354_[$signed(_018_) +: 9];
  wire [39:0] _355_ = { 32'hffffffff, fmt_mantissa[23], info[6:0] };
  assign src_subnormal[0] = _355_[$signed(_027_) +: 1];
  wire [44:0] _356_ = 45'h1ffffffffe08;
  assign src_offset = _356_[$signed(_018_) +: 9];
  wire [4:0] _357_ = { 4'hf, operands_q[31] };
  assign _085_ = _357_[src_fmt_q +: 1];
  wire [39:0] _358_ = { 32'hffffffff, fmt_mantissa[23], info[6:0] };
  assign sv2v_tmp_48E57 = _358_[$signed({ 26'h0000000, src_fmt_q, 3'h0 }) +: 8];
  wire [319:0] _359_ = 320'h00000008000000170000000b00000034000000050000000a00000005000000020000000800000007;
  assign _086_ = _359_[$signed(_096_) +: 32];
  wire [319:0] _360_ = 320'h00000008000000170000000b00000034000000050000000a00000005000000020000000800000007;
  assign _000_ = _360_[$signed(_095_) +: 32];
  wire [127:0] _361_ = { 32'hffffffff, destination_mant[64:33], 64'hffffffffffffffff };
  assign _087_ = _361_[$signed({ 25'h0000000, int_fmt_q2, 5'h00 }) +: 32];
  wire [159:0] _362_ = { 129'h1fffffffffffffffffffffffffffffffe, final_exp[7:0], destination_mant[63:41] };
  assign _088_ = _362_[$signed({ 24'h000000, dst_fmt_q2, 5'h00 }) +: 32];
  wire [4:0] _363_ = { 4'hf, fmt_uf_after_round[0] };
  assign uf_after_round = _363_[dst_fmt_q2 +: 1];
  wire [4:0] _364_ = { 4'hf, fmt_of_after_round[0] };
  assign of_after_round = _364_[dst_fmt_q2 +: 1];
  wire [159:0] _365_ = { 128'hffffffffffffffffffffffffffffffff, \gen_special_results[0].active_format.special_results.special_res  };
  assign fp_special_result = _365_[$signed({ 24'h000000, dst_fmt_q2, 5'h00 }) +: 32];
  wire [127:0] _366_ = { 32'hffffffff, \gen_special_results_int[2].active_format.special_results.special_res , 64'hffffffffffffffff };
  assign int_special_result = _366_[$signed({ 25'h0000000, int_fmt_q2, 5'h00 }) +: 32];
  wire [159:0] _367_ = { 128'hffffffffffffffffffffffffffffffff, fmt_result[31:0] };
  assign _089_ = _367_[$signed({ 24'h000000, dst_fmt_q2, 5'h00 }) +: 32];
  wire [319:0] _368_ = 320'h00000008000000170000000b00000034000000050000000a00000005000000020000000800000007;
  assign _090_ = _368_[$signed(_097_) +: 32];
  wire [319:0] _369_ = 320'h00000008000000170000000b00000034000000050000000a00000005000000020000000800000007;
  assign _091_ = _369_[$signed(_098_) +: 32];
  assign _092_ = $signed(32'd1) << (* src = "Vortex_axi_fpu.v:26181.31-26181.91" *) _101_;
  assign _093_ = $signed(32'd1) << (* src = "Vortex_axi_fpu.v:26181.31-26181.91" *) _103_;
  assign input_mant = encoded_mant << (* src = "Vortex_axi_fpu.v:26220.22-26220.50" *) renorm_shamt;
  assign _094_ = $signed(32'd1) << (* src = "Vortex_axi_fpu.v:26593.28-26593.63" *) _086_;
  assign destination_mant = preshift_mant >> (* src = "Vortex_axi_fpu.v:26621.28-26621.57" *) denorm_shamt;
  assign _096_ = _020_ - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd32;
  assign _095_ = _019_ - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd32;
  assign _097_ = _021_ - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd32;
  assign _098_ = _022_ - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd32;
  assign { _099_[31:26], _054_[31:6] } = 32'd4 - (* src = "Vortex_axi_fpu.v:25796.49-25796.56" *) dst_fmt_q2;
  assign { _100_[31:26], _055_[31:6] } = 32'd4 - (* src = "Vortex_axi_fpu.v:26181.62-26181.69" *) src_fmt_q;
  assign _101_ = _090_ - (* src = "Vortex_axi_fpu.v:26181.37-26181.90" *) 32'd1;
  assign \fpnew_pkg_bias$func$Vortex_axi_fpu.v:26183$13771.$result  = $signed(_092_) - (* src = "Vortex_axi_fpu.v:26181.30-26181.96" *) $signed(32'd1);
  assign { _102_[31:26], _056_[31:6] } = 32'd4 - (* src = "Vortex_axi_fpu.v:26181.62-26181.69" *) dst_fmt_q;
  assign _103_ = _091_ - (* src = "Vortex_axi_fpu.v:26181.37-26181.90" *) 32'd1;
  assign \fpnew_pkg_bias$func$Vortex_axi_fpu.v:26230$13772.$result  = $signed(_093_) - (* src = "Vortex_axi_fpu.v:26181.30-26181.96" *) $signed(32'd1);
  assign _104_ = _028_ - (* src = "Vortex_axi_fpu.v:26222.34-26222.70" *) \fpnew_pkg_bias$func$Vortex_axi_fpu.v:26183$13771.$result [8:0];
  assign _105_ = _104_ - (* src = "Vortex_axi_fpu.v:26222.33-26222.90" *) { 1'h0, renorm_shamt };
  assign { _106_[31:9], int_input_exp } = 32'd31 - (* src = "Vortex_axi_fpu.v:26224.33-26224.71" *) { 1'h0, renorm_shamt };
  assign _107_ = 32'd23 - (* src = "Vortex_axi_fpu.v:26564.18-26564.65" *) _000_;
  assign _108_ = 32'd31 - (* src = "Vortex_axi_fpu.v:26574.29-26574.62" *) input_exp_q;
  assign _109_ = _008_ - (* src = "Vortex_axi_fpu.v:26576.32-26576.67" *) 32'd1;
  assign _110_ = $signed(_094_) - (* src = "Vortex_axi_fpu.v:26591.31-26591.79" *) $signed(32'd1);
  assign _111_ = $signed(_094_) - (* src = "Vortex_axi_fpu.v:26593.27-26593.68" *) $signed(32'd2);
  assign _112_ = _031_ - (* src = "Vortex_axi_fpu.v:26603.30-26603.68" *) destination_exp_q;
  assign _113_ = in_ready_o ? (* src = "Vortex_axi_fpu.v:25947.52-25947.117" *) in_valid_i : 1'hx;
  assign _002_ = flush_i ? (* src = "Vortex_axi_fpu.v:25947.34-25947.118" *) 1'h0 : _113_;
  assign _114_ = inp_pipe_ready[1] ? (* src = "Vortex_axi_fpu.v:25947.52-25947.117" *) inp_pipe_valid_q[1] : 1'hx;
  assign _001_ = flush_i ? (* src = "Vortex_axi_fpu.v:25947.34-25947.118" *) 1'h0 : _114_;
  assign int_mantissa = int_sign ? (* src = "Vortex_axi_fpu.v:26165.25-26165.69" *) _057_ : int_value;
  assign encoded_mant = src_is_int ? (* src = "Vortex_axi_fpu.v:26167.25-26167.107" *) int_mantissa : _084_;
  assign input_sign = src_is_int ? (* src = "Vortex_axi_fpu.v:26218.23-26218.66" *) int_sign : _085_;
  assign input_exp = src_is_int ? (* src = "Vortex_axi_fpu.v:26226.22-26226.63" *) int_input_exp : fp_input_exp;
  assign _115_ = inp_pipe_ready[2] ? (* src = "Vortex_axi_fpu.v:26372.52-26372.117" *) sv2v_tmp_CB10A : 1'hx;
  assign _004_ = flush_i ? (* src = "Vortex_axi_fpu.v:26372.34-26372.118" *) 1'h0 : _115_;
  assign _116_ = mid_pipe_ready[1] ? (* src = "Vortex_axi_fpu.v:26372.52-26372.117" *) mid_pipe_valid_q[1] : 1'hx;
  assign _003_ = flush_i ? (* src = "Vortex_axi_fpu.v:26372.34-26372.118" *) 1'h0 : _116_;
  assign round_sticky_bits = dst_is_int_q ? (* src = "Vortex_axi_fpu.v:26631.30-26631.89" *) { destination_mant[32], int_round_sticky_bits[0] } : { destination_mant[40], fp_round_sticky_bits[0] };
  assign pre_round_abs = dst_is_int_q ? (* src = "Vortex_axi_fpu.v:26701.26-26701.133" *) _087_ : _088_;
  assign fmt_result[31:0] = _034_ ? (* src = "Vortex_axi_fpu.v:26734.62-26734.175" *) 32'd0 : { rounded_sign, rounded_abs[30:0] };
  assign rounded_int_res = rounded_sign ? (* src = "Vortex_axi_fpu.v:26758.28-26758.80" *) _059_ : rounded_abs;
  assign \gen_special_results[0].active_format.special_results.special_res  = info_q[5] ? (* src = "Vortex_axi_fpu.v:26788.21-26788.102" *) { input_sign_q, 31'h00000000 } : 32'd2143289344;
  assign fp_regular_status[0] = src_is_int_q ? (* src = "Vortex_axi_fpu.v:26873.33-26873.145" *) _083_ : _077_;
  assign fp_result = fp_result_is_special ? (* src = "Vortex_axi_fpu.v:26877.22-26877.102" *) fp_special_result : _089_;
  assign fp_status = fp_result_is_special ? (* src = "Vortex_axi_fpu.v:26879.22-26879.82" *) { info_q[2], 4'h0 } : { fp_regular_status[4], 1'h0, fp_regular_status[2:0] };
  assign int_result = int_result_is_special ? (* src = "Vortex_axi_fpu.v:26881.23-26881.83" *) int_special_result : rounded_int_res;
  assign int_status = int_result_is_special ? (* src = "Vortex_axi_fpu.v:26883.23-26883.86" *) 5'h10 : { 4'h0, int_regular_status[0] };
  assign result_d = dst_is_int_q ? (* src = "Vortex_axi_fpu.v:26891.21-26891.58" *) int_result : fp_result;
  assign status_d = dst_is_int_q ? (* src = "Vortex_axi_fpu.v:26893.21-26893.58" *) int_status : fp_status;
  assign extension_bit = dst_is_int_q ? (* src = "Vortex_axi_fpu.v:26895.26-26895.69" *) int_result[31] : 1'h1;
  assign _117_ = mid_pipe_ready[2] ? (* src = "Vortex_axi_fpu.v:26951.52-26951.117" *) sv2v_tmp_25EE6 : 1'hx;
  assign _005_ = flush_i ? (* src = "Vortex_axi_fpu.v:26951.34-26951.118" *) 1'h0 : _117_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:26105.7-26109.6" *)
  \$paramod$62f5c6c40baf3ab700fec6049fa36a166c5bea61\fpnew_classifier  \fmt_init_inputs[0].active_format.i_fpnew_classifier  (
    .info_o({ fmt_mantissa[23], info[6:0] }),
    .is_boxed_i(is_boxed_q[0]),
    .operands_i(operands_q)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:26703.37-26712.3" *)
  \$paramod\fpnew_rounding\AbsWidth=32'00000000000000000000000000100000  i_fpnew_rounding (
    .abs_rounded_o(rounded_abs),
    .abs_value_i(pre_round_abs),
    .effective_subtraction_i(1'h0),
    .exact_zero_o(result_true_zero),
    .rnd_mode_i(rnd_mode_q),
    .round_sticky_bits_i(round_sticky_bits),
    .sign_i(input_sign_q),
    .sign_o(rounded_sign)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:26210.4-26214.3" *)
  \$paramod$7a2f806f70ebf64570f30d7ab5141d91788300fd\lzc  i_lzc (
    .cnt_o(renorm_shamt),
    .empty_o(mant_is_zero),
    .in_i(encoded_mant)
  );
  assign _099_[25:0] = _054_[31:6];
  assign _100_[25:0] = _055_[31:6];
  assign _102_[25:0] = _056_[31:6];
  assign _106_[8:0] = int_input_exp;
  assign { fmt_mantissa[159:24], fmt_mantissa[22:0] } = { 136'hffffffffffffffffffffffffffffffff00, operands_q[22:0] };
  assign fmt_of_after_round[4:1] = 4'hf;
  assign fmt_result[159:32] = 128'hffffffffffffffffffffffffffffffff;
  assign fmt_uf_after_round[4:1] = 4'hf;
  assign fp_regular_status[3] = 1'h0;
  assign fp_round_sticky_bits[1] = destination_mant[40];
  assign _056_[5:0] = 6'h00;
  assign _055_[5:0] = 6'h00;
  assign _054_[5:0] = 6'h00;
  assign info[39:7] = { 32'hffffffff, fmt_mantissa[23] };
  assign { inp_pipe_aux_q[14:10], inp_pipe_aux_q[4:0] } = { aux_i, sv2v_tmp_FBD8C };
  assign { inp_pipe_dst_fmt_q[8:6], inp_pipe_dst_fmt_q[2:0] } = { dst_fmt_i, dst_fmt_q };
  assign { inp_pipe_int_fmt_q[5:4], inp_pipe_int_fmt_q[1:0] } = { int_fmt_i, int_fmt_q };
  assign { inp_pipe_is_boxed_q[14:10], inp_pipe_is_boxed_q[4:0] } = { is_boxed_i, is_boxed_q };
  assign { inp_pipe_op_mod_q[0], inp_pipe_op_mod_q[2] } = { op_mod_i, op_mod_q };
  assign inp_pipe_op_q[11:8] = op_i;
  assign { inp_pipe_operands_q[95:64], inp_pipe_operands_q[31:0] } = { operands_i, operands_q };
  assign inp_pipe_ready[0] = in_ready_o;
  assign { inp_pipe_rnd_mode_q[8:6], inp_pipe_rnd_mode_q[2:0] } = { rnd_mode_i, sv2v_tmp_32E16 };
  assign { inp_pipe_src_fmt_q[8:6], inp_pipe_src_fmt_q[2:0] } = { src_fmt_i, src_fmt_q };
  assign { inp_pipe_tag_q[0], inp_pipe_tag_q[2] } = { tag_i, sv2v_tmp_44BCE };
  assign { inp_pipe_valid_q[0], inp_pipe_valid_q[2] } = { in_valid_i, sv2v_tmp_CB10A };
  assign int_regular_status[4:1] = 4'h0;
  assign int_round_sticky_bits[1] = destination_mant[32];
  assign { mid_pipe_aux_q[14:10], mid_pipe_aux_q[4:0] } = { sv2v_tmp_FBD8C, sv2v_tmp_F4B7F };
  assign { mid_pipe_dest_exp_q[26:18], mid_pipe_dest_exp_q[8:0] } = { destination_exp, destination_exp_q };
  assign { mid_pipe_dst_fmt_q[8:6], mid_pipe_dst_fmt_q[2:0] } = { dst_fmt_q, dst_fmt_q2 };
  assign { mid_pipe_dst_is_int_q[0], mid_pipe_dst_is_int_q[2] } = { dst_is_int, dst_is_int_q };
  assign { mid_pipe_info_q[23:16], mid_pipe_info_q[7:0] } = { sv2v_tmp_48E57, info_q };
  assign { mid_pipe_input_exp_q[26:18], mid_pipe_input_exp_q[8:0] } = { input_exp, input_exp_q };
  assign { mid_pipe_input_mant_q[95:64], mid_pipe_input_mant_q[31:0] } = { input_mant, input_mant_q };
  assign { mid_pipe_input_sign_q[0], mid_pipe_input_sign_q[2] } = { input_sign, input_sign_q };
  assign { mid_pipe_int_fmt_q[5:4], mid_pipe_int_fmt_q[1:0] } = { int_fmt_q, int_fmt_q2 };
  assign { mid_pipe_mant_zero_q[0], mid_pipe_mant_zero_q[2] } = { mant_is_zero, mant_is_zero_q };
  assign { mid_pipe_op_mod_q[0], mid_pipe_op_mod_q[2] } = { op_mod_q, op_mod_q2 };
  assign mid_pipe_ready[0] = inp_pipe_ready[2];
  assign { mid_pipe_rnd_mode_q[8:6], mid_pipe_rnd_mode_q[2:0] } = { sv2v_tmp_32E16, rnd_mode_q };
  assign { mid_pipe_src_is_int_q[0], mid_pipe_src_is_int_q[2] } = { src_is_int, src_is_int_q };
  assign { mid_pipe_tag_q[0], mid_pipe_tag_q[2] } = { sv2v_tmp_44BCE, sv2v_tmp_DF7DA };
  assign { mid_pipe_valid_q[0], mid_pipe_valid_q[2] } = { sv2v_tmp_CB10A, sv2v_tmp_25EE6 };
  assign _029_[8:0] = destination_exp;
  assign src_subnormal[8:1] = 8'h00;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_fpu.v:9402.1-9502.10" *)
module \$paramod$5de32354db112f420ab7b6d55b3572a4b0c94673\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:9416.13-9416.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9422.27-9422.34" *)
  input [79:0] data_in;
  wire [79:0] data_in;
  (* src = "Vortex_axi_fpu.v:9424.28-9424.36" *)
  output [79:0] data_out;
  wire [79:0] data_out;
  (* src = "Vortex_axi_fpu.v:9420.13-9420.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:9465.34-9465.41" *)
  reg [78:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_fpu.v:9467.24-9467.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_fpu.v:9418.13-9418.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9478.5-9482.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[78:0];
  (* src = "Vortex_axi_fpu.v:9469.5-9476.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[79];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_opgroup_multifmt_slice_180FF" *)
(* src = "Vortex_axi_fpu.v:29786.1-30618.10" *)
module \$paramod$5f9bfc14537377c4d1a955c057c424b2320391dd\fpnew_opgroup_multifmt_slice_180FF (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, src_fmt_i, dst_fmt_i, int_fmt_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, out_valid_o, out_ready_i
, busy_o);
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _1_;
  (* src = "Vortex_axi_fpu.v:29899.14-29899.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:29849.13-29849.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:30037.24-30037.31" *)
  wire [2:0] dst_fmt;
  (* src = "Vortex_axi_fpu.v:29870.19-29870.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:30041.7-30041.21" *)
  wire dst_fmt_is_int;
  (* src = "Vortex_axi_fpu.v:29891.14-29891.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:29884.13-29884.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:30298.29-30298.38" *)
  wire [31:0] \gen_num_lanes[0].active_lane.op_result ;
  (* src = "Vortex_axi_fpu.v:30300.16-30300.25" *)
  wire [4:0] \gen_num_lanes[0].active_lane.op_status ;
  (* src = "Vortex_axi_fpu.v:30289.28-30289.40" *)
  wire [31:0] \gen_num_lanes[0].local_result ;
  (* src = "Vortex_axi_fpu.v:30054.41-30054.58" *)
  wire [127:0] ifmt_slice_result;
  (* src = "Vortex_axi_fpu.v:29882.14-29882.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:29880.13-29880.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:29874.19-29874.28" *)
  input [1:0] int_fmt_i;
  wire [1:0] int_fmt_i;
  (* src = "Vortex_axi_fpu.v:29855.50-29855.60" *)
  input [14:0] is_boxed_i;
  wire [14:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:30067.38-30067.46" *)
  (* unused_bits = "3" *)
  wire [4:0] lane_aux;
  (* src = "Vortex_axi_fpu.v:29862.19-29862.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:29864.13-29864.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:29853.44-29853.54" *)
  input [95:0] operands_i;
  wire [95:0] operands_i;
  (* src = "Vortex_axi_fpu.v:29897.13-29897.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:29895.14-29895.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:29886.28-29886.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:29858.19-29858.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:29851.13-29851.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:29868.19-29868.28" *)
  input [2:0] src_fmt_i;
  wire [2:0] src_fmt_i;
  (* src = "Vortex_axi_fpu.v:29889.19-29889.27" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:29878.13-29878.18" *)
  input tag_i;
  wire tag_i;
  (* src = "Vortex_axi_fpu.v:29893.14-29893.19" *)
  output tag_o;
  wire tag_o;
  (* src = "Vortex_axi_fpu.v:29876.13-29876.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  assign dst_fmt_is_int = op_i == (* src = "Vortex_axi_fpu.v:30088.47-30088.74" *) 4'hb;
  wire [127:0] _9_ = { 32'h00000000, \gen_num_lanes[0].local_result , ifmt_slice_result[63:48], 16'h0000, ifmt_slice_result[31:8], 8'h00 };
  assign _0_ = _9_[$signed({ 24'h000000, lane_aux[2:0], 5'h00 }) +: 32];
  wire [159:0] _10_ = { extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, \gen_num_lanes[0].local_result  };
  assign _1_ = _10_[$signed({ 24'h000000, lane_aux[2:0], 5'h00 }) +: 32];
  assign dst_fmt = dst_fmt_is_int ? (* src = "Vortex_axi_fpu.v:30098.20-30098.58" *) { 1'h0, int_fmt_i } : dst_fmt_i;
  assign \gen_num_lanes[0].local_result  = out_valid_o ? (* src = "Vortex_axi_fpu.v:30439.28-30439.347" *) \gen_num_lanes[0].active_lane.op_result  : { extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o };
  assign status_o = out_valid_o ? (* src = "Vortex_axi_fpu.v:30441.40-30441.86" *) \gen_num_lanes[0].active_lane.op_status  : 5'h00;
  assign result_o = lane_aux[4] ? (* src = "Vortex_axi_fpu.v:30589.21-30589.131" *) _0_ : _1_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:30408.8-30432.7" *)
  \$paramod$5ddff8f3681b3c44119c3b2843e7b1daf927f7aa\fpnew_cast_multi_7061A_0B31A  \gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi  (
    .aux_i({ dst_fmt_is_int, 1'h0, dst_fmt }),
    .aux_o(lane_aux),
    .busy_o(busy_o),
    .clk_i(clk_i),
    .dst_fmt_i(dst_fmt_i),
    .extension_bit_o(extension_bit_o),
    .flush_i(flush_i),
    .in_ready_o(in_ready_o),
    .in_valid_i(in_valid_i),
    .int_fmt_i(int_fmt_i),
    .is_boxed_i({ is_boxed_i[12], is_boxed_i[9], is_boxed_i[6], is_boxed_i[3], is_boxed_i[0] }),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i[31:0]),
    .out_ready_i(out_ready_i),
    .out_valid_o(out_valid_o),
    .result_o(\gen_num_lanes[0].active_lane.op_result ),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .src_fmt_i(src_fmt_i),
    .status_o(\gen_num_lanes[0].active_lane.op_status ),
    .tag_i(tag_i),
    .tag_o(tag_o)
  );
  assign { ifmt_slice_result[127:64], ifmt_slice_result[47:32], ifmt_slice_result[7:0] } = { 32'h00000000, \gen_num_lanes[0].local_result , 24'h000000 };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_core_rsp_merge" *)
(* src = "Vortex_axi_fpu.v:14080.1-14573.10" *)
module \$paramod$6094d38c8ff765995271d1535539866d5ff4d753\VX_core_rsp_merge (clk, reset, per_bank_core_rsp_valid, per_bank_core_rsp_pmask, per_bank_core_rsp_data, per_bank_core_rsp_tid, per_bank_core_rsp_tag, per_bank_core_rsp_ready, core_rsp_valid, core_rsp_tmask, core_rsp_tag, core_rsp_data, core_rsp_ready);
  (* src = "Vortex_axi_fpu.v:14112.13-14112.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:14134.51-14134.64" *)
  output [31:0] core_rsp_data;
  wire [31:0] core_rsp_data;
  (* src = "Vortex_axi_fpu.v:14136.60-14136.74" *)
  input core_rsp_ready;
  wire core_rsp_ready;
  (* src = "Vortex_axi_fpu.v:14132.80-14132.92" *)
  output [44:0] core_rsp_tag;
  wire [44:0] core_rsp_tag;
  (* src = "Vortex_axi_fpu.v:14130.31-14130.45" *)
  output core_rsp_tmask;
  wire core_rsp_tmask;
  (* src = "Vortex_axi_fpu.v:14128.61-14128.75" *)
  output core_rsp_valid;
  wire core_rsp_valid;
  (* src = "Vortex_axi_fpu.v:14120.65-14120.87" *)
  input [31:0] per_bank_core_rsp_data;
  wire [31:0] per_bank_core_rsp_data;
  (* src = "Vortex_axi_fpu.v:14118.45-14118.68" *)
  input per_bank_core_rsp_pmask;
  wire per_bank_core_rsp_pmask;
  (* src = "Vortex_axi_fpu.v:14126.32-14126.55" *)
  output per_bank_core_rsp_ready;
  wire per_bank_core_rsp_ready;
  (* src = "Vortex_axi_fpu.v:14124.64-14124.85" *)
  input [44:0] per_bank_core_rsp_tag;
  wire [44:0] per_bank_core_rsp_tag;
  (* src = "Vortex_axi_fpu.v:14122.87-14122.108" *)
  input per_bank_core_rsp_tid;
  wire per_bank_core_rsp_tid;
  (* src = "Vortex_axi_fpu.v:14116.31-14116.54" *)
  input per_bank_core_rsp_valid;
  wire per_bank_core_rsp_valid;
  (* src = "Vortex_axi_fpu.v:14114.13-14114.18" *)
  input reset;
  wire reset;
  assign core_rsp_data = per_bank_core_rsp_data;
  assign core_rsp_tag = per_bank_core_rsp_tag;
  assign core_rsp_tmask = per_bank_core_rsp_valid;
  assign core_rsp_valid = per_bank_core_rsp_valid;
  assign per_bank_core_rsp_ready = core_rsp_ready;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_sp_ram" *)
(* src = "Vortex_axi_fpu.v:9997.1-10450.10" *)
module \$paramod$6110f831440f5c6a6edf37279e451953f4f3c838\VX_sp_ram (clk, addr, wren, wdata, rdata);
  (* src = "Vortex_axi_fpu.v:10359.7-10363.28" *)
  wire [6:0] _0_;
  (* src = "Vortex_axi_fpu.v:10359.7-10363.28" *)
  wire [18:0] _1_;
  (* src = "Vortex_axi_fpu.v:10359.7-10363.28" *)
  wire [18:0] _2_;
  (* src = "Vortex_axi_fpu.v:10027.27-10027.31" *)
  input [6:0] addr;
  wire [6:0] addr;
  (* src = "Vortex_axi_fpu.v:10025.13-10025.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10033.28-10033.33" *)
  output [18:0] rdata;
  wire [18:0] rdata;
  (* src = "Vortex_axi_fpu.v:10031.27-10031.32" *)
  input [18:0] wdata;
  wire [18:0] wdata;
  (* src = "Vortex_axi_fpu.v:10029.29-10029.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_fpu.v:10335.25-10335.28" *)
  reg [18:0] \genblk1.genblk1.genblk1.genblk1.ram  [127:0];
  always @(posedge clk) begin
    if (_2_[18])
      \genblk1.genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.genblk1.ram [addr];
  assign _2_[18] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10361.12-10361.16|Vortex_axi_fpu.v:10361.8-10363.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10361.12-10361.16|Vortex_axi_fpu.v:10361.8-10363.28" *) wdata : 19'hxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10361.12-10361.16|Vortex_axi_fpu.v:10361.8-10363.28" *) addr : 7'hxx;
  assign _2_[17:0] = { _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod$61f04ffb10c2f60fcafbdbf66f4b233ae721e0d5\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  wire [146:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *)
  wire _06_;
  wire [146:0] _07_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [146:0] data_in;
  wire [146:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [146:0] data_out;
  reg [146:0] data_out;
  (* src = "Vortex_axi_fpu.v:11568.23-11568.29" *)
  reg [146:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_fpu.v:11576.10-11576.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11574.10-11574.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11572.9-11572.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11574.17-11574.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_fpu.v:11612.23-11612.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_fpu.v:11576.16-11576.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_fpu.v:11607.15-11607.24|Vortex_axi_fpu.v:11607.11-11609.28" *) \genblk1.genblk1.genblk1.buffer  : 147'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11604.10-11604.28|Vortex_axi_fpu.v:11604.6-11609.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_classifier" *)
(* src = "Vortex_axi_fpu.v:19659.1-19775.10" *)
module \$paramod$62f5c6c40baf3ab700fec6049fa36a166c5bea61\fpnew_classifier (operands_i, is_boxed_i, info_o);
  (* src = "Vortex_axi_fpu.v:19745.29-19745.387" *)
  wire _00_;
  (* src = "Vortex_axi_fpu.v:19745.394-19745.449" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:19749.28-19749.386" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:19753.46-19753.111" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:19743.18-19743.390" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:19745.16-19745.388" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:19749.27-19749.448" *)
  wire _06_;
  (* src = "Vortex_axi_fpu.v:19751.28-19751.449" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:19753.22-19753.40" *)
  wire _08_;
  (* src = "Vortex_axi_fpu.v:19747.398-19747.406" *)
  wire _09_;
  (* src = "Vortex_axi_fpu.v:19751.14-19751.23" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:19755.26-19755.40" *)
  wire _11_;
  (* src = "Vortex_axi_fpu.v:19743.31-19743.389" *)
  wire _12_;
  (* src = "Vortex_axi_fpu.v:19743.396-19743.754" *)
  wire _13_;
  (* src = "Vortex_axi_fpu.v:19751.393-19751.448" *)
  wire _14_;
  (* src = "Vortex_axi_fpu.v:19725.8-19725.14" *)
  wire \gen_num_values[0].is_inf ;
  (* src = "Vortex_axi_fpu.v:19727.8-19727.14" *)
  wire \gen_num_values[0].is_nan ;
  (* src = "Vortex_axi_fpu.v:19723.8-19723.17" *)
  wire \gen_num_values[0].is_normal ;
  (* src = "Vortex_axi_fpu.v:19731.8-19731.16" *)
  wire \gen_num_values[0].is_quiet ;
  (* src = "Vortex_axi_fpu.v:19729.8-19729.21" *)
  wire \gen_num_values[0].is_signalling ;
  (* src = "Vortex_axi_fpu.v:19735.8-19735.20" *)
  wire \gen_num_values[0].is_subnormal ;
  (* src = "Vortex_axi_fpu.v:19733.8-19733.15" *)
  wire \gen_num_values[0].is_zero ;
  (* src = "Vortex_axi_fpu.v:19691.39-19691.45" *)
  output [7:0] info_o;
  wire [7:0] info_o;
  (* src = "Vortex_axi_fpu.v:19688.33-19688.43" *)
  input is_boxed_i;
  wire is_boxed_i;
  (* src = "Vortex_axi_fpu.v:19686.43-19686.53" *)
  input [31:0] operands_i;
  wire [31:0] operands_i;
  assign _00_ = ! (* src = "Vortex_axi_fpu.v:19747.34-19747.392" *) operands_i[30:23];
  assign _01_ = ! (* src = "Vortex_axi_fpu.v:19749.392-19749.447" *) operands_i[22:0];
  assign _02_ = operands_i[30:23] == (* src = "Vortex_axi_fpu.v:19751.29-19751.387" *) 8'hff;
  assign _03_ = ~ (* src = "Vortex_axi_fpu.v:19753.46-19753.111" *) operands_i[22];
  assign _04_ = is_boxed_i && (* src = "Vortex_axi_fpu.v:19743.18-19743.390" *) _12_;
  assign \gen_num_values[0].is_normal  = _04_ && (* src = "Vortex_axi_fpu.v:19743.17-19743.755" *) _13_;
  assign \gen_num_values[0].is_zero  = _05_ && (* src = "Vortex_axi_fpu.v:19745.15-19745.450" *) _01_;
  assign _05_ = is_boxed_i && (* src = "Vortex_axi_fpu.v:19747.21-19747.393" *) _00_;
  assign \gen_num_values[0].is_subnormal  = _05_ && (* src = "Vortex_axi_fpu.v:19747.20-19747.406" *) _09_;
  assign _06_ = _02_ && (* src = "Vortex_axi_fpu.v:19749.27-19749.448" *) _01_;
  assign \gen_num_values[0].is_inf  = is_boxed_i && (* src = "Vortex_axi_fpu.v:19749.14-19749.449" *) _06_;
  assign _07_ = _02_ && (* src = "Vortex_axi_fpu.v:19751.28-19751.449" *) _14_;
  assign _08_ = is_boxed_i && (* src = "Vortex_axi_fpu.v:19753.22-19753.40" *) \gen_num_values[0].is_nan ;
  assign \gen_num_values[0].is_signalling  = _08_ && (* src = "Vortex_axi_fpu.v:19753.21-19753.112" *) _03_;
  assign \gen_num_values[0].is_quiet  = \gen_num_values[0].is_nan  && (* src = "Vortex_axi_fpu.v:19755.16-19755.40" *) _11_;
  assign _09_ = ! (* src = "Vortex_axi_fpu.v:19747.398-19747.406" *) \gen_num_values[0].is_zero ;
  assign _10_ = ! (* src = "Vortex_axi_fpu.v:19751.14-19751.23" *) is_boxed_i;
  assign _11_ = ! (* src = "Vortex_axi_fpu.v:19755.26-19755.40" *) \gen_num_values[0].is_signalling ;
  assign \gen_num_values[0].is_nan  = _10_ || (* src = "Vortex_axi_fpu.v:19751.14-19751.450" *) _07_;
  assign _12_ = | (* src = "Vortex_axi_fpu.v:19743.31-19743.389" *) operands_i[30:23];
  assign _13_ = operands_i[30:23] != (* src = "Vortex_axi_fpu.v:19743.396-19743.754" *) 8'hff;
  assign _14_ = | (* src = "Vortex_axi_fpu.v:19751.393-19751.448" *) operands_i[22:0];
  assign info_o = { \gen_num_values[0].is_normal , \gen_num_values[0].is_subnormal , \gen_num_values[0].is_zero , \gen_num_values[0].is_inf , \gen_num_values[0].is_nan , \gen_num_values[0].is_signalling , \gen_num_values[0].is_quiet , is_boxed_i };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_fpu.v:9402.1-9502.10" *)
module \$paramod$650efa4dbd9e0b90f5fab210fc6d8f3bbb1bf28d\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:9416.13-9416.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9422.27-9422.34" *)
  input [151:0] data_in;
  wire [151:0] data_in;
  (* src = "Vortex_axi_fpu.v:9424.28-9424.36" *)
  output [151:0] data_out;
  wire [151:0] data_out;
  (* src = "Vortex_axi_fpu.v:9420.13-9420.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:9465.34-9465.41" *)
  reg [150:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_fpu.v:9467.24-9467.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_fpu.v:9418.13-9418.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9478.5-9482.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[150:0];
  (* src = "Vortex_axi_fpu.v:9469.5-9476.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[151];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_opgroup_block_E7A9E" *)
(* src = "Vortex_axi_fpu.v:23728.1-24171.10" *)
module \$paramod$659fb6cc46c95fe9b3003e563f8f996f09864f2e\fpnew_opgroup_block_E7A9E (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, src_fmt_i, dst_fmt_i, int_fmt_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, out_valid_o, out_ready_i
, busy_o);
  (* src = "Vortex_axi_fpu.v:23990.37-23990.53" *)
  wire _0_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire _1_;
  (* src = "Vortex_axi_fpu.v:24139.21-24139.35" *)
  wire [38:0] arbiter_output;
  (* src = "Vortex_axi_fpu.v:23846.14-23846.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:23796.13-23796.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:23817.19-23817.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:23838.14-23838.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:23831.13-23831.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:23850.13-23850.25" *)
  wire [4:0] fmt_in_ready;
  (* src = "Vortex_axi_fpu.v:23852.13-23852.26" *)
  (* unused_bits = "1 2 3 4" *)
  wire [4:0] fmt_out_ready;
  (* src = "Vortex_axi_fpu.v:23851.13-23851.26" *)
  wire [4:0] fmt_out_valid;
  (* src = "Vortex_axi_fpu.v:23855.127-23855.138" *)
  wire [194:0] fmt_outputs;
  (* src = "Vortex_axi_fpu.v:23988.10-23988.18" *)
  wire \gen_parallel_slices[0].active_format.in_valid ;
  (* src = "Vortex_axi_fpu.v:23829.14-23829.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:23827.13-23827.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:23821.19-23821.28" *)
  input [1:0] int_fmt_i;
  wire [1:0] int_fmt_i;
  (* src = "Vortex_axi_fpu.v:23802.50-23802.60" *)
  input [14:0] is_boxed_i;
  wire [14:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:23809.19-23809.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:23811.13-23811.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:23800.44-23800.54" *)
  input [95:0] operands_i;
  wire [95:0] operands_i;
  (* src = "Vortex_axi_fpu.v:23844.13-23844.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:23842.14-23842.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:23833.28-23833.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:23805.19-23805.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:23798.13-23798.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:23815.19-23815.28" *)
  input [2:0] src_fmt_i;
  wire [2:0] src_fmt_i;
  (* src = "Vortex_axi_fpu.v:23836.20-23836.28" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:23825.13-23825.18" *)
  input tag_i;
  wire tag_i;
  (* src = "Vortex_axi_fpu.v:23840.14-23840.19" *)
  output tag_o;
  wire tag_o;
  (* src = "Vortex_axi_fpu.v:23823.13-23823.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  assign in_ready_o = in_valid_i & (* src = "Vortex_axi_fpu.v:23857.22-23857.58" *) _1_;
  assign \gen_parallel_slices[0].active_format.in_valid  = in_valid_i & (* src = "Vortex_axi_fpu.v:23990.23-23990.54" *) _0_;
  assign _0_ = ! (* src = "Vortex_axi_fpu.v:23990.37-23990.53" *) dst_fmt_i;
  wire [4:0] _6_ = { 4'h0, fmt_in_ready[0] };
  assign _1_ = _6_[dst_fmt_i +: 1];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:23999.7-24019.6" *)
  \$paramod$b586d5063161a24fb5ccae3bdd70c191aa8ca7be\fpnew_opgroup_fmt_slice_09303  \gen_parallel_slices[0].active_format.i_fmt_slice  (
    .busy_o(busy_o),
    .clk_i(clk_i),
    .extension_bit_o(fmt_outputs[1]),
    .flush_i(flush_i),
    .in_ready_o(fmt_in_ready[0]),
    .in_valid_i(\gen_parallel_slices[0].active_format.in_valid ),
    .is_boxed_i(is_boxed_i[2:0]),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i),
    .out_ready_i(fmt_out_ready[0]),
    .out_valid_o(fmt_out_valid[0]),
    .result_o(fmt_outputs[38:7]),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .status_o(fmt_outputs[6:2]),
    .tag_i(tag_i),
    .tag_o(fmt_outputs[0]),
    .vectorial_op_i(vectorial_op_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:24149.4-24160.3" *)
  \$paramod$282b73a20e4b0c6f071708df724a703bdc72e8f3\rr_arb_tree_3B043_A8992  i_arbiter (
    .clk_i(clk_i),
    .data_i({ 156'hfffffffffffffffffffffffffffffffffffffff, fmt_outputs[38:0] }),
    .data_o(arbiter_output),
    .flush_i(flush_i),
    .gnt_i(out_ready_i),
    .gnt_o(fmt_out_ready),
    .req_i({ 4'h0, fmt_out_valid[0] }),
    .req_o(out_valid_o),
    .rr_i(3'h0),
    .rst_ni(rst_ni)
  );
  assign extension_bit_o = arbiter_output[1];
  assign fmt_in_ready[4:1] = 4'h0;
  assign fmt_out_valid[4:1] = 4'h0;
  assign fmt_outputs[194:39] = 156'hfffffffffffffffffffffffffffffffffffffff;
  assign result_o = arbiter_output[38:7];
  assign status_o = arbiter_output[6:2];
  assign tag_o = arbiter_output[0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_find_first" *)
(* src = "Vortex_axi_fpu.v:9025.1-9091.10" *)
module \$paramod$672bce74cc2313ced8325f3ecbfb9d5ad9e564d0\VX_find_first (data_i, valid_i, data_o, valid_o);
  (* src = "Vortex_axi_fpu.v:9040.33-9040.39" *)
  input [93:0] data_i;
  wire [93:0] data_i;
  (* src = "Vortex_axi_fpu.v:9044.28-9044.34" *)
  output [46:0] data_o;
  wire [46:0] data_o;
  (* src = "Vortex_axi_fpu.v:9042.23-9042.30" *)
  input [1:0] valid_i;
  wire [1:0] valid_i;
  (* src = "Vortex_axi_fpu.v:9046.14-9046.21" *)
  output valid_o;
  wire valid_o;
  assign valid_o = valid_i[0] | (* src = "Vortex_axi_fpu.v:9081.38-9081.117" *) valid_i[1];
  assign data_o = valid_i[0] ? (* src = "Vortex_axi_fpu.v:9083.56-9083.207" *) data_i[46:0] : data_i[93:47];
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_top_3ED0B_1EC5F" *)
(* src = "Vortex_axi_fpu.v:22697.1-22987.10" *)
module \$paramod$69951be9d6f4f94319df371f59423abb95bfb097\fpnew_top_3ED0B_1EC5F (clk_i, rst_ni, operands_i, rnd_mode_i, op_i, op_mod_i, src_fmt_i, dst_fmt_i, int_fmt_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, tag_o, out_valid_o, out_ready_i, busy_o);
  (* src = "Vortex_axi_fpu.v:22867.70-22867.438" *)
  wire _00_;
  (* src = "Vortex_axi_fpu.v:22867.70-22867.438" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:22867.70-22867.438" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:22867.70-22867.438" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:22867.70-22867.438" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:22867.70-22867.438" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:22903.36-22903.85" *)
  wire _06_;
  (* src = "Vortex_axi_fpu.v:22903.36-22903.85" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:22903.36-22903.85" *)
  wire _08_;
  (* src = "Vortex_axi_fpu.v:22903.36-22903.85" *)
  wire _09_;
  wire [4:0] _10_;
  wire _11_;
  wire [1:0] _12_;
  wire _13_;
  wire [3:0] _14_;
  wire _15_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire _16_;
  (* src = "Vortex_axi_fpu.v:22956.50-22956.64" *)
  wire [41:0] arbiter_output;
  (* src = "Vortex_axi_fpu.v:22805.14-22805.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:22759.13-22759.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:22778.19-22778.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:22792.13-22792.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] \fpnew_pkg_get_opgroup$func$Vortex_axi_fpu.v:22840$7478.$result ;
  (* src = "Vortex_axi_fpu.v:22899.9-22899.17" *)
  wire \gen_operation_groups[0].in_valid ;
  (* src = "Vortex_axi_fpu.v:22901.40-22901.51" *)
  wire [14:0] \gen_operation_groups[0].input_boxed ;
  (* src = "Vortex_axi_fpu.v:22899.9-22899.17" *)
  wire \gen_operation_groups[1].in_valid ;
  (* src = "Vortex_axi_fpu.v:22899.9-22899.17" *)
  wire \gen_operation_groups[2].in_valid ;
  (* src = "Vortex_axi_fpu.v:22899.9-22899.17" *)
  wire \gen_operation_groups[3].in_valid ;
  (* src = "Vortex_axi_fpu.v:22790.14-22790.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:22788.13-22788.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:22782.19-22782.28" *)
  input [1:0] int_fmt_i;
  wire [1:0] int_fmt_i;
  (* src = "Vortex_axi_fpu.v:22770.19-22770.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:22772.13-22772.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:22763.44-22763.54" *)
  input [95:0] operands_i;
  wire [95:0] operands_i;
  (* src = "Vortex_axi_fpu.v:22817.13-22817.23" *)
  wire [3:0] opgrp_busy;
  (* src = "Vortex_axi_fpu.v:22816.13-22816.22" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] opgrp_ext;
  (* src = "Vortex_axi_fpu.v:22813.13-22813.27" *)
  wire [3:0] opgrp_in_ready;
  (* src = "Vortex_axi_fpu.v:22815.13-22815.28" *)
  wire [3:0] opgrp_out_ready;
  (* src = "Vortex_axi_fpu.v:22814.13-22814.28" *)
  wire [3:0] opgrp_out_valid;
  (* src = "Vortex_axi_fpu.v:22819.56-22819.69" *)
  wire [167:0] opgrp_outputs;
  (* src = "Vortex_axi_fpu.v:22803.13-22803.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:22801.14-22801.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:22794.28-22794.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:22766.19-22766.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:22761.13-22761.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:22776.19-22776.28" *)
  input [2:0] src_fmt_i;
  wire [2:0] src_fmt_i;
  (* src = "Vortex_axi_fpu.v:22797.20-22797.28" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:22786.34-22786.39" *)
  input [4:0] tag_i;
  wire [4:0] tag_i;
  (* src = "Vortex_axi_fpu.v:22799.35-22799.40" *)
  output [4:0] tag_o;
  wire [4:0] tag_o;
  (* src = "Vortex_axi_fpu.v:22784.13-22784.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  assign in_ready_o = in_valid_i & (* src = "Vortex_axi_fpu.v:22840.22-22840.78" *) _16_;
  assign \gen_operation_groups[0].in_valid  = in_valid_i & (* src = "Vortex_axi_fpu.v:22903.22-22903.86" *) _06_;
  assign \gen_operation_groups[1].in_valid  = in_valid_i & (* src = "Vortex_axi_fpu.v:22903.22-22903.86" *) _07_;
  assign \gen_operation_groups[2].in_valid  = in_valid_i & (* src = "Vortex_axi_fpu.v:22903.22-22903.86" *) _08_;
  assign \gen_operation_groups[3].in_valid  = in_valid_i & (* src = "Vortex_axi_fpu.v:22903.22-22903.86" *) _09_;
  assign _03_ = operands_i[31:8] == (* src = "Vortex_axi_fpu.v:22867.70-22867.438" *) 24'hffffff;
  assign _04_ = operands_i[63:40] == (* src = "Vortex_axi_fpu.v:22867.70-22867.438" *) 24'hffffff;
  assign _05_ = operands_i[95:72] == (* src = "Vortex_axi_fpu.v:22867.70-22867.438" *) 24'hffffff;
  assign _00_ = operands_i[31:16] == (* src = "Vortex_axi_fpu.v:22867.70-22867.438" *) 16'hffff;
  assign _01_ = operands_i[63:48] == (* src = "Vortex_axi_fpu.v:22867.70-22867.438" *) 16'hffff;
  assign _02_ = operands_i[95:80] == (* src = "Vortex_axi_fpu.v:22867.70-22867.438" *) 16'hffff;
  assign _06_ = ! (* src = "Vortex_axi_fpu.v:22903.36-22903.85" *) \fpnew_pkg_get_opgroup$func$Vortex_axi_fpu.v:22840$7478.$result ;
  assign _07_ = \fpnew_pkg_get_opgroup$func$Vortex_axi_fpu.v:22840$7478.$result  == (* src = "Vortex_axi_fpu.v:22903.36-22903.85" *) 2'h1;
  assign _08_ = \fpnew_pkg_get_opgroup$func$Vortex_axi_fpu.v:22840$7478.$result  == (* src = "Vortex_axi_fpu.v:22903.36-22903.85" *) 2'h2;
  assign _09_ = \fpnew_pkg_get_opgroup$func$Vortex_axi_fpu.v:22840$7478.$result  == (* src = "Vortex_axi_fpu.v:22903.36-22903.85" *) 2'h3;
  function [1:0] _32_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:22832.3-22838.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _32_ = b[1:0];
      3'b?1?:
        _32_ = b[3:2];
      3'b1??:
        _32_ = b[5:4];
      default:
        _32_ = a;
    endcase
  endfunction
  assign \fpnew_pkg_get_opgroup$func$Vortex_axi_fpu.v:22840$7478.$result  = _32_(2'h2, 6'h07, { _15_, _13_, _11_ });
  assign _13_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:22832.3-22838.10" *) _12_;
  assign _15_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:22832.3-22838.10" *) _14_;
  assign _11_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:22832.3-22838.10" *) _10_;
  assign _10_[0] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:22832.3-22838.10" *) 4'ha;
  assign _10_[1] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:22832.3-22838.10" *) 4'hb;
  assign _10_[2] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:22832.3-22838.10" *) 4'hc;
  assign _10_[3] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:22832.3-22838.10" *) 4'hd;
  assign _10_[4] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:22832.3-22838.10" *) 4'he;
  assign _12_[0] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:22832.3-22838.10" *) 4'h4;
  assign _12_[1] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:22832.3-22838.10" *) 4'h5;
  assign _14_[0] = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:22832.3-22838.10" *) op_i;
  assign _14_[1] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:22832.3-22838.10" *) 4'h1;
  assign _14_[2] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:22832.3-22838.10" *) 4'h2;
  assign _14_[3] = op_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:22832.3-22838.10" *) 4'h3;
  assign busy_o = | (* src = "Vortex_axi_fpu.v:22986.18-22986.29" *) opgrp_busy;
  wire [3:0] _55_ = opgrp_in_ready;
  assign _16_ = _55_[\fpnew_pkg_get_opgroup$func$Vortex_axi_fpu.v:22840$7478.$result  +: 1];
  assign \gen_operation_groups[0].input_boxed [9] = vectorial_op_i ? (* src = "Vortex_axi_fpu.v:22867.52-22867.445" *) 1'h1 : _03_;
  assign \gen_operation_groups[0].input_boxed [10] = vectorial_op_i ? (* src = "Vortex_axi_fpu.v:22867.52-22867.445" *) 1'h1 : _04_;
  assign \gen_operation_groups[0].input_boxed [11] = vectorial_op_i ? (* src = "Vortex_axi_fpu.v:22867.52-22867.445" *) 1'h1 : _05_;
  assign \gen_operation_groups[0].input_boxed [12] = vectorial_op_i ? (* src = "Vortex_axi_fpu.v:22867.52-22867.445" *) 1'h1 : _00_;
  assign \gen_operation_groups[0].input_boxed [13] = vectorial_op_i ? (* src = "Vortex_axi_fpu.v:22867.52-22867.445" *) 1'h1 : _01_;
  assign \gen_operation_groups[0].input_boxed [14] = vectorial_op_i ? (* src = "Vortex_axi_fpu.v:22867.52-22867.445" *) 1'h1 : _02_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:22929.6-22952.5" *)
  \$paramod$bf516c88851367397c7cedbc6a92f1f028dfdf69\fpnew_opgroup_block_398FA_A5D02  \gen_operation_groups[0].i_opgroup_block  (
    .busy_o(opgrp_busy[0]),
    .clk_i(clk_i),
    .dst_fmt_i(dst_fmt_i),
    .extension_bit_o(opgrp_ext[0]),
    .flush_i(flush_i),
    .in_ready_o(opgrp_in_ready[0]),
    .in_valid_i(\gen_operation_groups[0].in_valid ),
    .int_fmt_i(int_fmt_i),
    .is_boxed_i({ \gen_operation_groups[0].input_boxed [14:9], \gen_operation_groups[0].input_boxed [14:12], 6'h3f }),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i),
    .out_ready_i(opgrp_out_ready[0]),
    .out_valid_o(opgrp_out_valid[0]),
    .result_o(opgrp_outputs[41:10]),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .src_fmt_i(src_fmt_i),
    .status_o(opgrp_outputs[9:5]),
    .tag_i(tag_i),
    .tag_o(opgrp_outputs[4:0]),
    .vectorial_op_i(vectorial_op_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:22929.6-22952.5" *)
  \$paramod$413cf94eb584df6958073ada78e678e2f26982a9\fpnew_opgroup_block_398FA_A5D02  \gen_operation_groups[1].i_opgroup_block  (
    .busy_o(opgrp_busy[1]),
    .clk_i(clk_i),
    .dst_fmt_i(dst_fmt_i),
    .extension_bit_o(opgrp_ext[1]),
    .flush_i(flush_i),
    .in_ready_o(opgrp_in_ready[1]),
    .in_valid_i(\gen_operation_groups[1].in_valid ),
    .int_fmt_i(int_fmt_i),
    .is_boxed_i({ \gen_operation_groups[0].input_boxed [13:12], \gen_operation_groups[0].input_boxed [10:9], \gen_operation_groups[0].input_boxed [13:12], 4'hf }),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i[63:0]),
    .out_ready_i(opgrp_out_ready[1]),
    .out_valid_o(opgrp_out_valid[1]),
    .result_o(opgrp_outputs[83:52]),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .src_fmt_i(src_fmt_i),
    .status_o(opgrp_outputs[51:47]),
    .tag_i(tag_i),
    .tag_o(opgrp_outputs[46:42]),
    .vectorial_op_i(vectorial_op_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:22929.6-22952.5" *)
  \$paramod$d81cccd37c279a3708582636a7c5b7888cb0f56f\fpnew_opgroup_block_398FA_A5D02  \gen_operation_groups[2].i_opgroup_block  (
    .busy_o(opgrp_busy[2]),
    .clk_i(clk_i),
    .dst_fmt_i(dst_fmt_i),
    .extension_bit_o(opgrp_ext[2]),
    .flush_i(flush_i),
    .in_ready_o(opgrp_in_ready[2]),
    .in_valid_i(\gen_operation_groups[2].in_valid ),
    .int_fmt_i(int_fmt_i),
    .is_boxed_i({ \gen_operation_groups[0].input_boxed [13:12], \gen_operation_groups[0].input_boxed [10:9], \gen_operation_groups[0].input_boxed [13:12], 4'hf }),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i[63:0]),
    .out_ready_i(opgrp_out_ready[2]),
    .out_valid_o(opgrp_out_valid[2]),
    .result_o(opgrp_outputs[125:94]),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .src_fmt_i(src_fmt_i),
    .status_o(opgrp_outputs[93:89]),
    .tag_i(tag_i),
    .tag_o(opgrp_outputs[88:84]),
    .vectorial_op_i(vectorial_op_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:22929.6-22952.5" *)
  \$paramod$6a7f26714cdf2f84768b306b582e1625e7c57daf\fpnew_opgroup_block_398FA_A5D02  \gen_operation_groups[3].i_opgroup_block  (
    .busy_o(opgrp_busy[3]),
    .clk_i(clk_i),
    .dst_fmt_i(dst_fmt_i),
    .extension_bit_o(opgrp_ext[3]),
    .flush_i(flush_i),
    .in_ready_o(opgrp_in_ready[3]),
    .in_valid_i(\gen_operation_groups[3].in_valid ),
    .int_fmt_i(int_fmt_i),
    .is_boxed_i({ \gen_operation_groups[0].input_boxed [14:9], \gen_operation_groups[0].input_boxed [14:12], 6'h3f }),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i),
    .out_ready_i(opgrp_out_ready[3]),
    .out_valid_o(opgrp_out_valid[3]),
    .result_o(opgrp_outputs[167:136]),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .src_fmt_i(src_fmt_i),
    .status_o(opgrp_outputs[135:131]),
    .tag_i(tag_i),
    .tag_o(opgrp_outputs[130:126]),
    .vectorial_op_i(vectorial_op_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:22967.4-22978.3" *)
  \$paramod$b0638be33412168dbf600798e97381077f6abb3e\rr_arb_tree_12F9A_F22A2  i_arbiter (
    .clk_i(clk_i),
    .data_i(opgrp_outputs),
    .data_o(arbiter_output),
    .flush_i(flush_i),
    .gnt_i(out_ready_i),
    .gnt_o(opgrp_out_ready),
    .req_i(opgrp_out_valid),
    .req_o(out_valid_o),
    .rr_i(2'h0),
    .rst_ni(rst_ni)
  );
  assign \gen_operation_groups[0].input_boxed [8:0] = { \gen_operation_groups[0].input_boxed [14:12], 6'h3f };
  assign result_o = arbiter_output[41:10];
  assign status_o = arbiter_output[9:5];
  assign tag_o = arbiter_output[4:0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_opgroup_block_398FA_A5D02" *)
(* src = "Vortex_axi_fpu.v:23275.1-23727.10" *)
module \$paramod$6a7f26714cdf2f84768b306b582e1625e7c57daf\fpnew_opgroup_block_398FA_A5D02 (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, src_fmt_i, dst_fmt_i, int_fmt_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, out_valid_o, out_ready_i
, busy_o);
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _00_;
  (* src = "Vortex_axi_fpu.v:23656.36-23656.80" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _03_;
  (* src = "Vortex_axi_fpu.v:23656.50-23656.63" *)
  (* unused_bits = "31" *)
  wire [31:0] _04_;
  (* src = "Vortex_axi_fpu.v:23694.125-23694.139" *)
  wire [42:0] arbiter_output;
  (* src = "Vortex_axi_fpu.v:23395.14-23395.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:23345.13-23345.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:23366.19-23366.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:23387.14-23387.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:23380.13-23380.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:23399.13-23399.25" *)
  wire [4:0] fmt_in_ready;
  (* src = "Vortex_axi_fpu.v:23401.13-23401.26" *)
  (* unused_bits = "1 2 3 4" *)
  wire [4:0] fmt_out_ready;
  (* src = "Vortex_axi_fpu.v:23400.13-23400.26" *)
  wire [4:0] fmt_out_valid;
  (* src = "Vortex_axi_fpu.v:23404.131-23404.142" *)
  wire [214:0] fmt_outputs;
  (* src = "Vortex_axi_fpu.v:23654.9-23654.17" *)
  wire \gen_merged_slice.in_valid ;
  (* src = "Vortex_axi_fpu.v:23378.14-23378.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:23376.13-23376.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:23370.19-23370.28" *)
  input [1:0] int_fmt_i;
  wire [1:0] int_fmt_i;
  (* src = "Vortex_axi_fpu.v:23351.50-23351.60" *)
  input [14:0] is_boxed_i;
  wire [14:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:23358.19-23358.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:23360.13-23360.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:23349.44-23349.54" *)
  input [95:0] operands_i;
  wire [95:0] operands_i;
  (* src = "Vortex_axi_fpu.v:23393.13-23393.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:23391.14-23391.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:23382.28-23382.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:23354.19-23354.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:23347.13-23347.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:23364.19-23364.28" *)
  input [2:0] src_fmt_i;
  wire [2:0] src_fmt_i;
  (* src = "Vortex_axi_fpu.v:23385.20-23385.28" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:23374.42-23374.47" *)
  input [4:0] tag_i;
  wire [4:0] tag_i;
  (* src = "Vortex_axi_fpu.v:23389.43-23389.48" *)
  output [4:0] tag_o;
  wire [4:0] tag_o;
  (* src = "Vortex_axi_fpu.v:23372.13-23372.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  assign in_ready_o = in_valid_i & (* src = "Vortex_axi_fpu.v:23406.22-23406.58" *) _02_;
  assign \gen_merged_slice.in_valid  = in_valid_i & (* src = "Vortex_axi_fpu.v:23656.22-23656.81" *) _01_;
  assign _01_ = _03_ == (* src = "Vortex_axi_fpu.v:23656.36-23656.80" *) 2'h2;
  wire [4:0] _11_ = { 4'h0, fmt_in_ready[0] };
  assign _02_ = _11_[dst_fmt_i +: 1];
  wire [9:0] _12_ = 10'h2aa;
  assign _03_ = _12_[$signed({ _00_[31:1], 1'h0 }) +: 2];
  assign { _04_[31], _00_[31:1] } = 32'd4 - (* src = "Vortex_axi_fpu.v:23656.50-23656.63" *) dst_fmt_i;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:23667.6-23690.5" *)
  \$paramod$8083af45e33be3e37db839df02ab7c29aa15bcfc\fpnew_opgroup_multifmt_slice_F0F3F_DD878  \gen_merged_slice.i_multifmt_slice  (
    .busy_o(busy_o),
    .clk_i(clk_i),
    .dst_fmt_i(dst_fmt_i),
    .extension_bit_o(fmt_outputs[5]),
    .flush_i(flush_i),
    .in_ready_o(fmt_in_ready[0]),
    .in_valid_i(\gen_merged_slice.in_valid ),
    .int_fmt_i(int_fmt_i),
    .is_boxed_i(is_boxed_i),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i),
    .out_ready_i(fmt_out_ready[0]),
    .out_valid_o(fmt_out_valid[0]),
    .result_o(fmt_outputs[42:11]),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .src_fmt_i(src_fmt_i),
    .status_o(fmt_outputs[10:6]),
    .tag_i(tag_i),
    .tag_o(fmt_outputs[4:0]),
    .vectorial_op_i(vectorial_op_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:23705.4-23716.3" *)
  \$paramod$8280417cbb76effbc23be231aa97e3eb976b666c\rr_arb_tree_4FDAD_74659  i_arbiter (
    .clk_i(clk_i),
    .data_i({ 172'hfffffffffc3fffffffff87fffffffff0fffffffffe1, fmt_outputs[42:0] }),
    .data_o(arbiter_output),
    .flush_i(flush_i),
    .gnt_i(out_ready_i),
    .gnt_o(fmt_out_ready),
    .req_i({ 4'h0, fmt_out_valid[0] }),
    .req_o(out_valid_o),
    .rr_i(3'h0),
    .rst_ni(rst_ni)
  );
  assign _04_[30:0] = _00_[31:1];
  assign extension_bit_o = arbiter_output[5];
  assign _00_[0] = 1'h0;
  assign fmt_in_ready[4:1] = 4'h0;
  assign fmt_out_valid[4:1] = 4'h0;
  assign fmt_outputs[214:43] = 172'hfffffffffc3fffffffff87fffffffff0fffffffffe1;
  assign result_o = arbiter_output[42:11];
  assign status_o = arbiter_output[10:6];
  assign tag_o = arbiter_output[4:0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod$6aa23b4235e5c736e8134af177f572babd1acabc\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  wire [251:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *)
  wire _06_;
  wire [251:0] _07_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [251:0] data_in;
  wire [251:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [251:0] data_out;
  reg [251:0] data_out;
  (* src = "Vortex_axi_fpu.v:11568.23-11568.29" *)
  reg [251:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_fpu.v:11576.10-11576.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11574.10-11574.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11572.9-11572.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11574.17-11574.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_fpu.v:11612.23-11612.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_fpu.v:11576.16-11576.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_fpu.v:11607.15-11607.24|Vortex_axi_fpu.v:11607.11-11609.28" *) \genblk1.genblk1.genblk1.buffer  : 252'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11604.10-11604.28|Vortex_axi_fpu.v:11604.6-11609.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_fpu.v:9402.1-9502.10" *)
module \$paramod$6b3ce64a86bbf7f51041d9abc8089ee81c7f14c6\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:9416.13-9416.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9422.27-9422.34" *)
  input [163:0] data_in;
  wire [163:0] data_in;
  (* src = "Vortex_axi_fpu.v:9424.28-9424.36" *)
  output [163:0] data_out;
  wire [163:0] data_out;
  (* src = "Vortex_axi_fpu.v:9420.13-9420.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:9465.34-9465.41" *)
  reg [162:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_fpu.v:9467.24-9467.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_fpu.v:9418.13-9418.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9478.5-9482.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[162:0];
  (* src = "Vortex_axi_fpu.v:9469.5-9476.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[163];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_stream_arbiter" *)
(* src = "Vortex_axi_fpu.v:8838.1-9024.10" *)
module \$paramod$6b8e5e3500f9765acdad5d73a5488948927c07fa\VX_stream_arbiter (clk, reset, valid_in, data_in, ready_in, valid_out, data_out, ready_out);
  (* src = "Vortex_axi_fpu.v:8861.13-8861.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:8867.50-8867.57" *)
  input [68:0] data_in;
  wire [68:0] data_in;
  (* src = "Vortex_axi_fpu.v:8873.38-8873.46" *)
  output [68:0] data_out;
  wire [68:0] data_out;
  (* src = "Vortex_axi_fpu.v:8869.41-8869.49" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:8875.27-8875.36" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:8863.13-8863.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:8865.40-8865.48" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:8871.28-8871.37" *)
  output valid_out;
  wire valid_out;
  assign data_out = data_in;
  assign ready_in = ready_out;
  assign valid_out = valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_fpu.v:9402.1-9502.10" *)
module \$paramod$6e573bfe2d775db6c8394da5008ca1077e995d73\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:9416.13-9416.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9422.27-9422.34" *)
  input [4:0] data_in;
  wire [4:0] data_in;
  (* src = "Vortex_axi_fpu.v:9424.28-9424.36" *)
  output [4:0] data_out;
  wire [4:0] data_out;
  (* src = "Vortex_axi_fpu.v:9420.13-9420.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:9465.34-9465.41" *)
  reg [3:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_fpu.v:9467.24-9467.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_fpu.v:9418.13-9418.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9478.5-9482.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[3:0];
  (* src = "Vortex_axi_fpu.v:9469.5-9476.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[4];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bits_remove" *)
(* src = "Vortex_axi_fpu.v:10820.1-10849.10" *)
module \$paramod$6e6a6a12c936bf538983e26c7cb38d5bab45696d\VX_bits_remove (data_in, data_out);
  (* src = "Vortex_axi_fpu.v:10831.23-10831.30" *)
  input [47:0] data_in;
  wire [47:0] data_in;
  (* src = "Vortex_axi_fpu.v:10833.30-10833.38" *)
  output [46:0] data_out;
  wire [46:0] data_out;
  assign data_out = data_in[47:1];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_dp_ram" *)
(* src = "Vortex_axi_fpu.v:7636.1-8092.10" *)
module \$paramod$721ee7a247787a100595e6c8082143b3302e3ef0\VX_dp_ram (clk, wren, waddr, wdata, raddr, rdata);
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire _0_;
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [77:0] _1_;
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [77:0] _2_;
  (* src = "Vortex_axi_fpu.v:7665.13-7665.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:7673.27-7673.32" *)
  input raddr;
  wire raddr;
  (* src = "Vortex_axi_fpu.v:7675.28-7675.33" *)
  output [77:0] rdata;
  wire [77:0] rdata;
  (* src = "Vortex_axi_fpu.v:7669.27-7669.32" *)
  input waddr;
  wire waddr;
  (* src = "Vortex_axi_fpu.v:7671.27-7671.32" *)
  input [77:0] wdata;
  wire [77:0] wdata;
  (* src = "Vortex_axi_fpu.v:7667.29-7667.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_fpu.v:7810.24-7810.27" *)
  reg [77:0] \genblk1.genblk1.genblk1.ram  [1:0];
  always @(posedge clk) begin
    if (_2_[77])
      \genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.ram [raddr];
  assign _2_[77] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) wdata : 78'hxxxxxxxxxxxxxxxxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) waddr : 1'hx;
  assign _2_[76:0] = { _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_mem_arb" *)
(* src = "Vortex_axi_fpu.v:547.1-750.10" *)
module \$paramod$72da384879d6cf1a0c9fb1c766bb2101119b8779\VX_mem_arb (clk, reset, req_valid_in, req_tag_in, req_addr_in, req_rw_in, req_byteen_in, req_data_in, req_ready_in, req_valid_out, req_tag_out, req_addr_out, req_rw_out, req_byteen_out, req_data_out, req_ready_out, rsp_valid_in, rsp_tag_in, rsp_data_in, rsp_ready_in, rsp_valid_out
, rsp_tag_out, rsp_data_out, rsp_ready_out);
  (* src = "Vortex_axi_fpu.v:596.13-596.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:604.45-604.56" *)
  input [25:0] req_addr_in;
  wire [25:0] req_addr_in;
  (* src = "Vortex_axi_fpu.v:618.33-618.45" *)
  output [25:0] req_addr_out;
  wire [25:0] req_addr_out;
  (* src = "Vortex_axi_fpu.v:608.44-608.57" *)
  input [63:0] req_byteen_in;
  wire [63:0] req_byteen_in;
  (* src = "Vortex_axi_fpu.v:622.32-622.46" *)
  output [63:0] req_byteen_out;
  wire [63:0] req_byteen_out;
  (* src = "Vortex_axi_fpu.v:610.45-610.56" *)
  input [511:0] req_data_in;
  wire [511:0] req_data_in;
  (* src = "Vortex_axi_fpu.v:624.33-624.45" *)
  output [511:0] req_data_out;
  wire [511:0] req_data_out;
  (* src = "Vortex_axi_fpu.v:612.31-612.43" *)
  output req_ready_in;
  wire req_ready_in;
  (* src = "Vortex_axi_fpu.v:626.13-626.26" *)
  input req_ready_out;
  wire req_ready_out;
  (* src = "Vortex_axi_fpu.v:606.30-606.39" *)
  input req_rw_in;
  wire req_rw_in;
  (* src = "Vortex_axi_fpu.v:620.14-620.24" *)
  output req_rw_out;
  wire req_rw_out;
  (* src = "Vortex_axi_fpu.v:602.47-602.57" *)
  input [53:0] req_tag_in;
  wire [53:0] req_tag_in;
  (* src = "Vortex_axi_fpu.v:616.36-616.47" *)
  output [53:0] req_tag_out;
  wire [53:0] req_tag_out;
  (* src = "Vortex_axi_fpu.v:600.30-600.42" *)
  input req_valid_in;
  wire req_valid_in;
  (* src = "Vortex_axi_fpu.v:614.14-614.27" *)
  output req_valid_out;
  wire req_valid_out;
  (* src = "Vortex_axi_fpu.v:598.13-598.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:632.32-632.43" *)
  input [511:0] rsp_data_in;
  wire [511:0] rsp_data_in;
  (* src = "Vortex_axi_fpu.v:640.46-640.58" *)
  output [511:0] rsp_data_out;
  wire [511:0] rsp_data_out;
  (* src = "Vortex_axi_fpu.v:634.14-634.26" *)
  output rsp_ready_in;
  wire rsp_ready_in;
  (* src = "Vortex_axi_fpu.v:642.30-642.43" *)
  input rsp_ready_out;
  wire rsp_ready_out;
  (* src = "Vortex_axi_fpu.v:630.35-630.45" *)
  input [53:0] rsp_tag_in;
  wire [53:0] rsp_tag_in;
  (* src = "Vortex_axi_fpu.v:638.48-638.59" *)
  output [53:0] rsp_tag_out;
  wire [53:0] rsp_tag_out;
  (* src = "Vortex_axi_fpu.v:628.13-628.25" *)
  input rsp_valid_in;
  wire rsp_valid_in;
  (* src = "Vortex_axi_fpu.v:636.31-636.44" *)
  output rsp_valid_out;
  wire rsp_valid_out;
  assign req_addr_out = req_addr_in;
  assign req_byteen_out = req_byteen_in;
  assign req_data_out = req_data_in;
  assign req_ready_in = req_ready_out;
  assign req_rw_out = req_rw_in;
  assign req_tag_out = req_tag_in;
  assign req_valid_out = req_valid_in;
  assign rsp_data_out = rsp_data_in;
  assign rsp_ready_in = rsp_ready_out;
  assign rsp_tag_out = rsp_tag_in;
  assign rsp_valid_out = rsp_valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_opgroup_multifmt_slice_F0F3F_DD878" *)
(* src = "Vortex_axi_fpu.v:30619.1-31456.10" *)
module \$paramod$73df9948da96c65cf117b9611541267c35d7bc6d\fpnew_opgroup_multifmt_slice_F0F3F_DD878 (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, src_fmt_i, dst_fmt_i, int_fmt_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, out_valid_o, out_ready_i
, busy_o);
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _1_;
  (* src = "Vortex_axi_fpu.v:30734.14-30734.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:30684.13-30684.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:30705.19-30705.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:30726.14-30726.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:30719.13-30719.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:31133.29-31133.38" *)
  wire [31:0] \gen_num_lanes[0].active_lane.op_result ;
  (* src = "Vortex_axi_fpu.v:31135.16-31135.25" *)
  wire [4:0] \gen_num_lanes[0].active_lane.op_status ;
  (* src = "Vortex_axi_fpu.v:31124.28-31124.40" *)
  wire [31:0] \gen_num_lanes[0].local_result ;
  (* src = "Vortex_axi_fpu.v:30717.14-30717.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:30715.13-30715.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:30709.19-30709.28" *)
  input [1:0] int_fmt_i;
  wire [1:0] int_fmt_i;
  (* src = "Vortex_axi_fpu.v:30690.50-30690.60" *)
  input [9:0] is_boxed_i;
  wire [9:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:30902.38-30902.46" *)
  (* unused_bits = "3" *)
  wire [4:0] lane_aux;
  (* src = "Vortex_axi_fpu.v:30697.19-30697.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:30699.13-30699.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:30688.44-30688.54" *)
  input [63:0] operands_i;
  wire [63:0] operands_i;
  (* src = "Vortex_axi_fpu.v:30732.13-30732.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:30730.14-30730.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:30721.28-30721.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:30693.19-30693.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:30686.13-30686.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:30703.19-30703.28" *)
  input [2:0] src_fmt_i;
  wire [2:0] src_fmt_i;
  (* src = "Vortex_axi_fpu.v:30724.19-30724.27" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:30713.50-30713.55" *)
  input [4:0] tag_i;
  wire [4:0] tag_i;
  (* src = "Vortex_axi_fpu.v:30728.51-30728.56" *)
  output [4:0] tag_o;
  wire [4:0] tag_o;
  (* src = "Vortex_axi_fpu.v:30711.13-30711.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  wire [127:0] _7_ = 128'h00000000000000000000000000000000;
  assign _0_ = _7_[$signed({ 24'h000000, lane_aux[2:0], 5'h00 }) +: 32];
  wire [159:0] _8_ = { extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, \gen_num_lanes[0].local_result  };
  assign _1_ = _8_[$signed({ 24'h000000, lane_aux[2:0], 5'h00 }) +: 32];
  assign \gen_num_lanes[0].local_result  = out_valid_o ? (* src = "Vortex_axi_fpu.v:31277.28-31277.347" *) \gen_num_lanes[0].active_lane.op_result  : { extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o };
  assign status_o = out_valid_o ? (* src = "Vortex_axi_fpu.v:31279.40-31279.86" *) \gen_num_lanes[0].active_lane.op_status  : 5'h00;
  assign result_o = lane_aux[4] ? (* src = "Vortex_axi_fpu.v:31427.21-31427.131" *) _0_ : _1_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:31211.8-31232.7" *)
  \$paramod$375ba0315a2966ea5670da80340a9e1659c7d1c8\fpnew_divsqrt_multi_CBA5B_DFE5F  \gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi  (
    .aux_i({ 2'h0, dst_fmt_i }),
    .aux_o(lane_aux),
    .busy_o(busy_o),
    .clk_i(clk_i),
    .dst_fmt_i(dst_fmt_i),
    .extension_bit_o(extension_bit_o),
    .flush_i(flush_i),
    .in_ready_o(in_ready_o),
    .in_valid_i(in_valid_i),
    .is_boxed_i(is_boxed_i),
    .op_i(op_i),
    .operands_i(operands_i),
    .out_ready_i(out_ready_i),
    .out_valid_o(out_valid_o),
    .result_o(\gen_num_lanes[0].active_lane.op_result ),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .status_o(\gen_num_lanes[0].active_lane.op_status ),
    .tag_i(tag_i),
    .tag_o(tag_o)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_nc_bypass" *)
(* src = "Vortex_axi_fpu.v:14938.1-15452.10" *)
module \$paramod$7528b535ded6675fd5f59a3dc4f96a033af773a8\VX_nc_bypass (clk, reset, core_req_valid_in, core_req_rw_in, core_req_addr_in, core_req_byteen_in, core_req_data_in, core_req_tag_in, core_req_ready_in, core_req_valid_out, core_req_rw_out, core_req_addr_out, core_req_byteen_out, core_req_data_out, core_req_tag_out, core_req_ready_out, core_rsp_valid_in, core_rsp_tmask_in, core_rsp_data_in, core_rsp_tag_in, core_rsp_ready_in
, core_rsp_valid_out, core_rsp_tmask_out, core_rsp_data_out, core_rsp_tag_out, core_rsp_ready_out, mem_req_valid_in, mem_req_rw_in, mem_req_addr_in, mem_req_pmask_in, mem_req_byteen_in, mem_req_wsel_in, mem_req_data_in, mem_req_tag_in, mem_req_ready_in, mem_req_valid_out, mem_req_rw_out, mem_req_addr_out, mem_req_pmask_out, mem_req_byteen_out, mem_req_wsel_out, mem_req_data_out
, mem_req_tag_out, mem_req_ready_out, mem_rsp_valid_in, mem_rsp_data_in, mem_rsp_tag_in, mem_rsp_ready_in, mem_rsp_valid_out, mem_rsp_data_out, mem_rsp_tag_out, mem_rsp_ready_out);
  (* src = "Vortex_axi_fpu.v:15395.5-15400.8" *)
  wire [1:0] _00_;
  (* src = "Vortex_axi_fpu.v:15395.5-15400.8" *)
  wire [1:0] _01_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _02_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _03_;
  (* src = "Vortex_axi_fpu.v:15193.63-15193.101" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:15193.62-15193.124" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:15193.62-15193.124" *)
  wire _06_;
  (* src = "Vortex_axi_fpu.v:15449.47-15449.87" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _08_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _09_;
  (* src = "Vortex_axi_fpu.v:15164.50-15164.67" *)
  wire [1:0] _10_;
  (* src = "Vortex_axi_fpu.v:15193.63-15193.80" *)
  wire _11_;
  (* src = "Vortex_axi_fpu.v:15427.49-15427.76" *)
  wire _12_;
  (* src = "Vortex_axi_fpu.v:15449.47-15449.65" *)
  wire _13_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _14_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _15_;
  (* src = "Vortex_axi_fpu.v:15023.13-15023.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:15031.50-15031.66" *)
  input [59:0] core_req_addr_in;
  wire [59:0] core_req_addr_in;
  (* src = "Vortex_axi_fpu.v:15227.31-15227.51" *)
  wire [29:0] core_req_addr_in_sel;
  (* src = "Vortex_axi_fpu.v:15045.51-15045.68" *)
  output [59:0] core_req_addr_out;
  wire [59:0] core_req_addr_out;
  (* src = "Vortex_axi_fpu.v:15033.49-15033.67" *)
  input [7:0] core_req_byteen_in;
  wire [7:0] core_req_byteen_in;
  (* src = "Vortex_axi_fpu.v:15225.30-15225.52" *)
  wire [3:0] core_req_byteen_in_sel;
  (* src = "Vortex_axi_fpu.v:15047.50-15047.69" *)
  output [7:0] core_req_byteen_out;
  wire [7:0] core_req_byteen_out;
  (* src = "Vortex_axi_fpu.v:15035.50-15035.66" *)
  input [63:0] core_req_data_in;
  wire [63:0] core_req_data_in;
  (* src = "Vortex_axi_fpu.v:15223.31-15223.51" *)
  wire [31:0] core_req_data_in_sel;
  (* src = "Vortex_axi_fpu.v:15049.51-15049.68" *)
  output [63:0] core_req_data_out;
  wire [63:0] core_req_data_out;
  (* src = "Vortex_axi_fpu.v:15143.24-15143.39" *)
  wire [1:0] core_req_nc_sel;
  (* src = "Vortex_axi_fpu.v:15141.55-15141.70" *)
  wire core_req_nc_tid;
  (* src = "Vortex_axi_fpu.v:15145.7-15145.24" *)
  wire core_req_nc_valid;
  (* src = "Vortex_axi_fpu.v:15039.31-15039.48" *)
  output [1:0] core_req_ready_in;
  wire [1:0] core_req_ready_in;
  (* src = "Vortex_axi_fpu.v:15053.30-15053.48" *)
  input [1:0] core_req_ready_out;
  wire [1:0] core_req_ready_out;
  (* src = "Vortex_axi_fpu.v:15029.30-15029.44" *)
  input [1:0] core_req_rw_in;
  wire [1:0] core_req_rw_in;
  (* src = "Vortex_axi_fpu.v:15229.7-15229.25" *)
  wire core_req_rw_in_sel;
  (* src = "Vortex_axi_fpu.v:15043.31-15043.46" *)
  output [1:0] core_req_rw_out;
  wire [1:0] core_req_rw_out;
  (* src = "Vortex_axi_fpu.v:15037.52-15037.67" *)
  input [93:0] core_req_tag_in;
  wire [93:0] core_req_tag_in;
  (* src = "Vortex_axi_fpu.v:15221.33-15221.52" *)
  wire [46:0] core_req_tag_in_sel;
  (* src = "Vortex_axi_fpu.v:15051.54-15051.70" *)
  output [91:0] core_req_tag_out;
  wire [91:0] core_req_tag_out;
  (* src = "Vortex_axi_fpu.v:15027.30-15027.47" *)
  input [1:0] core_req_valid_in;
  wire [1:0] core_req_valid_in;
  (* src = "Vortex_axi_fpu.v:15137.24-15137.44" *)
  wire [1:0] core_req_valid_in_nc;
  (* src = "Vortex_axi_fpu.v:15041.31-15041.49" *)
  output [1:0] core_req_valid_out;
  wire [1:0] core_req_valid_out;
  (* src = "Vortex_axi_fpu.v:15059.50-15059.66" *)
  input [63:0] core_rsp_data_in;
  wire [63:0] core_rsp_data_in;
  (* src = "Vortex_axi_fpu.v:15069.51-15069.68" *)
  output [63:0] core_rsp_data_out;
  wire [63:0] core_rsp_data_out;
  (* src = "Vortex_axi_fpu.v:15063.35-15063.52" *)
  output core_rsp_ready_in;
  wire core_rsp_ready_in;
  (* src = "Vortex_axi_fpu.v:15073.34-15073.52" *)
  input core_rsp_ready_out;
  wire core_rsp_ready_out;
  (* src = "Vortex_axi_fpu.v:15061.57-15061.72" *)
  input [45:0] core_rsp_tag_in;
  wire [45:0] core_rsp_tag_in;
  (* src = "Vortex_axi_fpu.v:15071.57-15071.73" *)
  output [46:0] core_rsp_tag_out;
  wire [46:0] core_rsp_tag_out;
  (* src = "Vortex_axi_fpu.v:15319.50-15319.68" *)
  wire [46:0] core_rsp_tag_out_c;
  (* src = "Vortex_axi_fpu.v:15057.30-15057.47" *)
  input [1:0] core_rsp_tmask_in;
  wire [1:0] core_rsp_tmask_in;
  (* src = "Vortex_axi_fpu.v:15067.31-15067.49" *)
  output [1:0] core_rsp_tmask_out;
  wire [1:0] core_rsp_tmask_out;
  (* src = "Vortex_axi_fpu.v:15055.34-15055.51" *)
  input core_rsp_valid_in;
  wire core_rsp_valid_in;
  (* src = "Vortex_axi_fpu.v:15065.35-15065.53" *)
  output core_rsp_valid_out;
  wire core_rsp_valid_out;
  (* src = "Vortex_axi_fpu.v:15393.26-15393.45" *)
  wire [1:0] \genblk7.genblk1.core_rsp_tmask_in_r ;
  (* src = "Vortex_axi_fpu.v:15321.7-15321.20" *)
  wire is_mem_rsp_nc;
  (* src = "Vortex_axi_fpu.v:15079.36-15079.51" *)
  input [25:0] mem_req_addr_in;
  wire [25:0] mem_req_addr_in;
  (* src = "Vortex_axi_fpu.v:15097.37-15097.53" *)
  output [25:0] mem_req_addr_out;
  wire [25:0] mem_req_addr_out;
  (* src = "Vortex_axi_fpu.v:15083.50-15083.67" *)
  input [3:0] mem_req_byteen_in;
  wire [3:0] mem_req_byteen_in;
  (* src = "Vortex_axi_fpu.v:15101.51-15101.69" *)
  output [3:0] mem_req_byteen_out;
  wire [3:0] mem_req_byteen_out;
  (* src = "Vortex_axi_fpu.v:15087.51-15087.66" *)
  input [31:0] mem_req_data_in;
  wire [31:0] mem_req_data_in;
  (* src = "Vortex_axi_fpu.v:15105.52-15105.68" *)
  output [31:0] mem_req_data_out;
  wire [31:0] mem_req_data_out;
  (* src = "Vortex_axi_fpu.v:15081.31-15081.47" *)
  input mem_req_pmask_in;
  wire mem_req_pmask_in;
  (* src = "Vortex_axi_fpu.v:15099.32-15099.49" *)
  output mem_req_pmask_out;
  wire mem_req_pmask_out;
  (* src = "Vortex_axi_fpu.v:15091.14-15091.30" *)
  output mem_req_ready_in;
  wire mem_req_ready_in;
  (* src = "Vortex_axi_fpu.v:15109.13-15109.30" *)
  input mem_req_ready_out;
  wire mem_req_ready_out;
  (* src = "Vortex_axi_fpu.v:15077.13-15077.26" *)
  input mem_req_rw_in;
  wire mem_req_rw_in;
  (* src = "Vortex_axi_fpu.v:15095.14-15095.28" *)
  output mem_req_rw_out;
  wire mem_req_rw_out;
  (* src = "Vortex_axi_fpu.v:15089.38-15089.52" *)
  input [2:0] mem_req_tag_in;
  wire [2:0] mem_req_tag_in;
  (* src = "Vortex_axi_fpu.v:15206.32-15206.48" *)
  wire [3:0] mem_req_tag_in_c;
  (* src = "Vortex_axi_fpu.v:15107.40-15107.55" *)
  output [52:0] mem_req_tag_out;
  wire [52:0] mem_req_tag_out;
  (* src = "Vortex_axi_fpu.v:15075.13-15075.29" *)
  input mem_req_valid_in;
  wire mem_req_valid_in;
  (* src = "Vortex_axi_fpu.v:15093.14-15093.31" *)
  output mem_req_valid_out;
  wire mem_req_valid_out;
  (* src = "Vortex_axi_fpu.v:15085.51-15085.66" *)
  input [3:0] mem_req_wsel_in;
  wire [3:0] mem_req_wsel_in;
  (* src = "Vortex_axi_fpu.v:15103.52-15103.68" *)
  output [3:0] mem_req_wsel_out;
  wire [3:0] mem_req_wsel_out;
  (* src = "Vortex_axi_fpu.v:15113.36-15113.51" *)
  input [511:0] mem_rsp_data_in;
  wire [511:0] mem_rsp_data_in;
  (* src = "Vortex_axi_fpu.v:15121.37-15121.53" *)
  output [511:0] mem_rsp_data_out;
  wire [511:0] mem_rsp_data_out;
  (* src = "Vortex_axi_fpu.v:15117.14-15117.30" *)
  output mem_rsp_ready_in;
  wire mem_rsp_ready_in;
  (* src = "Vortex_axi_fpu.v:15125.13-15125.30" *)
  input mem_rsp_ready_out;
  wire mem_rsp_ready_out;
  (* src = "Vortex_axi_fpu.v:15115.39-15115.53" *)
  input [52:0] mem_rsp_tag_in;
  wire [52:0] mem_rsp_tag_in;
  (* src = "Vortex_axi_fpu.v:15123.39-15123.54" *)
  output [2:0] mem_rsp_tag_out;
  wire [2:0] mem_rsp_tag_out;
  (* src = "Vortex_axi_fpu.v:15111.13-15111.29" *)
  input mem_rsp_valid_in;
  wire mem_rsp_valid_in;
  (* src = "Vortex_axi_fpu.v:15119.14-15119.31" *)
  output mem_rsp_valid_out;
  wire mem_rsp_valid_out;
  (* src = "Vortex_axi_fpu.v:15025.13-15025.18" *)
  input reset;
  wire reset;
  assign _03_ = 2'h0 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _09_;
  assign core_req_valid_in_nc = core_req_valid_in & (* src = "Vortex_axi_fpu.v:15155.32-15155.68" *) { core_req_tag_in[47], core_req_tag_in[0] };
  assign core_req_valid_out = core_req_valid_in & (* src = "Vortex_axi_fpu.v:15164.30-15164.67" *) _10_;
  assign _05_ = _04_ && (* src = "Vortex_axi_fpu.v:15193.62-15193.124" *) core_req_nc_sel[0];
  assign _04_ = _11_ && (* src = "Vortex_axi_fpu.v:15193.63-15193.101" *) mem_req_ready_out;
  assign _06_ = _04_ && (* src = "Vortex_axi_fpu.v:15193.62-15193.124" *) core_req_nc_sel[1];
  assign is_mem_rsp_nc = mem_rsp_valid_in && (* src = "Vortex_axi_fpu.v:15321.23-15321.69" *) mem_rsp_tag_in[0];
  assign mem_rsp_valid_out = mem_rsp_valid_in && (* src = "Vortex_axi_fpu.v:15427.29-15427.76" *) _12_;
  assign _07_ = _13_ && (* src = "Vortex_axi_fpu.v:15449.47-15449.87" *) core_rsp_ready_out;
  assign mem_req_valid_out = mem_req_valid_in || (* src = "Vortex_axi_fpu.v:15202.29-15202.66" *) core_req_nc_valid;
  assign core_rsp_valid_out = core_rsp_valid_in || (* src = "Vortex_axi_fpu.v:15384.32-15384.66" *) is_mem_rsp_nc;
  assign _02_[31:1] = core_req_nc_tid * (* src = "Vortex_axi_fpu.v:15241.142-15241.169" *) 31'h00000039;
  assign _08_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, mem_rsp_tag_in[51] });
  assign _09_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _01_;
  assign _10_ = ~ (* src = "Vortex_axi_fpu.v:15164.50-15164.67" *) { core_req_tag_in[47], core_req_tag_in[0] };
  assign _11_ = ~ (* src = "Vortex_axi_fpu.v:15193.63-15193.80" *) mem_req_valid_in;
  assign _12_ = ~ (* src = "Vortex_axi_fpu.v:15427.49-15427.76" *) mem_rsp_tag_in[0];
  assign _13_ = ~ (* src = "Vortex_axi_fpu.v:15449.47-15449.65" *) core_rsp_valid_in;
  assign \genblk7.genblk1.core_rsp_tmask_in_r  = _03_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _00_;
  assign _01_ = $signed(_08_) < 0 ? 1'h1 << - _08_ : 1'h1 >> _08_;
  assign { _14_[31:2], _00_ } = $signed(_08_) < 0 ? 1'h1 << - _08_ : 1'h1 >> _08_;
  wire [227:0] _53_ = { core_req_tag_in[93:47], core_req_data_in[63:32], core_req_byteen_in[7:4], core_req_addr_in[59:30], core_req_rw_in[1], core_req_tag_in[46:0], core_req_data_in[31:0], core_req_byteen_in[3:0], core_req_addr_in[29:0], core_req_rw_in[0] };
  assign { core_req_tag_in_sel, core_req_data_in_sel, core_req_byteen_in_sel, core_req_addr_in_sel, core_req_rw_in_sel } = _53_[$signed({ _02_[31:1], 1'h0 }) +: 114];
  wire [511:0] _54_ = mem_rsp_data_in;
  assign _15_ = _54_[$signed({ 23'h000000, mem_rsp_tag_in[50:47], 5'h00 }) +: 32];
  assign core_req_ready_in[0] = core_req_valid_in_nc[0] ? (* src = "Vortex_axi_fpu.v:15193.36-15193.148" *) _05_ : core_req_ready_out[0];
  assign core_req_ready_in[1] = core_req_valid_in_nc[1] ? (* src = "Vortex_axi_fpu.v:15193.36-15193.148" *) _06_ : core_req_ready_out[1];
  assign mem_req_rw_out = mem_req_valid_in ? (* src = "Vortex_axi_fpu.v:15257.27-15257.80" *) mem_req_rw_in : core_req_rw_in_sel;
  assign mem_req_addr_out = mem_req_valid_in ? (* src = "Vortex_axi_fpu.v:15259.29-15259.105" *) mem_req_addr_in : core_req_addr_in_sel[29:4];
  assign mem_req_pmask_out = mem_req_valid_in ? (* src = "Vortex_axi_fpu.v:15295.32-15295.91" *) mem_req_pmask_in : 1'h1;
  assign mem_req_byteen_out = mem_req_valid_in ? (* src = "Vortex_axi_fpu.v:15297.33-15297.91" *) mem_req_byteen_in : core_req_byteen_in_sel;
  assign mem_req_wsel_out = mem_req_valid_in ? (* src = "Vortex_axi_fpu.v:15299.31-15299.85" *) mem_req_wsel_in : core_req_addr_in_sel[3:0];
  assign mem_req_data_out = mem_req_valid_in ? (* src = "Vortex_axi_fpu.v:15301.31-15301.85" *) mem_req_data_in : core_req_data_in_sel;
  assign mem_req_tag_out = mem_req_valid_in ? (* src = "Vortex_axi_fpu.v:15303.30-15303.154" *) { 49'h0000000000000, mem_req_tag_in_c } : { 1'h0, core_req_nc_tid, core_req_addr_in_sel[3:0], core_req_tag_in_sel };
  assign core_rsp_tag_out = core_rsp_valid_in ? (* src = "Vortex_axi_fpu.v:15386.31-15386.111" *) core_rsp_tag_out_c : mem_rsp_tag_in[46:0];
  assign core_rsp_tmask_out = core_rsp_valid_in ? (* src = "Vortex_axi_fpu.v:15402.34-15402.93" *) core_rsp_tmask_in : \genblk7.genblk1.core_rsp_tmask_in_r ;
  assign core_rsp_data_out[31:0] = core_rsp_valid_in ? (* src = "Vortex_axi_fpu.v:15414.72-15414.213" *) core_rsp_data_in[31:0] : _15_;
  assign core_rsp_data_out[63:32] = core_rsp_valid_in ? (* src = "Vortex_axi_fpu.v:15414.72-15414.213" *) core_rsp_data_in[63:32] : _15_;
  assign mem_rsp_ready_in = is_mem_rsp_nc ? (* src = "Vortex_axi_fpu.v:15449.31-15449.107" *) _07_ : mem_rsp_ready_out;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:15157.38-15162.3" *)
  \$paramod\VX_priority_encoder\N=s32'00000000000000000000000000000010  core_req_sel (
    .data_in(core_req_valid_in_nc),
    .index(core_req_nc_tid),
    .onehot(core_req_nc_sel),
    .valid_out(core_req_nc_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:15181.6-15184.5" *)
  \$paramod$56574c50ad4c7ad0423696182b08afedf1019466\VX_bits_remove  \genblk2[0].core_req_tag_remove  (
    .data_in(core_req_tag_in[46:0]),
    .data_out(core_req_tag_out[45:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:15181.6-15184.5" *)
  \$paramod$56574c50ad4c7ad0423696182b08afedf1019466\VX_bits_remove  \genblk2[1].core_req_tag_remove  (
    .data_in(core_req_tag_in[93:47]),
    .data_out(core_req_tag_out[91:46])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:15333.6-15337.5" *)
  \$paramod$c69d822ebeff72bc9df737551cd9244e686bfc7b\VX_bits_insert  \genblk6[0].core_rsp_tag_insert  (
    .data_in(core_rsp_tag_in),
    .data_out(core_rsp_tag_out_c),
    .sel_in(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:15215.4-15219.3" *)
  \$paramod$8bd56ef9860bc3ac93b2a3dc649c06b918089f70\VX_bits_insert  mem_req_tag_insert (
    .data_in(mem_req_tag_in),
    .data_out(mem_req_tag_in_c),
    .sel_in(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:15435.4-15438.3" *)
  \$paramod$95bd6fb0aa2f5c7c9391800bda1d515dad5669e7\VX_bits_remove  mem_rsp_tag_remove (
    .data_in(mem_rsp_tag_in[3:0]),
    .data_out(mem_rsp_tag_out)
  );
  assign _14_[1:0] = _00_;
  assign core_req_addr_out = core_req_addr_in;
  assign core_req_byteen_out = core_req_byteen_in;
  assign core_req_data_out = core_req_data_in;
  assign core_req_rw_out = core_req_rw_in;
  assign core_rsp_ready_in = core_rsp_ready_out;
  assign mem_req_ready_in = mem_req_ready_out;
  assign mem_rsp_data_out = mem_rsp_data_in;
  assign _02_[0] = 1'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_divsqrt_multi_EA2AD_2C8BD" *)
(* src = "Vortex_axi_fpu.v:32086.1-32708.10" *)
module \$paramod$785a9f0a7eedbe43d651c28e9662a6f2ae96038c\fpnew_divsqrt_multi_EA2AD_2C8BD (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, dst_fmt_i, tag_i, aux_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, aux_o, out_valid_o, out_ready_i, busy_o);
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  wire _000_;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  wire _002_;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  wire _003_;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  wire _004_;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  wire _005_;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  wire _006_;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  wire _007_;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  wire _008_;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  wire _009_;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  wire _010_;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  wire _011_;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  wire _012_;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  wire _013_;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  wire _014_;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  wire _015_;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  wire _016_;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  wire _017_;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  wire _018_;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  wire _019_;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  wire _020_;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  wire _021_;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  wire _022_;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  wire _023_;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  wire _024_;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  wire _025_;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  wire _026_;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  wire _027_;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  wire _028_;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  wire _029_;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  wire _030_;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  wire _031_;
  (* src = "Vortex_axi_fpu.v:32432.2-32514.5" *)
  wire _032_;
  (* src = "Vortex_axi_fpu.v:32432.2-32514.5" *)
  wire [1:0] _033_;
  (* src = "Vortex_axi_fpu.v:32432.2-32514.5" *)
  wire _034_;
  (* src = "Vortex_axi_fpu.v:32432.2-32514.5" *)
  wire _035_;
  (* src = "Vortex_axi_fpu.v:32432.2-32514.5" *)
  wire _036_;
  (* src = "Vortex_axi_fpu.v:32432.2-32514.5" *)
  wire _037_;
  (* src = "Vortex_axi_fpu.v:32432.2-32514.5" *)
  wire [1:0] _038_;
  (* src = "Vortex_axi_fpu.v:32432.2-32514.5" *)
  wire _039_;
  (* src = "Vortex_axi_fpu.v:32432.2-32514.5" *)
  wire _040_;
  (* src = "Vortex_axi_fpu.v:32432.2-32514.5" *)
  wire [1:0] _041_;
  (* src = "Vortex_axi_fpu.v:32432.2-32514.5" *)
  wire _042_;
  (* src = "Vortex_axi_fpu.v:32432.2-32514.5" *)
  wire [1:0] _043_;
  (* src = "Vortex_axi_fpu.v:32432.2-32514.5" *)
  wire [1:0] _044_;
  (* src = "Vortex_axi_fpu.v:32432.2-32514.5" *)
  wire [1:0] _045_;
  (* src = "Vortex_axi_fpu.v:32426.23-32426.64" *)
  wire _046_;
  (* src = "Vortex_axi_fpu.v:32426.22-32426.76" *)
  wire _047_;
  (* src = "Vortex_axi_fpu.v:32428.24-32428.65" *)
  wire _048_;
  (* src = "Vortex_axi_fpu.v:32428.23-32428.77" *)
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  (* src = "Vortex_axi_fpu.v:32426.37-32426.63" *)
  wire _087_;
  (* src = "Vortex_axi_fpu.v:32451.9-32451.33" *)
  wire _088_;
  (* src = "Vortex_axi_fpu.v:32428.38-32428.64" *)
  wire _089_;
  (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *)
  wire _090_;
  (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *)
  wire _091_;
  (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *)
  wire _092_;
  (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *)
  wire _093_;
  (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *)
  wire _094_;
  (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *)
  wire _095_;
  (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *)
  wire _096_;
  (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *)
  wire _097_;
  (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *)
  wire _098_;
  (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *)
  wire _099_;
  (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *)
  wire _100_;
  (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *)
  wire _101_;
  (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *)
  wire _102_;
  (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *)
  wire _103_;
  (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *)
  wire _104_;
  (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *)
  wire _105_;
  (* src = "Vortex_axi_fpu.v:32426.80-32426.88" *)
  wire _106_;
  (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *)
  wire _107_;
  (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *)
  wire _108_;
  (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *)
  wire _109_;
  (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *)
  wire _110_;
  (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *)
  wire _111_;
  (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *)
  wire _112_;
  (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *)
  wire _113_;
  (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *)
  wire _114_;
  (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *)
  wire _115_;
  (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *)
  wire _116_;
  (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *)
  wire _117_;
  (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *)
  wire _118_;
  (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *)
  wire _119_;
  (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *)
  wire _120_;
  (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *)
  wire _121_;
  (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *)
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *)
  wire _129_;
  (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *)
  wire _130_;
  (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *)
  wire _131_;
  (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *)
  wire _132_;
  (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *)
  wire _133_;
  (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *)
  wire _134_;
  (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *)
  wire _135_;
  (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *)
  wire _136_;
  (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *)
  wire _137_;
  (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *)
  wire _138_;
  (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *)
  wire _139_;
  (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *)
  wire _140_;
  (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *)
  wire _141_;
  (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *)
  wire _142_;
  (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *)
  wire _143_;
  (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *)
  wire _144_;
  (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *)
  wire _145_;
  (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *)
  wire _146_;
  (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *)
  wire _147_;
  (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *)
  wire _148_;
  (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *)
  wire _149_;
  (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *)
  wire _150_;
  (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *)
  wire _151_;
  (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *)
  wire _152_;
  (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *)
  wire _153_;
  (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *)
  wire _154_;
  (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *)
  wire _155_;
  (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *)
  wire _156_;
  (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *)
  wire _157_;
  (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *)
  wire _158_;
  (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *)
  wire _159_;
  (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *)
  wire _160_;
  (* src = "Vortex_axi_fpu.v:32189.38-32189.43" *)
  input [4:0] aux_i;
  wire [4:0] aux_i;
  (* src = "Vortex_axi_fpu.v:32206.39-32206.44" *)
  output [4:0] aux_o;
  reg [4:0] aux_o;
  (* src = "Vortex_axi_fpu.v:32212.14-32212.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:32170.13-32170.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:32415.6-32415.18" *)
  wire data_is_held;
  (* src = "Vortex_axi_fpu.v:32402.7-32402.16" *)
  wire div_valid;
  (* src = "Vortex_axi_fpu.v:32367.12-32367.23" *)
  wire [1:0] divsqrt_fmt;
  (* src = "Vortex_axi_fpu.v:32185.19-32185.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:32224.13-32224.22" *)
  reg [2:0] dst_fmt_q;
  (* src = "Vortex_axi_fpu.v:32202.14-32202.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:32195.13-32195.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:32286.9-32286.16" *)
  wire \gen_input_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32286.9-32286.16" *)
  wire \gen_input_pipeline[10].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32286.9-32286.16" *)
  wire \gen_input_pipeline[11].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32286.9-32286.16" *)
  wire \gen_input_pipeline[12].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32286.9-32286.16" *)
  wire \gen_input_pipeline[13].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32286.9-32286.16" *)
  wire \gen_input_pipeline[14].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32286.9-32286.16" *)
  wire \gen_input_pipeline[15].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32286.9-32286.16" *)
  wire \gen_input_pipeline[1].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32286.9-32286.16" *)
  wire \gen_input_pipeline[2].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32286.9-32286.16" *)
  wire \gen_input_pipeline[3].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32286.9-32286.16" *)
  wire \gen_input_pipeline[4].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32286.9-32286.16" *)
  wire \gen_input_pipeline[5].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32286.9-32286.16" *)
  wire \gen_input_pipeline[6].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32286.9-32286.16" *)
  wire \gen_input_pipeline[7].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32286.9-32286.16" *)
  wire \gen_input_pipeline[8].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32286.9-32286.16" *)
  wire \gen_input_pipeline[9].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32640.9-32640.16" *)
  wire \gen_output_pipeline[0].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32640.9-32640.16" *)
  wire \gen_output_pipeline[10].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32640.9-32640.16" *)
  wire \gen_output_pipeline[11].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32640.9-32640.16" *)
  wire \gen_output_pipeline[12].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32640.9-32640.16" *)
  wire \gen_output_pipeline[13].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32640.9-32640.16" *)
  wire \gen_output_pipeline[14].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32640.9-32640.16" *)
  wire \gen_output_pipeline[15].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32640.9-32640.16" *)
  wire \gen_output_pipeline[1].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32640.9-32640.16" *)
  wire \gen_output_pipeline[2].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32640.9-32640.16" *)
  wire \gen_output_pipeline[3].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32640.9-32640.16" *)
  wire \gen_output_pipeline[4].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32640.9-32640.16" *)
  wire \gen_output_pipeline[5].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32640.9-32640.16" *)
  wire \gen_output_pipeline[6].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32640.9-32640.16" *)
  wire \gen_output_pipeline[7].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32640.9-32640.16" *)
  wire \gen_output_pipeline[8].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32640.9-32640.16" *)
  wire \gen_output_pipeline[9].reg_ena ;
  (* src = "Vortex_axi_fpu.v:32561.20-32561.33" *)
  reg [31:0] held_result_q;
  (* src = "Vortex_axi_fpu.v:32564.12-32564.25" *)
  reg [4:0] held_status_q;
  (* src = "Vortex_axi_fpu.v:32413.6-32413.17" *)
  wire hold_result;
  (* src = "Vortex_axi_fpu.v:32400.6-32400.14" *)
  wire in_ready;
  (* src = "Vortex_axi_fpu.v:32193.14-32193.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:32191.13-32191.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:32226.7-32226.17" *)
  reg in_valid_q;
  (* src = "Vortex_axi_fpu.v:32238.216-32238.230" *)
  wire [84:0] inp_pipe_aux_q;
  (* src = "Vortex_axi_fpu.v:32234.248-32234.266" *)
  wire [50:0] inp_pipe_dst_fmt_q;
  (* src = "Vortex_axi_fpu.v:32232.220-32232.233" *)
  wire [67:0] inp_pipe_op_q;
  (* src = "Vortex_axi_fpu.v:32228.1006-32228.1025" *)
  wire [1087:0] inp_pipe_operands_q;
  (* src = "Vortex_axi_fpu.v:32242.24-32242.38" *)
  wire [0:16] inp_pipe_ready;
  (* src = "Vortex_axi_fpu.v:32230.156-32230.175" *)
  wire [50:0] inp_pipe_rnd_mode_q;
  (* src = "Vortex_axi_fpu.v:32236.23-32236.37" *)
  wire [0:16] inp_pipe_tag_q;
  (* src = "Vortex_axi_fpu.v:32240.23-32240.39" *)
  wire [0:16] inp_pipe_valid_q;
  (* src = "Vortex_axi_fpu.v:32176.19-32176.29" *)
  input [9:0] is_boxed_i;
  wire [9:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:32183.19-32183.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:32222.13-32222.17" *)
  reg [3:0] op_q;
  (* src = "Vortex_axi_fpu.v:32408.7-32408.18" *)
  wire op_starting;
  (* src = "Vortex_axi_fpu.v:32174.33-32174.43" *)
  input [63:0] operands_i;
  wire [63:0] operands_i;
  (* src = "Vortex_axi_fpu.v:32218.27-32218.37" *)
  reg [63:0] operands_q;
  (* src = "Vortex_axi_fpu.v:32609.216-32609.230" *)
  wire [84:0] out_pipe_aux_q;
  (* src = "Vortex_axi_fpu.v:32613.24-32613.38" *)
  wire [0:16] out_pipe_ready;
  (* src = "Vortex_axi_fpu.v:32603.172-32603.189" *)
  wire [543:0] out_pipe_result_q;
  (* src = "Vortex_axi_fpu.v:32605.156-32605.173" *)
  wire [84:0] out_pipe_status_q;
  (* src = "Vortex_axi_fpu.v:32607.23-32607.37" *)
  wire [0:16] out_pipe_tag_q;
  (* src = "Vortex_axi_fpu.v:32611.23-32611.39" *)
  wire [0:16] out_pipe_valid_q;
  (* src = "Vortex_axi_fpu.v:32411.7-32411.16" *)
  wire out_ready;
  (* src = "Vortex_axi_fpu.v:32210.13-32210.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:32410.6-32410.15" *)
  wire out_valid;
  (* src = "Vortex_axi_fpu.v:32208.14-32208.25" *)
  output out_valid_o;
  reg out_valid_o;
  (* src = "Vortex_axi_fpu.v:32529.31-32529.43" *)
  reg [4:0] result_aux_q;
  (* src = "Vortex_axi_fpu.v:32595.21-32595.29" *)
  wire [31:0] result_d;
  (* src = "Vortex_axi_fpu.v:32197.28-32197.36" *)
  output [31:0] result_o;
  reg [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:32527.6-32527.18" *)
  reg result_tag_q;
  (* src = "Vortex_axi_fpu.v:32179.19-32179.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:32220.13-32220.23" *)
  reg [2:0] rnd_mode_q;
  (* src = "Vortex_axi_fpu.v:32172.13-32172.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:32403.7-32403.17" *)
  wire sqrt_valid;
  (* src = "Vortex_axi_fpu.v:32422.12-32422.19" *)
  wire [1:0] state_d;
  (* src = "Vortex_axi_fpu.v:32421.12-32421.19" *)
  reg [1:0] state_q;
  (* src = "Vortex_axi_fpu.v:32597.13-32597.21" *)
  wire [4:0] status_d;
  (* src = "Vortex_axi_fpu.v:32200.20-32200.28" *)
  output [4:0] status_o;
  reg [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:32187.13-32187.18" *)
  input tag_i;
  wire tag_i;
  (* src = "Vortex_axi_fpu.v:32204.14-32204.19" *)
  output tag_o;
  reg tag_o;
  (* src = "Vortex_axi_fpu.v:32417.6-32417.15" *)
  wire unit_busy;
  (* src = "Vortex_axi_fpu.v:32406.7-32406.16" *)
  wire unit_done;
  (* src = "Vortex_axi_fpu.v:32405.7-32405.17" *)
  wire unit_ready;
  (* src = "Vortex_axi_fpu.v:32558.14-32558.25" *)
  (* unused_bits = "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] unit_result;
  (* src = "Vortex_axi_fpu.v:32563.13-32563.24" *)
  wire [4:0] unit_status;
  assign \gen_input_pipeline[0].reg_ena  = in_ready_o & (* src = "Vortex_axi_fpu.v:32299.21-32299.60" *) in_valid_i;
  assign \gen_input_pipeline[1].reg_ena  = inp_pipe_ready[1] & (* src = "Vortex_axi_fpu.v:32299.21-32299.60" *) inp_pipe_valid_q[1];
  assign \gen_input_pipeline[2].reg_ena  = inp_pipe_ready[2] & (* src = "Vortex_axi_fpu.v:32299.21-32299.60" *) inp_pipe_valid_q[2];
  assign \gen_input_pipeline[3].reg_ena  = inp_pipe_ready[3] & (* src = "Vortex_axi_fpu.v:32299.21-32299.60" *) inp_pipe_valid_q[3];
  assign \gen_input_pipeline[4].reg_ena  = inp_pipe_ready[4] & (* src = "Vortex_axi_fpu.v:32299.21-32299.60" *) inp_pipe_valid_q[4];
  assign \gen_input_pipeline[5].reg_ena  = inp_pipe_ready[5] & (* src = "Vortex_axi_fpu.v:32299.21-32299.60" *) inp_pipe_valid_q[5];
  assign \gen_input_pipeline[6].reg_ena  = inp_pipe_ready[6] & (* src = "Vortex_axi_fpu.v:32299.21-32299.60" *) inp_pipe_valid_q[6];
  assign \gen_input_pipeline[7].reg_ena  = inp_pipe_ready[7] & (* src = "Vortex_axi_fpu.v:32299.21-32299.60" *) inp_pipe_valid_q[7];
  assign \gen_input_pipeline[8].reg_ena  = inp_pipe_ready[8] & (* src = "Vortex_axi_fpu.v:32299.21-32299.60" *) inp_pipe_valid_q[8];
  assign \gen_input_pipeline[9].reg_ena  = inp_pipe_ready[9] & (* src = "Vortex_axi_fpu.v:32299.21-32299.60" *) inp_pipe_valid_q[9];
  assign \gen_input_pipeline[10].reg_ena  = inp_pipe_ready[10] & (* src = "Vortex_axi_fpu.v:32299.21-32299.60" *) inp_pipe_valid_q[10];
  assign \gen_input_pipeline[11].reg_ena  = inp_pipe_ready[11] & (* src = "Vortex_axi_fpu.v:32299.21-32299.60" *) inp_pipe_valid_q[11];
  assign \gen_input_pipeline[12].reg_ena  = inp_pipe_ready[12] & (* src = "Vortex_axi_fpu.v:32299.21-32299.60" *) inp_pipe_valid_q[12];
  assign \gen_input_pipeline[13].reg_ena  = inp_pipe_ready[13] & (* src = "Vortex_axi_fpu.v:32299.21-32299.60" *) inp_pipe_valid_q[13];
  assign \gen_input_pipeline[14].reg_ena  = inp_pipe_ready[14] & (* src = "Vortex_axi_fpu.v:32299.21-32299.60" *) inp_pipe_valid_q[14];
  assign \gen_input_pipeline[15].reg_ena  = inp_pipe_ready[15] & (* src = "Vortex_axi_fpu.v:32299.21-32299.60" *) inp_pipe_valid_q[15];
  assign _046_ = in_valid_q & (* src = "Vortex_axi_fpu.v:32426.23-32426.64" *) _087_;
  assign _047_ = _046_ & (* src = "Vortex_axi_fpu.v:32426.22-32426.76" *) in_ready;
  assign div_valid = _047_ & (* src = "Vortex_axi_fpu.v:32426.21-32426.88" *) _106_;
  assign _048_ = in_valid_q & (* src = "Vortex_axi_fpu.v:32428.24-32428.65" *) _089_;
  assign _049_ = _048_ & (* src = "Vortex_axi_fpu.v:32428.23-32428.77" *) in_ready;
  assign sqrt_valid = _049_ & (* src = "Vortex_axi_fpu.v:32428.22-32428.89" *) _106_;
  assign \gen_output_pipeline[0].reg_ena  = out_ready & (* src = "Vortex_axi_fpu.v:32653.21-32653.60" *) out_valid;
  assign \gen_output_pipeline[1].reg_ena  = out_pipe_ready[1] & (* src = "Vortex_axi_fpu.v:32653.21-32653.60" *) out_pipe_valid_q[1];
  assign \gen_output_pipeline[2].reg_ena  = out_pipe_ready[2] & (* src = "Vortex_axi_fpu.v:32653.21-32653.60" *) out_pipe_valid_q[2];
  assign \gen_output_pipeline[3].reg_ena  = out_pipe_ready[3] & (* src = "Vortex_axi_fpu.v:32653.21-32653.60" *) out_pipe_valid_q[3];
  assign \gen_output_pipeline[4].reg_ena  = out_pipe_ready[4] & (* src = "Vortex_axi_fpu.v:32653.21-32653.60" *) out_pipe_valid_q[4];
  assign \gen_output_pipeline[5].reg_ena  = out_pipe_ready[5] & (* src = "Vortex_axi_fpu.v:32653.21-32653.60" *) out_pipe_valid_q[5];
  assign \gen_output_pipeline[6].reg_ena  = out_pipe_ready[6] & (* src = "Vortex_axi_fpu.v:32653.21-32653.60" *) out_pipe_valid_q[6];
  assign \gen_output_pipeline[7].reg_ena  = out_pipe_ready[7] & (* src = "Vortex_axi_fpu.v:32653.21-32653.60" *) out_pipe_valid_q[7];
  assign \gen_output_pipeline[8].reg_ena  = out_pipe_ready[8] & (* src = "Vortex_axi_fpu.v:32653.21-32653.60" *) out_pipe_valid_q[8];
  assign \gen_output_pipeline[9].reg_ena  = out_pipe_ready[9] & (* src = "Vortex_axi_fpu.v:32653.21-32653.60" *) out_pipe_valid_q[9];
  assign \gen_output_pipeline[10].reg_ena  = out_pipe_ready[10] & (* src = "Vortex_axi_fpu.v:32653.21-32653.60" *) out_pipe_valid_q[10];
  assign \gen_output_pipeline[11].reg_ena  = out_pipe_ready[11] & (* src = "Vortex_axi_fpu.v:32653.21-32653.60" *) out_pipe_valid_q[11];
  assign \gen_output_pipeline[12].reg_ena  = out_pipe_ready[12] & (* src = "Vortex_axi_fpu.v:32653.21-32653.60" *) out_pipe_valid_q[12];
  assign \gen_output_pipeline[13].reg_ena  = out_pipe_ready[13] & (* src = "Vortex_axi_fpu.v:32653.21-32653.60" *) out_pipe_valid_q[13];
  assign \gen_output_pipeline[14].reg_ena  = out_pipe_ready[14] & (* src = "Vortex_axi_fpu.v:32653.21-32653.60" *) out_pipe_valid_q[14];
  assign \gen_output_pipeline[15].reg_ena  = out_pipe_ready[15] & (* src = "Vortex_axi_fpu.v:32653.21-32653.60" *) out_pipe_valid_q[15];
  (* src = "Vortex_axi_fpu.v:32516.2-32523.23" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) state_q <= 2'h0;
    else if (_085_) state_q <= state_d;
  (* src = "Vortex_axi_fpu.v:32540.2-32547.80" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) result_tag_q <= 1'h0;
    else if (op_starting) result_tag_q <= inp_pipe_tag_q[16];
  (* src = "Vortex_axi_fpu.v:32549.2-32556.169" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) result_aux_q <= 5'h00;
    else if (op_starting) result_aux_q <= inp_pipe_aux_q[4:0];
  (* src = "Vortex_axi_fpu.v:32587.2-32589.68" *)
  always @(posedge clk_i)
    if (hold_result) held_result_q <= unit_result[31:0];
  reg \inp_pipe_valid_q_reg[13] ;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[13]  <= 1'h0;
    else if (_053_) \inp_pipe_valid_q_reg[13]  <= _004_;
  assign inp_pipe_valid_q[3] = \inp_pipe_valid_q_reg[13] ;
  reg [3:0] _204_;
  (* src = "Vortex_axi_fpu.v:32319.4-32326.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _204_ <= 4'h0;
    else if (\gen_input_pipeline[1].reg_ena ) _204_ <= inp_pipe_op_q[63:60];
  assign inp_pipe_op_q[59:56] = _204_;
  reg [3:0] _205_;
  (* src = "Vortex_axi_fpu.v:32319.4-32326.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _205_ <= 4'h0;
    else if (\gen_input_pipeline[2].reg_ena ) _205_ <= inp_pipe_op_q[59:56];
  assign inp_pipe_op_q[55:52] = _205_;
  reg [2:0] _206_;
  (* src = "Vortex_axi_fpu.v:32310.4-32317.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _206_ <= 3'h0;
    else if (\gen_input_pipeline[1].reg_ena ) _206_ <= inp_pipe_rnd_mode_q[47:45];
  assign inp_pipe_rnd_mode_q[44:42] = _206_;
  reg [2:0] _207_;
  (* src = "Vortex_axi_fpu.v:32328.4-32335.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _207_ <= 3'h0;
    else if (\gen_input_pipeline[1].reg_ena ) _207_ <= inp_pipe_dst_fmt_q[47:45];
  assign inp_pipe_dst_fmt_q[44:42] = _207_;
  (* src = "Vortex_axi_fpu.v:32591.2-32593.64" *)
  always @(posedge clk_i)
    if (hold_result) held_status_q <= unit_status;
  reg [63:0] _209_;
  (* src = "Vortex_axi_fpu.v:32301.4-32308.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _209_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[1].reg_ena ) _209_ <= inp_pipe_operands_q[1023:960];
  assign inp_pipe_operands_q[959:896] = _209_;
  reg \inp_pipe_valid_q_reg[14] ;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[14]  <= 1'h0;
    else if (_054_) \inp_pipe_valid_q_reg[14]  <= _005_;
  assign inp_pipe_valid_q[2] = \inp_pipe_valid_q_reg[14] ;
  reg [4:0] _211_;
  (* src = "Vortex_axi_fpu.v:32346.4-32353.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _211_ <= 5'h00;
    else if (\gen_input_pipeline[0].reg_ena ) _211_ <= aux_i;
  assign inp_pipe_aux_q[79:75] = _211_;
  reg \inp_pipe_tag_q_reg[15] ;
  (* src = "Vortex_axi_fpu.v:32337.4-32344.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[15]  <= 1'h0;
    else if (\gen_input_pipeline[0].reg_ena ) \inp_pipe_tag_q_reg[15]  <= tag_i;
  assign inp_pipe_tag_q[1] = \inp_pipe_tag_q_reg[15] ;
  reg [2:0] _213_;
  (* src = "Vortex_axi_fpu.v:32328.4-32335.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _213_ <= 3'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _213_ <= dst_fmt_i;
  assign inp_pipe_dst_fmt_q[47:45] = _213_;
  reg [3:0] _214_;
  (* src = "Vortex_axi_fpu.v:32319.4-32326.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _214_ <= 4'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _214_ <= op_i;
  assign inp_pipe_op_q[63:60] = _214_;
  reg [2:0] _215_;
  (* src = "Vortex_axi_fpu.v:32310.4-32317.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _215_ <= 3'h0;
    else if (\gen_input_pipeline[0].reg_ena ) _215_ <= rnd_mode_i;
  assign inp_pipe_rnd_mode_q[47:45] = _215_;
  reg [63:0] _216_;
  (* src = "Vortex_axi_fpu.v:32301.4-32308.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _216_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[0].reg_ena ) _216_ <= operands_i;
  assign inp_pipe_operands_q[1023:960] = _216_;
  reg \inp_pipe_valid_q_reg[15] ;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[15]  <= 1'h0;
    else if (_055_) \inp_pipe_valid_q_reg[15]  <= _006_;
  assign inp_pipe_valid_q[1] = \inp_pipe_valid_q_reg[15] ;
  (* src = "Vortex_axi_fpu.v:32682.4-32689.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) aux_o <= 5'h00;
    else if (\gen_output_pipeline[15].reg_ena ) aux_o <= out_pipe_aux_q[9:5];
  (* src = "Vortex_axi_fpu.v:32673.4-32680.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) tag_o <= 1'h0;
    else if (\gen_output_pipeline[15].reg_ena ) tag_o <= out_pipe_tag_q[15];
  (* src = "Vortex_axi_fpu.v:32664.4-32671.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) status_o <= 5'h00;
    else if (\gen_output_pipeline[15].reg_ena ) status_o <= out_pipe_status_q[9:5];
  (* src = "Vortex_axi_fpu.v:32655.4-32662.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) result_o <= 32'd0;
    else if (\gen_output_pipeline[15].reg_ena ) result_o <= out_pipe_result_q[63:32];
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) out_valid_o <= 1'h0;
    else if (_056_) out_valid_o <= _016_;
  reg [4:0] _223_;
  (* src = "Vortex_axi_fpu.v:32682.4-32689.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _223_ <= 5'h00;
    else if (\gen_output_pipeline[14].reg_ena ) _223_ <= out_pipe_aux_q[14:10];
  assign out_pipe_aux_q[9:5] = _223_;
  reg \out_pipe_tag_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:32673.4-32680.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_tag_q_reg[1]  <= 1'h0;
    else if (\gen_output_pipeline[14].reg_ena ) \out_pipe_tag_q_reg[1]  <= out_pipe_tag_q[14];
  assign out_pipe_tag_q[15] = \out_pipe_tag_q_reg[1] ;
  reg [4:0] _225_;
  (* src = "Vortex_axi_fpu.v:32664.4-32671.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _225_ <= 5'h00;
    else if (\gen_output_pipeline[14].reg_ena ) _225_ <= out_pipe_status_q[14:10];
  assign out_pipe_status_q[9:5] = _225_;
  reg [31:0] _226_;
  (* src = "Vortex_axi_fpu.v:32655.4-32662.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _226_ <= 32'd0;
    else if (\gen_output_pipeline[14].reg_ena ) _226_ <= out_pipe_result_q[95:64];
  assign out_pipe_result_q[63:32] = _226_;
  reg \out_pipe_valid_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[1]  <= 1'h0;
    else if (_057_) \out_pipe_valid_q_reg[1]  <= _023_;
  assign out_pipe_valid_q[15] = \out_pipe_valid_q_reg[1] ;
  reg [4:0] _228_;
  (* src = "Vortex_axi_fpu.v:32682.4-32689.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _228_ <= 5'h00;
    else if (\gen_output_pipeline[13].reg_ena ) _228_ <= out_pipe_aux_q[19:15];
  assign out_pipe_aux_q[14:10] = _228_;
  reg \out_pipe_tag_q_reg[2] ;
  (* src = "Vortex_axi_fpu.v:32673.4-32680.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_tag_q_reg[2]  <= 1'h0;
    else if (\gen_output_pipeline[13].reg_ena ) \out_pipe_tag_q_reg[2]  <= out_pipe_tag_q[13];
  assign out_pipe_tag_q[14] = \out_pipe_tag_q_reg[2] ;
  reg [4:0] _230_;
  (* src = "Vortex_axi_fpu.v:32664.4-32671.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _230_ <= 5'h00;
    else if (\gen_output_pipeline[13].reg_ena ) _230_ <= out_pipe_status_q[19:15];
  assign out_pipe_status_q[14:10] = _230_;
  reg [31:0] _231_;
  (* src = "Vortex_axi_fpu.v:32655.4-32662.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _231_ <= 32'd0;
    else if (\gen_output_pipeline[13].reg_ena ) _231_ <= out_pipe_result_q[127:96];
  assign out_pipe_result_q[95:64] = _231_;
  reg \out_pipe_valid_q_reg[2] ;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[2]  <= 1'h0;
    else if (_058_) \out_pipe_valid_q_reg[2]  <= _024_;
  assign out_pipe_valid_q[14] = \out_pipe_valid_q_reg[2] ;
  reg [4:0] _233_;
  (* src = "Vortex_axi_fpu.v:32682.4-32689.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _233_ <= 5'h00;
    else if (\gen_output_pipeline[12].reg_ena ) _233_ <= out_pipe_aux_q[24:20];
  assign out_pipe_aux_q[19:15] = _233_;
  reg \out_pipe_tag_q_reg[3] ;
  (* src = "Vortex_axi_fpu.v:32673.4-32680.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_tag_q_reg[3]  <= 1'h0;
    else if (\gen_output_pipeline[12].reg_ena ) \out_pipe_tag_q_reg[3]  <= out_pipe_tag_q[12];
  assign out_pipe_tag_q[13] = \out_pipe_tag_q_reg[3] ;
  reg [4:0] _235_;
  (* src = "Vortex_axi_fpu.v:32664.4-32671.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _235_ <= 5'h00;
    else if (\gen_output_pipeline[12].reg_ena ) _235_ <= out_pipe_status_q[24:20];
  assign out_pipe_status_q[19:15] = _235_;
  reg [31:0] _236_;
  (* src = "Vortex_axi_fpu.v:32655.4-32662.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _236_ <= 32'd0;
    else if (\gen_output_pipeline[12].reg_ena ) _236_ <= out_pipe_result_q[159:128];
  assign out_pipe_result_q[127:96] = _236_;
  reg \out_pipe_valid_q_reg[3] ;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[3]  <= 1'h0;
    else if (_059_) \out_pipe_valid_q_reg[3]  <= _025_;
  assign out_pipe_valid_q[13] = \out_pipe_valid_q_reg[3] ;
  reg [4:0] _238_;
  (* src = "Vortex_axi_fpu.v:32682.4-32689.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _238_ <= 5'h00;
    else if (\gen_output_pipeline[11].reg_ena ) _238_ <= out_pipe_aux_q[29:25];
  assign out_pipe_aux_q[24:20] = _238_;
  reg \out_pipe_tag_q_reg[4] ;
  (* src = "Vortex_axi_fpu.v:32673.4-32680.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_tag_q_reg[4]  <= 1'h0;
    else if (\gen_output_pipeline[11].reg_ena ) \out_pipe_tag_q_reg[4]  <= out_pipe_tag_q[11];
  assign out_pipe_tag_q[12] = \out_pipe_tag_q_reg[4] ;
  reg [4:0] _240_;
  (* src = "Vortex_axi_fpu.v:32664.4-32671.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _240_ <= 5'h00;
    else if (\gen_output_pipeline[11].reg_ena ) _240_ <= out_pipe_status_q[29:25];
  assign out_pipe_status_q[24:20] = _240_;
  reg [31:0] _241_;
  (* src = "Vortex_axi_fpu.v:32655.4-32662.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _241_ <= 32'd0;
    else if (\gen_output_pipeline[11].reg_ena ) _241_ <= out_pipe_result_q[191:160];
  assign out_pipe_result_q[159:128] = _241_;
  reg \out_pipe_valid_q_reg[4] ;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[4]  <= 1'h0;
    else if (_060_) \out_pipe_valid_q_reg[4]  <= _026_;
  assign out_pipe_valid_q[12] = \out_pipe_valid_q_reg[4] ;
  reg [4:0] _243_;
  (* src = "Vortex_axi_fpu.v:32682.4-32689.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _243_ <= 5'h00;
    else if (\gen_output_pipeline[10].reg_ena ) _243_ <= out_pipe_aux_q[34:30];
  assign out_pipe_aux_q[29:25] = _243_;
  reg \out_pipe_tag_q_reg[5] ;
  (* src = "Vortex_axi_fpu.v:32673.4-32680.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_tag_q_reg[5]  <= 1'h0;
    else if (\gen_output_pipeline[10].reg_ena ) \out_pipe_tag_q_reg[5]  <= out_pipe_tag_q[10];
  assign out_pipe_tag_q[11] = \out_pipe_tag_q_reg[5] ;
  reg [4:0] _245_;
  (* src = "Vortex_axi_fpu.v:32664.4-32671.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _245_ <= 5'h00;
    else if (\gen_output_pipeline[10].reg_ena ) _245_ <= out_pipe_status_q[34:30];
  assign out_pipe_status_q[29:25] = _245_;
  reg [31:0] _246_;
  (* src = "Vortex_axi_fpu.v:32655.4-32662.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _246_ <= 32'd0;
    else if (\gen_output_pipeline[10].reg_ena ) _246_ <= out_pipe_result_q[223:192];
  assign out_pipe_result_q[191:160] = _246_;
  reg \out_pipe_valid_q_reg[5] ;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[5]  <= 1'h0;
    else if (_061_) \out_pipe_valid_q_reg[5]  <= _027_;
  assign out_pipe_valid_q[11] = \out_pipe_valid_q_reg[5] ;
  reg [4:0] _248_;
  (* src = "Vortex_axi_fpu.v:32682.4-32689.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _248_ <= 5'h00;
    else if (\gen_output_pipeline[9].reg_ena ) _248_ <= out_pipe_aux_q[39:35];
  assign out_pipe_aux_q[34:30] = _248_;
  reg \out_pipe_tag_q_reg[6] ;
  (* src = "Vortex_axi_fpu.v:32673.4-32680.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_tag_q_reg[6]  <= 1'h0;
    else if (\gen_output_pipeline[9].reg_ena ) \out_pipe_tag_q_reg[6]  <= out_pipe_tag_q[9];
  assign out_pipe_tag_q[10] = \out_pipe_tag_q_reg[6] ;
  reg [4:0] _250_;
  (* src = "Vortex_axi_fpu.v:32664.4-32671.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _250_ <= 5'h00;
    else if (\gen_output_pipeline[9].reg_ena ) _250_ <= out_pipe_status_q[39:35];
  assign out_pipe_status_q[34:30] = _250_;
  reg [31:0] _251_;
  (* src = "Vortex_axi_fpu.v:32655.4-32662.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _251_ <= 32'd0;
    else if (\gen_output_pipeline[9].reg_ena ) _251_ <= out_pipe_result_q[255:224];
  assign out_pipe_result_q[223:192] = _251_;
  reg \out_pipe_valid_q_reg[6] ;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[6]  <= 1'h0;
    else if (_062_) \out_pipe_valid_q_reg[6]  <= _028_;
  assign out_pipe_valid_q[10] = \out_pipe_valid_q_reg[6] ;
  reg [4:0] _253_;
  (* src = "Vortex_axi_fpu.v:32682.4-32689.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _253_ <= 5'h00;
    else if (\gen_output_pipeline[8].reg_ena ) _253_ <= out_pipe_aux_q[44:40];
  assign out_pipe_aux_q[39:35] = _253_;
  reg \out_pipe_tag_q_reg[7] ;
  (* src = "Vortex_axi_fpu.v:32673.4-32680.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_tag_q_reg[7]  <= 1'h0;
    else if (\gen_output_pipeline[8].reg_ena ) \out_pipe_tag_q_reg[7]  <= out_pipe_tag_q[8];
  assign out_pipe_tag_q[9] = \out_pipe_tag_q_reg[7] ;
  reg [4:0] _255_;
  (* src = "Vortex_axi_fpu.v:32664.4-32671.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _255_ <= 5'h00;
    else if (\gen_output_pipeline[8].reg_ena ) _255_ <= out_pipe_status_q[44:40];
  assign out_pipe_status_q[39:35] = _255_;
  reg [31:0] _256_;
  (* src = "Vortex_axi_fpu.v:32655.4-32662.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _256_ <= 32'd0;
    else if (\gen_output_pipeline[8].reg_ena ) _256_ <= out_pipe_result_q[287:256];
  assign out_pipe_result_q[255:224] = _256_;
  reg \out_pipe_valid_q_reg[7] ;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[7]  <= 1'h0;
    else if (_063_) \out_pipe_valid_q_reg[7]  <= _029_;
  assign out_pipe_valid_q[9] = \out_pipe_valid_q_reg[7] ;
  reg [4:0] _258_;
  (* src = "Vortex_axi_fpu.v:32682.4-32689.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _258_ <= 5'h00;
    else if (\gen_output_pipeline[7].reg_ena ) _258_ <= out_pipe_aux_q[49:45];
  assign out_pipe_aux_q[44:40] = _258_;
  reg \out_pipe_tag_q_reg[8] ;
  (* src = "Vortex_axi_fpu.v:32673.4-32680.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_tag_q_reg[8]  <= 1'h0;
    else if (\gen_output_pipeline[7].reg_ena ) \out_pipe_tag_q_reg[8]  <= out_pipe_tag_q[7];
  assign out_pipe_tag_q[8] = \out_pipe_tag_q_reg[8] ;
  reg [4:0] _260_;
  (* src = "Vortex_axi_fpu.v:32664.4-32671.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _260_ <= 5'h00;
    else if (\gen_output_pipeline[7].reg_ena ) _260_ <= out_pipe_status_q[49:45];
  assign out_pipe_status_q[44:40] = _260_;
  reg [31:0] _261_;
  (* src = "Vortex_axi_fpu.v:32655.4-32662.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _261_ <= 32'd0;
    else if (\gen_output_pipeline[7].reg_ena ) _261_ <= out_pipe_result_q[319:288];
  assign out_pipe_result_q[287:256] = _261_;
  reg \out_pipe_valid_q_reg[8] ;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[8]  <= 1'h0;
    else if (_064_) \out_pipe_valid_q_reg[8]  <= _030_;
  assign out_pipe_valid_q[8] = \out_pipe_valid_q_reg[8] ;
  reg [4:0] _263_;
  (* src = "Vortex_axi_fpu.v:32682.4-32689.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _263_ <= 5'h00;
    else if (\gen_output_pipeline[6].reg_ena ) _263_ <= out_pipe_aux_q[54:50];
  assign out_pipe_aux_q[49:45] = _263_;
  reg \out_pipe_tag_q_reg[9] ;
  (* src = "Vortex_axi_fpu.v:32673.4-32680.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_tag_q_reg[9]  <= 1'h0;
    else if (\gen_output_pipeline[6].reg_ena ) \out_pipe_tag_q_reg[9]  <= out_pipe_tag_q[6];
  assign out_pipe_tag_q[7] = \out_pipe_tag_q_reg[9] ;
  reg [4:0] _265_;
  (* src = "Vortex_axi_fpu.v:32664.4-32671.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _265_ <= 5'h00;
    else if (\gen_output_pipeline[6].reg_ena ) _265_ <= out_pipe_status_q[54:50];
  assign out_pipe_status_q[49:45] = _265_;
  reg [31:0] _266_;
  (* src = "Vortex_axi_fpu.v:32655.4-32662.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _266_ <= 32'd0;
    else if (\gen_output_pipeline[6].reg_ena ) _266_ <= out_pipe_result_q[351:320];
  assign out_pipe_result_q[319:288] = _266_;
  reg \out_pipe_valid_q_reg[9] ;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[9]  <= 1'h0;
    else if (_065_) \out_pipe_valid_q_reg[9]  <= _031_;
  assign out_pipe_valid_q[7] = \out_pipe_valid_q_reg[9] ;
  reg [4:0] _268_;
  (* src = "Vortex_axi_fpu.v:32682.4-32689.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _268_ <= 5'h00;
    else if (\gen_output_pipeline[5].reg_ena ) _268_ <= out_pipe_aux_q[59:55];
  assign out_pipe_aux_q[54:50] = _268_;
  reg \out_pipe_tag_q_reg[10] ;
  (* src = "Vortex_axi_fpu.v:32673.4-32680.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_tag_q_reg[10]  <= 1'h0;
    else if (\gen_output_pipeline[5].reg_ena ) \out_pipe_tag_q_reg[10]  <= out_pipe_tag_q[5];
  assign out_pipe_tag_q[6] = \out_pipe_tag_q_reg[10] ;
  reg [4:0] _270_;
  (* src = "Vortex_axi_fpu.v:32664.4-32671.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _270_ <= 5'h00;
    else if (\gen_output_pipeline[5].reg_ena ) _270_ <= out_pipe_status_q[59:55];
  assign out_pipe_status_q[54:50] = _270_;
  reg [31:0] _271_;
  (* src = "Vortex_axi_fpu.v:32655.4-32662.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _271_ <= 32'd0;
    else if (\gen_output_pipeline[5].reg_ena ) _271_ <= out_pipe_result_q[383:352];
  assign out_pipe_result_q[351:320] = _271_;
  reg \out_pipe_valid_q_reg[10] ;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[10]  <= 1'h0;
    else if (_066_) \out_pipe_valid_q_reg[10]  <= _017_;
  assign out_pipe_valid_q[6] = \out_pipe_valid_q_reg[10] ;
  reg [4:0] _273_;
  (* src = "Vortex_axi_fpu.v:32682.4-32689.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _273_ <= 5'h00;
    else if (\gen_output_pipeline[4].reg_ena ) _273_ <= out_pipe_aux_q[64:60];
  assign out_pipe_aux_q[59:55] = _273_;
  reg \out_pipe_tag_q_reg[11] ;
  (* src = "Vortex_axi_fpu.v:32673.4-32680.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_tag_q_reg[11]  <= 1'h0;
    else if (\gen_output_pipeline[4].reg_ena ) \out_pipe_tag_q_reg[11]  <= out_pipe_tag_q[4];
  assign out_pipe_tag_q[5] = \out_pipe_tag_q_reg[11] ;
  reg [4:0] _275_;
  (* src = "Vortex_axi_fpu.v:32664.4-32671.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _275_ <= 5'h00;
    else if (\gen_output_pipeline[4].reg_ena ) _275_ <= out_pipe_status_q[64:60];
  assign out_pipe_status_q[59:55] = _275_;
  reg [31:0] _276_;
  (* src = "Vortex_axi_fpu.v:32655.4-32662.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _276_ <= 32'd0;
    else if (\gen_output_pipeline[4].reg_ena ) _276_ <= out_pipe_result_q[415:384];
  assign out_pipe_result_q[383:352] = _276_;
  reg \out_pipe_valid_q_reg[11] ;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[11]  <= 1'h0;
    else if (_067_) \out_pipe_valid_q_reg[11]  <= _018_;
  assign out_pipe_valid_q[5] = \out_pipe_valid_q_reg[11] ;
  reg [4:0] _278_;
  (* src = "Vortex_axi_fpu.v:32682.4-32689.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _278_ <= 5'h00;
    else if (\gen_output_pipeline[3].reg_ena ) _278_ <= out_pipe_aux_q[69:65];
  assign out_pipe_aux_q[64:60] = _278_;
  reg \out_pipe_tag_q_reg[12] ;
  (* src = "Vortex_axi_fpu.v:32673.4-32680.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_tag_q_reg[12]  <= 1'h0;
    else if (\gen_output_pipeline[3].reg_ena ) \out_pipe_tag_q_reg[12]  <= out_pipe_tag_q[3];
  assign out_pipe_tag_q[4] = \out_pipe_tag_q_reg[12] ;
  reg [4:0] _280_;
  (* src = "Vortex_axi_fpu.v:32664.4-32671.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _280_ <= 5'h00;
    else if (\gen_output_pipeline[3].reg_ena ) _280_ <= out_pipe_status_q[69:65];
  assign out_pipe_status_q[64:60] = _280_;
  reg [31:0] _281_;
  (* src = "Vortex_axi_fpu.v:32655.4-32662.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _281_ <= 32'd0;
    else if (\gen_output_pipeline[3].reg_ena ) _281_ <= out_pipe_result_q[447:416];
  assign out_pipe_result_q[415:384] = _281_;
  reg \out_pipe_valid_q_reg[12] ;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[12]  <= 1'h0;
    else if (_068_) \out_pipe_valid_q_reg[12]  <= _019_;
  assign out_pipe_valid_q[4] = \out_pipe_valid_q_reg[12] ;
  reg [4:0] _283_;
  (* src = "Vortex_axi_fpu.v:32682.4-32689.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _283_ <= 5'h00;
    else if (\gen_output_pipeline[2].reg_ena ) _283_ <= out_pipe_aux_q[74:70];
  assign out_pipe_aux_q[69:65] = _283_;
  reg \out_pipe_tag_q_reg[13] ;
  (* src = "Vortex_axi_fpu.v:32673.4-32680.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_tag_q_reg[13]  <= 1'h0;
    else if (\gen_output_pipeline[2].reg_ena ) \out_pipe_tag_q_reg[13]  <= out_pipe_tag_q[2];
  assign out_pipe_tag_q[3] = \out_pipe_tag_q_reg[13] ;
  reg [4:0] _285_;
  (* src = "Vortex_axi_fpu.v:32664.4-32671.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _285_ <= 5'h00;
    else if (\gen_output_pipeline[2].reg_ena ) _285_ <= out_pipe_status_q[74:70];
  assign out_pipe_status_q[69:65] = _285_;
  reg [31:0] _286_;
  (* src = "Vortex_axi_fpu.v:32655.4-32662.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _286_ <= 32'd0;
    else if (\gen_output_pipeline[2].reg_ena ) _286_ <= out_pipe_result_q[479:448];
  assign out_pipe_result_q[447:416] = _286_;
  reg \out_pipe_valid_q_reg[13] ;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[13]  <= 1'h0;
    else if (_069_) \out_pipe_valid_q_reg[13]  <= _020_;
  assign out_pipe_valid_q[3] = \out_pipe_valid_q_reg[13] ;
  reg [4:0] _288_;
  (* src = "Vortex_axi_fpu.v:32682.4-32689.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _288_ <= 5'h00;
    else if (\gen_output_pipeline[1].reg_ena ) _288_ <= out_pipe_aux_q[79:75];
  assign out_pipe_aux_q[74:70] = _288_;
  reg \out_pipe_tag_q_reg[14] ;
  (* src = "Vortex_axi_fpu.v:32673.4-32680.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_tag_q_reg[14]  <= 1'h0;
    else if (\gen_output_pipeline[1].reg_ena ) \out_pipe_tag_q_reg[14]  <= out_pipe_tag_q[1];
  assign out_pipe_tag_q[2] = \out_pipe_tag_q_reg[14] ;
  reg [4:0] _290_;
  (* src = "Vortex_axi_fpu.v:32664.4-32671.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _290_ <= 5'h00;
    else if (\gen_output_pipeline[1].reg_ena ) _290_ <= out_pipe_status_q[79:75];
  assign out_pipe_status_q[74:70] = _290_;
  reg [31:0] _291_;
  (* src = "Vortex_axi_fpu.v:32655.4-32662.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _291_ <= 32'd0;
    else if (\gen_output_pipeline[1].reg_ena ) _291_ <= out_pipe_result_q[511:480];
  assign out_pipe_result_q[479:448] = _291_;
  reg \out_pipe_valid_q_reg[14] ;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[14]  <= 1'h0;
    else if (_070_) \out_pipe_valid_q_reg[14]  <= _021_;
  assign out_pipe_valid_q[2] = \out_pipe_valid_q_reg[14] ;
  reg [4:0] _293_;
  (* src = "Vortex_axi_fpu.v:32682.4-32689.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _293_ <= 5'h00;
    else if (\gen_output_pipeline[0].reg_ena ) _293_ <= result_aux_q;
  assign out_pipe_aux_q[79:75] = _293_;
  reg \out_pipe_tag_q_reg[15] ;
  (* src = "Vortex_axi_fpu.v:32673.4-32680.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_tag_q_reg[15]  <= 1'h0;
    else if (\gen_output_pipeline[0].reg_ena ) \out_pipe_tag_q_reg[15]  <= result_tag_q;
  assign out_pipe_tag_q[1] = \out_pipe_tag_q_reg[15] ;
  reg [4:0] _295_;
  (* src = "Vortex_axi_fpu.v:32664.4-32671.250" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _295_ <= 5'h00;
    else if (\gen_output_pipeline[0].reg_ena ) _295_ <= status_d;
  assign out_pipe_status_q[79:75] = _295_;
  reg [31:0] _296_;
  (* src = "Vortex_axi_fpu.v:32655.4-32662.274" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _296_ <= 32'd0;
    else if (\gen_output_pipeline[0].reg_ena ) _296_ <= result_d;
  assign out_pipe_result_q[511:480] = _296_;
  reg \out_pipe_valid_q_reg[15] ;
  (* src = "Vortex_axi_fpu.v:32644.4-32651.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \out_pipe_valid_q_reg[15]  <= 1'h0;
    else if (_071_) \out_pipe_valid_q_reg[15]  <= _022_;
  assign out_pipe_valid_q[1] = \out_pipe_valid_q_reg[15] ;
  reg [4:0] _298_;
  (* src = "Vortex_axi_fpu.v:32346.4-32353.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _298_ <= 5'h00;
    else if (\gen_input_pipeline[15].reg_ena ) _298_ <= inp_pipe_aux_q[9:5];
  assign inp_pipe_aux_q[4:0] = _298_;
  reg \inp_pipe_tag_q_reg[0] ;
  (* src = "Vortex_axi_fpu.v:32337.4-32344.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[0]  <= 1'h0;
    else if (\gen_input_pipeline[15].reg_ena ) \inp_pipe_tag_q_reg[0]  <= inp_pipe_tag_q[15];
  assign inp_pipe_tag_q[16] = \inp_pipe_tag_q_reg[0] ;
  (* src = "Vortex_axi_fpu.v:32328.4-32335.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) dst_fmt_q <= 3'h0;
    else if (\gen_input_pipeline[15].reg_ena ) dst_fmt_q <= inp_pipe_dst_fmt_q[5:3];
  (* src = "Vortex_axi_fpu.v:32319.4-32326.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) op_q <= 4'h0;
    else if (\gen_input_pipeline[15].reg_ena ) op_q <= inp_pipe_op_q[7:4];
  (* src = "Vortex_axi_fpu.v:32310.4-32317.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rnd_mode_q <= 3'h0;
    else if (\gen_input_pipeline[15].reg_ena ) rnd_mode_q <= inp_pipe_rnd_mode_q[5:3];
  (* src = "Vortex_axi_fpu.v:32301.4-32308.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) operands_q <= 64'h0000000000000000;
    else if (\gen_input_pipeline[15].reg_ena ) operands_q <= inp_pipe_operands_q[127:64];
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) in_valid_q <= 1'h0;
    else if (_072_) in_valid_q <= _000_;
  reg [4:0] _305_;
  (* src = "Vortex_axi_fpu.v:32346.4-32353.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _305_ <= 5'h00;
    else if (\gen_input_pipeline[14].reg_ena ) _305_ <= inp_pipe_aux_q[14:10];
  assign inp_pipe_aux_q[9:5] = _305_;
  reg \inp_pipe_tag_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:32337.4-32344.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[1]  <= 1'h0;
    else if (\gen_input_pipeline[14].reg_ena ) \inp_pipe_tag_q_reg[1]  <= inp_pipe_tag_q[14];
  assign inp_pipe_tag_q[15] = \inp_pipe_tag_q_reg[1] ;
  reg [2:0] _307_;
  (* src = "Vortex_axi_fpu.v:32328.4-32335.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _307_ <= 3'h0;
    else if (\gen_input_pipeline[14].reg_ena ) _307_ <= inp_pipe_dst_fmt_q[8:6];
  assign inp_pipe_dst_fmt_q[5:3] = _307_;
  reg [3:0] _308_;
  (* src = "Vortex_axi_fpu.v:32319.4-32326.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _308_ <= 4'h0;
    else if (\gen_input_pipeline[14].reg_ena ) _308_ <= inp_pipe_op_q[11:8];
  assign inp_pipe_op_q[7:4] = _308_;
  reg [2:0] _309_;
  (* src = "Vortex_axi_fpu.v:32310.4-32317.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _309_ <= 3'h0;
    else if (\gen_input_pipeline[14].reg_ena ) _309_ <= inp_pipe_rnd_mode_q[8:6];
  assign inp_pipe_rnd_mode_q[5:3] = _309_;
  reg [63:0] _310_;
  (* src = "Vortex_axi_fpu.v:32301.4-32308.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _310_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[14].reg_ena ) _310_ <= inp_pipe_operands_q[191:128];
  assign inp_pipe_operands_q[127:64] = _310_;
  reg \inp_pipe_valid_q_reg[1] ;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[1]  <= 1'h0;
    else if (_073_) \inp_pipe_valid_q_reg[1]  <= _007_;
  assign inp_pipe_valid_q[15] = \inp_pipe_valid_q_reg[1] ;
  reg [4:0] _312_;
  (* src = "Vortex_axi_fpu.v:32346.4-32353.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _312_ <= 5'h00;
    else if (\gen_input_pipeline[13].reg_ena ) _312_ <= inp_pipe_aux_q[19:15];
  assign inp_pipe_aux_q[14:10] = _312_;
  reg \inp_pipe_tag_q_reg[2] ;
  (* src = "Vortex_axi_fpu.v:32337.4-32344.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[2]  <= 1'h0;
    else if (\gen_input_pipeline[13].reg_ena ) \inp_pipe_tag_q_reg[2]  <= inp_pipe_tag_q[13];
  assign inp_pipe_tag_q[14] = \inp_pipe_tag_q_reg[2] ;
  reg [2:0] _314_;
  (* src = "Vortex_axi_fpu.v:32328.4-32335.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _314_ <= 3'h0;
    else if (\gen_input_pipeline[13].reg_ena ) _314_ <= inp_pipe_dst_fmt_q[11:9];
  assign inp_pipe_dst_fmt_q[8:6] = _314_;
  reg [3:0] _315_;
  (* src = "Vortex_axi_fpu.v:32319.4-32326.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _315_ <= 4'h0;
    else if (\gen_input_pipeline[13].reg_ena ) _315_ <= inp_pipe_op_q[15:12];
  assign inp_pipe_op_q[11:8] = _315_;
  reg [2:0] _316_;
  (* src = "Vortex_axi_fpu.v:32310.4-32317.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _316_ <= 3'h0;
    else if (\gen_input_pipeline[13].reg_ena ) _316_ <= inp_pipe_rnd_mode_q[11:9];
  assign inp_pipe_rnd_mode_q[8:6] = _316_;
  reg [63:0] _317_;
  (* src = "Vortex_axi_fpu.v:32301.4-32308.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _317_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[13].reg_ena ) _317_ <= inp_pipe_operands_q[255:192];
  assign inp_pipe_operands_q[191:128] = _317_;
  reg \inp_pipe_valid_q_reg[2] ;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[2]  <= 1'h0;
    else if (_074_) \inp_pipe_valid_q_reg[2]  <= _008_;
  assign inp_pipe_valid_q[14] = \inp_pipe_valid_q_reg[2] ;
  reg [4:0] _319_;
  (* src = "Vortex_axi_fpu.v:32346.4-32353.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _319_ <= 5'h00;
    else if (\gen_input_pipeline[12].reg_ena ) _319_ <= inp_pipe_aux_q[24:20];
  assign inp_pipe_aux_q[19:15] = _319_;
  reg \inp_pipe_tag_q_reg[3] ;
  (* src = "Vortex_axi_fpu.v:32337.4-32344.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[3]  <= 1'h0;
    else if (\gen_input_pipeline[12].reg_ena ) \inp_pipe_tag_q_reg[3]  <= inp_pipe_tag_q[12];
  assign inp_pipe_tag_q[13] = \inp_pipe_tag_q_reg[3] ;
  reg [2:0] _321_;
  (* src = "Vortex_axi_fpu.v:32328.4-32335.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _321_ <= 3'h0;
    else if (\gen_input_pipeline[12].reg_ena ) _321_ <= inp_pipe_dst_fmt_q[14:12];
  assign inp_pipe_dst_fmt_q[11:9] = _321_;
  reg [3:0] _322_;
  (* src = "Vortex_axi_fpu.v:32319.4-32326.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _322_ <= 4'h0;
    else if (\gen_input_pipeline[12].reg_ena ) _322_ <= inp_pipe_op_q[19:16];
  assign inp_pipe_op_q[15:12] = _322_;
  reg [2:0] _323_;
  (* src = "Vortex_axi_fpu.v:32310.4-32317.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _323_ <= 3'h0;
    else if (\gen_input_pipeline[12].reg_ena ) _323_ <= inp_pipe_rnd_mode_q[14:12];
  assign inp_pipe_rnd_mode_q[11:9] = _323_;
  reg [63:0] _324_;
  (* src = "Vortex_axi_fpu.v:32301.4-32308.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _324_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[12].reg_ena ) _324_ <= inp_pipe_operands_q[319:256];
  assign inp_pipe_operands_q[255:192] = _324_;
  reg \inp_pipe_valid_q_reg[3] ;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[3]  <= 1'h0;
    else if (_075_) \inp_pipe_valid_q_reg[3]  <= _009_;
  assign inp_pipe_valid_q[13] = \inp_pipe_valid_q_reg[3] ;
  reg [4:0] _326_;
  (* src = "Vortex_axi_fpu.v:32346.4-32353.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _326_ <= 5'h00;
    else if (\gen_input_pipeline[11].reg_ena ) _326_ <= inp_pipe_aux_q[29:25];
  assign inp_pipe_aux_q[24:20] = _326_;
  reg \inp_pipe_tag_q_reg[4] ;
  (* src = "Vortex_axi_fpu.v:32337.4-32344.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[4]  <= 1'h0;
    else if (\gen_input_pipeline[11].reg_ena ) \inp_pipe_tag_q_reg[4]  <= inp_pipe_tag_q[11];
  assign inp_pipe_tag_q[12] = \inp_pipe_tag_q_reg[4] ;
  reg [2:0] _328_;
  (* src = "Vortex_axi_fpu.v:32328.4-32335.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _328_ <= 3'h0;
    else if (\gen_input_pipeline[11].reg_ena ) _328_ <= inp_pipe_dst_fmt_q[17:15];
  assign inp_pipe_dst_fmt_q[14:12] = _328_;
  reg [3:0] _329_;
  (* src = "Vortex_axi_fpu.v:32319.4-32326.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _329_ <= 4'h0;
    else if (\gen_input_pipeline[11].reg_ena ) _329_ <= inp_pipe_op_q[23:20];
  assign inp_pipe_op_q[19:16] = _329_;
  reg [2:0] _330_;
  (* src = "Vortex_axi_fpu.v:32310.4-32317.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _330_ <= 3'h0;
    else if (\gen_input_pipeline[11].reg_ena ) _330_ <= inp_pipe_rnd_mode_q[17:15];
  assign inp_pipe_rnd_mode_q[14:12] = _330_;
  reg [63:0] _331_;
  (* src = "Vortex_axi_fpu.v:32301.4-32308.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _331_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[11].reg_ena ) _331_ <= inp_pipe_operands_q[383:320];
  assign inp_pipe_operands_q[319:256] = _331_;
  reg \inp_pipe_valid_q_reg[4] ;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[4]  <= 1'h0;
    else if (_076_) \inp_pipe_valid_q_reg[4]  <= _010_;
  assign inp_pipe_valid_q[12] = \inp_pipe_valid_q_reg[4] ;
  reg [4:0] _333_;
  (* src = "Vortex_axi_fpu.v:32346.4-32353.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _333_ <= 5'h00;
    else if (\gen_input_pipeline[10].reg_ena ) _333_ <= inp_pipe_aux_q[34:30];
  assign inp_pipe_aux_q[29:25] = _333_;
  reg \inp_pipe_tag_q_reg[5] ;
  (* src = "Vortex_axi_fpu.v:32337.4-32344.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[5]  <= 1'h0;
    else if (\gen_input_pipeline[10].reg_ena ) \inp_pipe_tag_q_reg[5]  <= inp_pipe_tag_q[10];
  assign inp_pipe_tag_q[11] = \inp_pipe_tag_q_reg[5] ;
  reg [2:0] _335_;
  (* src = "Vortex_axi_fpu.v:32328.4-32335.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _335_ <= 3'h0;
    else if (\gen_input_pipeline[10].reg_ena ) _335_ <= inp_pipe_dst_fmt_q[20:18];
  assign inp_pipe_dst_fmt_q[17:15] = _335_;
  reg [3:0] _336_;
  (* src = "Vortex_axi_fpu.v:32319.4-32326.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _336_ <= 4'h0;
    else if (\gen_input_pipeline[10].reg_ena ) _336_ <= inp_pipe_op_q[27:24];
  assign inp_pipe_op_q[23:20] = _336_;
  reg [2:0] _337_;
  (* src = "Vortex_axi_fpu.v:32310.4-32317.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _337_ <= 3'h0;
    else if (\gen_input_pipeline[10].reg_ena ) _337_ <= inp_pipe_rnd_mode_q[20:18];
  assign inp_pipe_rnd_mode_q[17:15] = _337_;
  reg [63:0] _338_;
  (* src = "Vortex_axi_fpu.v:32301.4-32308.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _338_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[10].reg_ena ) _338_ <= inp_pipe_operands_q[447:384];
  assign inp_pipe_operands_q[383:320] = _338_;
  reg \inp_pipe_valid_q_reg[5] ;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[5]  <= 1'h0;
    else if (_077_) \inp_pipe_valid_q_reg[5]  <= _011_;
  assign inp_pipe_valid_q[11] = \inp_pipe_valid_q_reg[5] ;
  reg [4:0] _340_;
  (* src = "Vortex_axi_fpu.v:32346.4-32353.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _340_ <= 5'h00;
    else if (\gen_input_pipeline[9].reg_ena ) _340_ <= inp_pipe_aux_q[39:35];
  assign inp_pipe_aux_q[34:30] = _340_;
  reg \inp_pipe_tag_q_reg[6] ;
  (* src = "Vortex_axi_fpu.v:32337.4-32344.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[6]  <= 1'h0;
    else if (\gen_input_pipeline[9].reg_ena ) \inp_pipe_tag_q_reg[6]  <= inp_pipe_tag_q[9];
  assign inp_pipe_tag_q[10] = \inp_pipe_tag_q_reg[6] ;
  reg [2:0] _342_;
  (* src = "Vortex_axi_fpu.v:32328.4-32335.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _342_ <= 3'h0;
    else if (\gen_input_pipeline[9].reg_ena ) _342_ <= inp_pipe_dst_fmt_q[23:21];
  assign inp_pipe_dst_fmt_q[20:18] = _342_;
  reg [3:0] _343_;
  (* src = "Vortex_axi_fpu.v:32319.4-32326.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _343_ <= 4'h0;
    else if (\gen_input_pipeline[9].reg_ena ) _343_ <= inp_pipe_op_q[31:28];
  assign inp_pipe_op_q[27:24] = _343_;
  reg [2:0] _344_;
  (* src = "Vortex_axi_fpu.v:32310.4-32317.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _344_ <= 3'h0;
    else if (\gen_input_pipeline[9].reg_ena ) _344_ <= inp_pipe_rnd_mode_q[23:21];
  assign inp_pipe_rnd_mode_q[20:18] = _344_;
  reg [63:0] _345_;
  (* src = "Vortex_axi_fpu.v:32301.4-32308.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _345_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[9].reg_ena ) _345_ <= inp_pipe_operands_q[511:448];
  assign inp_pipe_operands_q[447:384] = _345_;
  reg \inp_pipe_valid_q_reg[6] ;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[6]  <= 1'h0;
    else if (_078_) \inp_pipe_valid_q_reg[6]  <= _012_;
  assign inp_pipe_valid_q[10] = \inp_pipe_valid_q_reg[6] ;
  reg [4:0] _347_;
  (* src = "Vortex_axi_fpu.v:32346.4-32353.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _347_ <= 5'h00;
    else if (\gen_input_pipeline[8].reg_ena ) _347_ <= inp_pipe_aux_q[44:40];
  assign inp_pipe_aux_q[39:35] = _347_;
  reg \inp_pipe_tag_q_reg[7] ;
  (* src = "Vortex_axi_fpu.v:32337.4-32344.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[7]  <= 1'h0;
    else if (\gen_input_pipeline[8].reg_ena ) \inp_pipe_tag_q_reg[7]  <= inp_pipe_tag_q[8];
  assign inp_pipe_tag_q[9] = \inp_pipe_tag_q_reg[7] ;
  reg [2:0] _349_;
  (* src = "Vortex_axi_fpu.v:32328.4-32335.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _349_ <= 3'h0;
    else if (\gen_input_pipeline[8].reg_ena ) _349_ <= inp_pipe_dst_fmt_q[26:24];
  assign inp_pipe_dst_fmt_q[23:21] = _349_;
  reg [3:0] _350_;
  (* src = "Vortex_axi_fpu.v:32319.4-32326.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _350_ <= 4'h0;
    else if (\gen_input_pipeline[8].reg_ena ) _350_ <= inp_pipe_op_q[35:32];
  assign inp_pipe_op_q[31:28] = _350_;
  reg [2:0] _351_;
  (* src = "Vortex_axi_fpu.v:32310.4-32317.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _351_ <= 3'h0;
    else if (\gen_input_pipeline[8].reg_ena ) _351_ <= inp_pipe_rnd_mode_q[26:24];
  assign inp_pipe_rnd_mode_q[23:21] = _351_;
  reg [63:0] _352_;
  (* src = "Vortex_axi_fpu.v:32301.4-32308.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _352_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[8].reg_ena ) _352_ <= inp_pipe_operands_q[575:512];
  assign inp_pipe_operands_q[511:448] = _352_;
  reg \inp_pipe_valid_q_reg[7] ;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[7]  <= 1'h0;
    else if (_079_) \inp_pipe_valid_q_reg[7]  <= _013_;
  assign inp_pipe_valid_q[9] = \inp_pipe_valid_q_reg[7] ;
  reg [4:0] _354_;
  (* src = "Vortex_axi_fpu.v:32346.4-32353.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _354_ <= 5'h00;
    else if (\gen_input_pipeline[7].reg_ena ) _354_ <= inp_pipe_aux_q[49:45];
  assign inp_pipe_aux_q[44:40] = _354_;
  reg \inp_pipe_tag_q_reg[8] ;
  (* src = "Vortex_axi_fpu.v:32337.4-32344.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[8]  <= 1'h0;
    else if (\gen_input_pipeline[7].reg_ena ) \inp_pipe_tag_q_reg[8]  <= inp_pipe_tag_q[7];
  assign inp_pipe_tag_q[8] = \inp_pipe_tag_q_reg[8] ;
  reg [2:0] _356_;
  (* src = "Vortex_axi_fpu.v:32328.4-32335.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _356_ <= 3'h0;
    else if (\gen_input_pipeline[7].reg_ena ) _356_ <= inp_pipe_dst_fmt_q[29:27];
  assign inp_pipe_dst_fmt_q[26:24] = _356_;
  reg [3:0] _357_;
  (* src = "Vortex_axi_fpu.v:32319.4-32326.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _357_ <= 4'h0;
    else if (\gen_input_pipeline[7].reg_ena ) _357_ <= inp_pipe_op_q[39:36];
  assign inp_pipe_op_q[35:32] = _357_;
  reg [2:0] _358_;
  (* src = "Vortex_axi_fpu.v:32310.4-32317.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _358_ <= 3'h0;
    else if (\gen_input_pipeline[7].reg_ena ) _358_ <= inp_pipe_rnd_mode_q[29:27];
  assign inp_pipe_rnd_mode_q[26:24] = _358_;
  reg [63:0] _359_;
  (* src = "Vortex_axi_fpu.v:32301.4-32308.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _359_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[7].reg_ena ) _359_ <= inp_pipe_operands_q[639:576];
  assign inp_pipe_operands_q[575:512] = _359_;
  reg \inp_pipe_valid_q_reg[8] ;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[8]  <= 1'h0;
    else if (_080_) \inp_pipe_valid_q_reg[8]  <= _014_;
  assign inp_pipe_valid_q[8] = \inp_pipe_valid_q_reg[8] ;
  reg [4:0] _361_;
  (* src = "Vortex_axi_fpu.v:32346.4-32353.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _361_ <= 5'h00;
    else if (\gen_input_pipeline[6].reg_ena ) _361_ <= inp_pipe_aux_q[54:50];
  assign inp_pipe_aux_q[49:45] = _361_;
  reg \inp_pipe_tag_q_reg[9] ;
  (* src = "Vortex_axi_fpu.v:32337.4-32344.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[9]  <= 1'h0;
    else if (\gen_input_pipeline[6].reg_ena ) \inp_pipe_tag_q_reg[9]  <= inp_pipe_tag_q[6];
  assign inp_pipe_tag_q[7] = \inp_pipe_tag_q_reg[9] ;
  reg [2:0] _363_;
  (* src = "Vortex_axi_fpu.v:32328.4-32335.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _363_ <= 3'h0;
    else if (\gen_input_pipeline[6].reg_ena ) _363_ <= inp_pipe_dst_fmt_q[32:30];
  assign inp_pipe_dst_fmt_q[29:27] = _363_;
  reg [3:0] _364_;
  (* src = "Vortex_axi_fpu.v:32319.4-32326.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _364_ <= 4'h0;
    else if (\gen_input_pipeline[6].reg_ena ) _364_ <= inp_pipe_op_q[43:40];
  assign inp_pipe_op_q[39:36] = _364_;
  reg [2:0] _365_;
  (* src = "Vortex_axi_fpu.v:32310.4-32317.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _365_ <= 3'h0;
    else if (\gen_input_pipeline[6].reg_ena ) _365_ <= inp_pipe_rnd_mode_q[32:30];
  assign inp_pipe_rnd_mode_q[29:27] = _365_;
  reg [63:0] _366_;
  (* src = "Vortex_axi_fpu.v:32301.4-32308.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _366_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[6].reg_ena ) _366_ <= inp_pipe_operands_q[703:640];
  assign inp_pipe_operands_q[639:576] = _366_;
  reg \inp_pipe_valid_q_reg[9] ;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[9]  <= 1'h0;
    else if (_081_) \inp_pipe_valid_q_reg[9]  <= _015_;
  assign inp_pipe_valid_q[7] = \inp_pipe_valid_q_reg[9] ;
  reg [4:0] _368_;
  (* src = "Vortex_axi_fpu.v:32346.4-32353.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _368_ <= 5'h00;
    else if (\gen_input_pipeline[5].reg_ena ) _368_ <= inp_pipe_aux_q[59:55];
  assign inp_pipe_aux_q[54:50] = _368_;
  reg \inp_pipe_tag_q_reg[10] ;
  (* src = "Vortex_axi_fpu.v:32337.4-32344.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[10]  <= 1'h0;
    else if (\gen_input_pipeline[5].reg_ena ) \inp_pipe_tag_q_reg[10]  <= inp_pipe_tag_q[5];
  assign inp_pipe_tag_q[6] = \inp_pipe_tag_q_reg[10] ;
  reg [2:0] _370_;
  (* src = "Vortex_axi_fpu.v:32328.4-32335.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _370_ <= 3'h0;
    else if (\gen_input_pipeline[5].reg_ena ) _370_ <= inp_pipe_dst_fmt_q[35:33];
  assign inp_pipe_dst_fmt_q[32:30] = _370_;
  reg [3:0] _371_;
  (* src = "Vortex_axi_fpu.v:32319.4-32326.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _371_ <= 4'h0;
    else if (\gen_input_pipeline[5].reg_ena ) _371_ <= inp_pipe_op_q[47:44];
  assign inp_pipe_op_q[43:40] = _371_;
  reg [2:0] _372_;
  (* src = "Vortex_axi_fpu.v:32310.4-32317.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _372_ <= 3'h0;
    else if (\gen_input_pipeline[5].reg_ena ) _372_ <= inp_pipe_rnd_mode_q[35:33];
  assign inp_pipe_rnd_mode_q[32:30] = _372_;
  reg [63:0] _373_;
  (* src = "Vortex_axi_fpu.v:32301.4-32308.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _373_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[5].reg_ena ) _373_ <= inp_pipe_operands_q[767:704];
  assign inp_pipe_operands_q[703:640] = _373_;
  reg \inp_pipe_valid_q_reg[10] ;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[10]  <= 1'h0;
    else if (_082_) \inp_pipe_valid_q_reg[10]  <= _001_;
  assign inp_pipe_valid_q[6] = \inp_pipe_valid_q_reg[10] ;
  reg [4:0] _375_;
  (* src = "Vortex_axi_fpu.v:32346.4-32353.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _375_ <= 5'h00;
    else if (\gen_input_pipeline[4].reg_ena ) _375_ <= inp_pipe_aux_q[64:60];
  assign inp_pipe_aux_q[59:55] = _375_;
  reg \inp_pipe_tag_q_reg[11] ;
  (* src = "Vortex_axi_fpu.v:32337.4-32344.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[11]  <= 1'h0;
    else if (\gen_input_pipeline[4].reg_ena ) \inp_pipe_tag_q_reg[11]  <= inp_pipe_tag_q[4];
  assign inp_pipe_tag_q[5] = \inp_pipe_tag_q_reg[11] ;
  reg [2:0] _377_;
  (* src = "Vortex_axi_fpu.v:32328.4-32335.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _377_ <= 3'h0;
    else if (\gen_input_pipeline[4].reg_ena ) _377_ <= inp_pipe_dst_fmt_q[38:36];
  assign inp_pipe_dst_fmt_q[35:33] = _377_;
  reg [3:0] _378_;
  (* src = "Vortex_axi_fpu.v:32319.4-32326.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _378_ <= 4'h0;
    else if (\gen_input_pipeline[4].reg_ena ) _378_ <= inp_pipe_op_q[51:48];
  assign inp_pipe_op_q[47:44] = _378_;
  reg [2:0] _379_;
  (* src = "Vortex_axi_fpu.v:32310.4-32317.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _379_ <= 3'h0;
    else if (\gen_input_pipeline[4].reg_ena ) _379_ <= inp_pipe_rnd_mode_q[38:36];
  assign inp_pipe_rnd_mode_q[35:33] = _379_;
  reg [63:0] _380_;
  (* src = "Vortex_axi_fpu.v:32301.4-32308.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _380_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[4].reg_ena ) _380_ <= inp_pipe_operands_q[831:768];
  assign inp_pipe_operands_q[767:704] = _380_;
  reg \inp_pipe_valid_q_reg[11] ;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[11]  <= 1'h0;
    else if (_083_) \inp_pipe_valid_q_reg[11]  <= _002_;
  assign inp_pipe_valid_q[5] = \inp_pipe_valid_q_reg[11] ;
  reg [4:0] _382_;
  (* src = "Vortex_axi_fpu.v:32346.4-32353.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _382_ <= 5'h00;
    else if (\gen_input_pipeline[3].reg_ena ) _382_ <= inp_pipe_aux_q[69:65];
  assign inp_pipe_aux_q[64:60] = _382_;
  reg \inp_pipe_tag_q_reg[12] ;
  (* src = "Vortex_axi_fpu.v:32337.4-32344.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[12]  <= 1'h0;
    else if (\gen_input_pipeline[3].reg_ena ) \inp_pipe_tag_q_reg[12]  <= inp_pipe_tag_q[3];
  assign inp_pipe_tag_q[4] = \inp_pipe_tag_q_reg[12] ;
  reg [2:0] _384_;
  (* src = "Vortex_axi_fpu.v:32328.4-32335.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _384_ <= 3'h0;
    else if (\gen_input_pipeline[3].reg_ena ) _384_ <= inp_pipe_dst_fmt_q[41:39];
  assign inp_pipe_dst_fmt_q[38:36] = _384_;
  reg [3:0] _385_;
  (* src = "Vortex_axi_fpu.v:32319.4-32326.334" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _385_ <= 4'h0;
    else if (\gen_input_pipeline[3].reg_ena ) _385_ <= inp_pipe_op_q[55:52];
  assign inp_pipe_op_q[51:48] = _385_;
  reg [2:0] _386_;
  (* src = "Vortex_axi_fpu.v:32310.4-32317.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _386_ <= 3'h0;
    else if (\gen_input_pipeline[3].reg_ena ) _386_ <= inp_pipe_rnd_mode_q[41:39];
  assign inp_pipe_rnd_mode_q[38:36] = _386_;
  reg \inp_pipe_tag_q_reg[14] ;
  (* src = "Vortex_axi_fpu.v:32337.4-32344.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[14]  <= 1'h0;
    else if (\gen_input_pipeline[1].reg_ena ) \inp_pipe_tag_q_reg[14]  <= inp_pipe_tag_q[1];
  assign inp_pipe_tag_q[2] = \inp_pipe_tag_q_reg[14] ;
  reg [63:0] _388_;
  (* src = "Vortex_axi_fpu.v:32301.4-32308.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _388_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[3].reg_ena ) _388_ <= inp_pipe_operands_q[895:832];
  assign inp_pipe_operands_q[831:768] = _388_;
  reg [2:0] _389_;
  (* src = "Vortex_axi_fpu.v:32310.4-32317.256" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _389_ <= 3'h0;
    else if (\gen_input_pipeline[2].reg_ena ) _389_ <= inp_pipe_rnd_mode_q[44:42];
  assign inp_pipe_rnd_mode_q[41:39] = _389_;
  reg \inp_pipe_valid_q_reg[12] ;
  (* src = "Vortex_axi_fpu.v:32290.4-32297.120" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_valid_q_reg[12]  <= 1'h0;
    else if (_084_) \inp_pipe_valid_q_reg[12]  <= _003_;
  assign inp_pipe_valid_q[4] = \inp_pipe_valid_q_reg[12] ;
  reg [4:0] _391_;
  (* src = "Vortex_axi_fpu.v:32346.4-32353.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _391_ <= 5'h00;
    else if (\gen_input_pipeline[1].reg_ena ) _391_ <= inp_pipe_aux_q[79:75];
  assign inp_pipe_aux_q[74:70] = _391_;
  reg [4:0] _392_;
  (* src = "Vortex_axi_fpu.v:32346.4-32353.331" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _392_ <= 5'h00;
    else if (\gen_input_pipeline[2].reg_ena ) _392_ <= inp_pipe_aux_q[74:70];
  assign inp_pipe_aux_q[69:65] = _392_;
  reg \inp_pipe_tag_q_reg[13] ;
  (* src = "Vortex_axi_fpu.v:32337.4-32344.85" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \inp_pipe_tag_q_reg[13]  <= 1'h0;
    else if (\gen_input_pipeline[2].reg_ena ) \inp_pipe_tag_q_reg[13]  <= inp_pipe_tag_q[2];
  assign inp_pipe_tag_q[3] = \inp_pipe_tag_q_reg[13] ;
  reg [63:0] _394_;
  (* src = "Vortex_axi_fpu.v:32301.4-32308.2698" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _394_ <= 64'h0000000000000000;
    else if (\gen_input_pipeline[2].reg_ena ) _394_ <= inp_pipe_operands_q[959:896];
  assign inp_pipe_operands_q[895:832] = _394_;
  reg [2:0] _395_;
  (* src = "Vortex_axi_fpu.v:32328.4-32335.391" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) _395_ <= 3'h0;
    else if (\gen_input_pipeline[2].reg_ena ) _395_ <= inp_pipe_dst_fmt_q[44:42];
  assign inp_pipe_dst_fmt_q[41:39] = _395_;
  assign _050_ = { _124_, unit_done, flush_i } != 3'h4;
  assign _051_ = { _125_, _088_, flush_i } != 3'h4;
  assign _052_ = { _123_, out_ready, flush_i } != 3'h4;
  assign _053_ = | { inp_pipe_ready[2], flush_i };
  assign _054_ = | { inp_pipe_ready[1], flush_i };
  assign _055_ = | { in_ready_o, flush_i };
  assign _056_ = | { out_pipe_ready[15], flush_i };
  assign _057_ = | { out_pipe_ready[14], flush_i };
  assign _058_ = | { out_pipe_ready[13], flush_i };
  assign _059_ = | { out_pipe_ready[12], flush_i };
  assign _060_ = | { out_pipe_ready[11], flush_i };
  assign _061_ = | { out_pipe_ready[10], flush_i };
  assign _062_ = | { out_pipe_ready[9], flush_i };
  assign _063_ = | { out_pipe_ready[8], flush_i };
  assign _064_ = | { out_pipe_ready[7], flush_i };
  assign _065_ = | { out_pipe_ready[6], flush_i };
  assign _066_ = | { out_pipe_ready[5], flush_i };
  assign _067_ = | { out_pipe_ready[4], flush_i };
  assign _068_ = | { out_pipe_ready[3], flush_i };
  assign _069_ = | { out_pipe_ready[2], flush_i };
  assign _070_ = | { out_pipe_ready[1], flush_i };
  assign _071_ = | { out_ready, flush_i };
  assign _072_ = | { inp_pipe_ready[15], flush_i };
  assign _073_ = | { inp_pipe_ready[14], flush_i };
  assign _074_ = | { inp_pipe_ready[13], flush_i };
  assign _075_ = | { inp_pipe_ready[12], flush_i };
  assign _076_ = | { inp_pipe_ready[11], flush_i };
  assign _077_ = | { inp_pipe_ready[10], flush_i };
  assign _078_ = | { inp_pipe_ready[9], flush_i };
  assign _079_ = | { inp_pipe_ready[8], flush_i };
  assign _080_ = | { inp_pipe_ready[7], flush_i };
  assign _081_ = | { inp_pipe_ready[6], flush_i };
  assign _082_ = | { inp_pipe_ready[5], flush_i };
  assign _083_ = | { inp_pipe_ready[4], flush_i };
  assign _084_ = | { inp_pipe_ready[3], flush_i };
  assign _085_ = & { _052_, _051_, _050_ };
  assign _086_ = | { _124_, _123_ };
  assign _087_ = op_q == (* src = "Vortex_axi_fpu.v:32426.37-32426.63" *) 4'h4;
  assign _088_ = in_valid_q && (* src = "Vortex_axi_fpu.v:32494.10-32494.34" *) unit_ready;
  assign _089_ = op_q != (* src = "Vortex_axi_fpu.v:32428.38-32428.64" *) 4'h4;
  assign _090_ = ~ (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *) inp_pipe_valid_q[1];
  assign _091_ = ~ (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *) inp_pipe_valid_q[2];
  assign _092_ = ~ (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *) inp_pipe_valid_q[3];
  assign _093_ = ~ (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *) inp_pipe_valid_q[4];
  assign _094_ = ~ (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *) inp_pipe_valid_q[5];
  assign _095_ = ~ (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *) inp_pipe_valid_q[6];
  assign _096_ = ~ (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *) inp_pipe_valid_q[7];
  assign _097_ = ~ (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *) inp_pipe_valid_q[8];
  assign _098_ = ~ (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *) inp_pipe_valid_q[9];
  assign _099_ = ~ (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *) inp_pipe_valid_q[10];
  assign _100_ = ~ (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *) inp_pipe_valid_q[11];
  assign _101_ = ~ (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *) inp_pipe_valid_q[12];
  assign _102_ = ~ (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *) inp_pipe_valid_q[13];
  assign _103_ = ~ (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *) inp_pipe_valid_q[14];
  assign _104_ = ~ (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *) inp_pipe_valid_q[15];
  assign _105_ = ~ (* src = "Vortex_axi_fpu.v:32288.55-32288.79" *) in_valid_q;
  assign _106_ = ~ (* src = "Vortex_axi_fpu.v:32428.81-32428.89" *) flush_i;
  assign _107_ = ~ (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *) out_pipe_valid_q[1];
  assign _108_ = ~ (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *) out_pipe_valid_q[2];
  assign _109_ = ~ (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *) out_pipe_valid_q[3];
  assign _110_ = ~ (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *) out_pipe_valid_q[4];
  assign _111_ = ~ (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *) out_pipe_valid_q[5];
  assign _112_ = ~ (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *) out_pipe_valid_q[6];
  assign _113_ = ~ (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *) out_pipe_valid_q[7];
  assign _114_ = ~ (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *) out_pipe_valid_q[8];
  assign _115_ = ~ (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *) out_pipe_valid_q[9];
  assign _116_ = ~ (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *) out_pipe_valid_q[10];
  assign _117_ = ~ (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *) out_pipe_valid_q[11];
  assign _118_ = ~ (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *) out_pipe_valid_q[12];
  assign _119_ = ~ (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *) out_pipe_valid_q[13];
  assign _120_ = ~ (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *) out_pipe_valid_q[14];
  assign _121_ = ~ (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *) out_pipe_valid_q[15];
  assign _122_ = ~ (* src = "Vortex_axi_fpu.v:32642.55-32642.79" *) out_valid_o;
  assign in_ready_o = inp_pipe_ready[1] | (* src = "Vortex_axi_fpu.v:32288.31-32288.79" *) _090_;
  assign inp_pipe_ready[1] = inp_pipe_ready[2] | (* src = "Vortex_axi_fpu.v:32288.31-32288.79" *) _091_;
  assign inp_pipe_ready[2] = inp_pipe_ready[3] | (* src = "Vortex_axi_fpu.v:32288.31-32288.79" *) _092_;
  assign inp_pipe_ready[3] = inp_pipe_ready[4] | (* src = "Vortex_axi_fpu.v:32288.31-32288.79" *) _093_;
  assign inp_pipe_ready[4] = inp_pipe_ready[5] | (* src = "Vortex_axi_fpu.v:32288.31-32288.79" *) _094_;
  assign inp_pipe_ready[5] = inp_pipe_ready[6] | (* src = "Vortex_axi_fpu.v:32288.31-32288.79" *) _095_;
  assign inp_pipe_ready[6] = inp_pipe_ready[7] | (* src = "Vortex_axi_fpu.v:32288.31-32288.79" *) _096_;
  assign inp_pipe_ready[7] = inp_pipe_ready[8] | (* src = "Vortex_axi_fpu.v:32288.31-32288.79" *) _097_;
  assign inp_pipe_ready[8] = inp_pipe_ready[9] | (* src = "Vortex_axi_fpu.v:32288.31-32288.79" *) _098_;
  assign inp_pipe_ready[9] = inp_pipe_ready[10] | (* src = "Vortex_axi_fpu.v:32288.31-32288.79" *) _099_;
  assign inp_pipe_ready[10] = inp_pipe_ready[11] | (* src = "Vortex_axi_fpu.v:32288.31-32288.79" *) _100_;
  assign inp_pipe_ready[11] = inp_pipe_ready[12] | (* src = "Vortex_axi_fpu.v:32288.31-32288.79" *) _101_;
  assign inp_pipe_ready[12] = inp_pipe_ready[13] | (* src = "Vortex_axi_fpu.v:32288.31-32288.79" *) _102_;
  assign inp_pipe_ready[13] = inp_pipe_ready[14] | (* src = "Vortex_axi_fpu.v:32288.31-32288.79" *) _103_;
  assign inp_pipe_ready[14] = inp_pipe_ready[15] | (* src = "Vortex_axi_fpu.v:32288.31-32288.79" *) _104_;
  assign inp_pipe_ready[15] = in_ready | (* src = "Vortex_axi_fpu.v:32288.31-32288.79" *) _105_;
  assign op_starting = div_valid | (* src = "Vortex_axi_fpu.v:32430.23-32430.45" *) sqrt_valid;
  assign out_ready = out_pipe_ready[1] | (* src = "Vortex_axi_fpu.v:32642.31-32642.79" *) _107_;
  assign out_pipe_ready[1] = out_pipe_ready[2] | (* src = "Vortex_axi_fpu.v:32642.31-32642.79" *) _108_;
  assign out_pipe_ready[2] = out_pipe_ready[3] | (* src = "Vortex_axi_fpu.v:32642.31-32642.79" *) _109_;
  assign out_pipe_ready[3] = out_pipe_ready[4] | (* src = "Vortex_axi_fpu.v:32642.31-32642.79" *) _110_;
  assign out_pipe_ready[4] = out_pipe_ready[5] | (* src = "Vortex_axi_fpu.v:32642.31-32642.79" *) _111_;
  assign out_pipe_ready[5] = out_pipe_ready[6] | (* src = "Vortex_axi_fpu.v:32642.31-32642.79" *) _112_;
  assign out_pipe_ready[6] = out_pipe_ready[7] | (* src = "Vortex_axi_fpu.v:32642.31-32642.79" *) _113_;
  assign out_pipe_ready[7] = out_pipe_ready[8] | (* src = "Vortex_axi_fpu.v:32642.31-32642.79" *) _114_;
  assign out_pipe_ready[8] = out_pipe_ready[9] | (* src = "Vortex_axi_fpu.v:32642.31-32642.79" *) _115_;
  assign out_pipe_ready[9] = out_pipe_ready[10] | (* src = "Vortex_axi_fpu.v:32642.31-32642.79" *) _116_;
  assign out_pipe_ready[10] = out_pipe_ready[11] | (* src = "Vortex_axi_fpu.v:32642.31-32642.79" *) _117_;
  assign out_pipe_ready[11] = out_pipe_ready[12] | (* src = "Vortex_axi_fpu.v:32642.31-32642.79" *) _118_;
  assign out_pipe_ready[12] = out_pipe_ready[13] | (* src = "Vortex_axi_fpu.v:32642.31-32642.79" *) _119_;
  assign out_pipe_ready[13] = out_pipe_ready[14] | (* src = "Vortex_axi_fpu.v:32642.31-32642.79" *) _120_;
  assign out_pipe_ready[14] = out_pipe_ready[15] | (* src = "Vortex_axi_fpu.v:32642.31-32642.79" *) _121_;
  assign out_pipe_ready[15] = out_ready_i | (* src = "Vortex_axi_fpu.v:32642.31-32642.79" *) _122_;
  assign state_d = flush_i ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32506.7-32506.14|Vortex_axi_fpu.v:32506.3-32513.6" *) 2'h0 : _033_;
  assign out_valid = flush_i ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32506.7-32506.14|Vortex_axi_fpu.v:32506.3-32513.6" *) 1'h0 : _032_;
  assign unit_busy = flush_i ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32506.7-32506.14|Vortex_axi_fpu.v:32506.3-32513.6" *) 1'h0 : _034_;
  assign _045_ = out_ready ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32490.9-32490.18|Vortex_axi_fpu.v:32490.5-32500.8" *) _044_ : 2'hx;
  assign _040_ = out_ready ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32490.9-32490.18|Vortex_axi_fpu.v:32490.5-32500.8" *) _042_ : 1'h0;
  assign _044_ = _088_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32467.11-32467.35|Vortex_axi_fpu.v:32467.7-32472.10" *) 2'h1 : 2'h0;
  assign _042_ = _088_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32467.11-32467.35|Vortex_axi_fpu.v:32467.7-32472.10" *) 1'h1 : 1'h0;
  assign _043_ = out_ready ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32463.10-32463.19|Vortex_axi_fpu.v:32463.6-32479.9" *) _044_ : 2'h2;
  assign _039_ = out_ready ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32463.10-32463.19|Vortex_axi_fpu.v:32463.6-32479.9" *) 1'h0 : 1'h1;
  assign _041_ = unit_done ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32459.9-32459.18|Vortex_axi_fpu.v:32459.5-32480.8" *) _043_ : 2'hx;
  assign _035_ = unit_done ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32459.9-32459.18|Vortex_axi_fpu.v:32459.5-32480.8" *) _039_ : 1'h0;
  assign _036_ = unit_done ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32459.9-32459.18|Vortex_axi_fpu.v:32459.5-32480.8" *) _040_ : 1'h0;
  assign _037_ = unit_done ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32459.9-32459.18|Vortex_axi_fpu.v:32459.5-32480.8" *) 1'h1 : 1'h0;
  assign _038_ = _088_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32451.9-32451.33|Vortex_axi_fpu.v:32451.5-32453.21" *) 2'h1 : 2'hx;
  function [1:0] _516_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:32446.3-32505.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _516_ = b[1:0];
      3'b?1?:
        _516_ = b[3:2];
      3'b1??:
        _516_ = b[5:4];
      default:
        _516_ = a;
    endcase
  endfunction
  assign _033_ = _516_(2'h0, { _038_, _041_, _045_ }, { _125_, _124_, _123_ });
  function [0:0] _517_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:32446.3-32505.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _517_ = b[0:0];
      3'b?1?:
        _517_ = b[1:1];
      3'b1??:
        _517_ = b[2:2];
      default:
        _517_ = a;
    endcase
  endfunction
  assign in_ready = _517_(1'h0, { 1'h1, _036_, _040_ }, { _125_, _124_, _123_ });
  assign _125_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:32446.3-32505.10" *) state_q;
  assign _034_ = _086_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:32446.3-32505.10" *) 1'h1 : 1'h0;
  assign data_is_held = _123_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:32446.3-32505.10" *) 1'h1 : 1'h0;
  assign hold_result = _124_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:32446.3-32505.10" *) _035_ : 1'h0;
  function [0:0] _522_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:32446.3-32505.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _522_ = b[0:0];
      2'b1?:
        _522_ = b[1:1];
      default:
        _522_ = a;
    endcase
  endfunction
  assign _032_ = _522_(1'h0, { _037_, 1'h1 }, { _124_, _123_ });
  assign _123_ = state_q == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:32446.3-32505.10" *) 2'h2;
  assign _124_ = state_q == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:32446.3-32505.10" *) 2'h1;
  function [1:0] _525_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:32375.3-32391.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _525_ = b[1:0];
      3'b?1?:
        _525_ = b[3:2];
      3'b1??:
        _525_ = b[5:4];
      default:
        _525_ = a;
    endcase
  endfunction
  assign divsqrt_fmt = _525_(2'h2, 6'h07, { _128_, _127_, _126_ });
  assign _126_ = dst_fmt_q == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:32375.3-32391.10" *) 3'h4;
  assign _127_ = dst_fmt_q == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:32375.3-32391.10" *) 3'h1;
  assign _128_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:32375.3-32391.10" *) dst_fmt_q;
  assign busy_o = | (* src = "Vortex_axi_fpu.v:32707.18-32707.66" *) { unit_busy, out_valid, out_pipe_valid_q[1:15], out_valid_o, inp_pipe_valid_q[1:15], in_valid_q, in_valid_i };
  assign _129_ = in_ready_o ? (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *) in_valid_i : 1'hx;
  assign _006_ = flush_i ? (* src = "Vortex_axi_fpu.v:32297.34-32297.118" *) 1'h0 : _129_;
  assign _130_ = inp_pipe_ready[1] ? (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *) inp_pipe_valid_q[1] : 1'hx;
  assign _005_ = flush_i ? (* src = "Vortex_axi_fpu.v:32297.34-32297.118" *) 1'h0 : _130_;
  assign _131_ = inp_pipe_ready[2] ? (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *) inp_pipe_valid_q[2] : 1'hx;
  assign _004_ = flush_i ? (* src = "Vortex_axi_fpu.v:32297.34-32297.118" *) 1'h0 : _131_;
  assign _132_ = inp_pipe_ready[3] ? (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *) inp_pipe_valid_q[3] : 1'hx;
  assign _003_ = flush_i ? (* src = "Vortex_axi_fpu.v:32297.34-32297.118" *) 1'h0 : _132_;
  assign _133_ = inp_pipe_ready[4] ? (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *) inp_pipe_valid_q[4] : 1'hx;
  assign _002_ = flush_i ? (* src = "Vortex_axi_fpu.v:32297.34-32297.118" *) 1'h0 : _133_;
  assign _134_ = inp_pipe_ready[5] ? (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *) inp_pipe_valid_q[5] : 1'hx;
  assign _001_ = flush_i ? (* src = "Vortex_axi_fpu.v:32297.34-32297.118" *) 1'h0 : _134_;
  assign _135_ = inp_pipe_ready[6] ? (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *) inp_pipe_valid_q[6] : 1'hx;
  assign _015_ = flush_i ? (* src = "Vortex_axi_fpu.v:32297.34-32297.118" *) 1'h0 : _135_;
  assign _136_ = inp_pipe_ready[7] ? (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *) inp_pipe_valid_q[7] : 1'hx;
  assign _014_ = flush_i ? (* src = "Vortex_axi_fpu.v:32297.34-32297.118" *) 1'h0 : _136_;
  assign _137_ = inp_pipe_ready[8] ? (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *) inp_pipe_valid_q[8] : 1'hx;
  assign _013_ = flush_i ? (* src = "Vortex_axi_fpu.v:32297.34-32297.118" *) 1'h0 : _137_;
  assign _138_ = inp_pipe_ready[9] ? (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *) inp_pipe_valid_q[9] : 1'hx;
  assign _012_ = flush_i ? (* src = "Vortex_axi_fpu.v:32297.34-32297.118" *) 1'h0 : _138_;
  assign _139_ = inp_pipe_ready[10] ? (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *) inp_pipe_valid_q[10] : 1'hx;
  assign _011_ = flush_i ? (* src = "Vortex_axi_fpu.v:32297.34-32297.118" *) 1'h0 : _139_;
  assign _140_ = inp_pipe_ready[11] ? (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *) inp_pipe_valid_q[11] : 1'hx;
  assign _010_ = flush_i ? (* src = "Vortex_axi_fpu.v:32297.34-32297.118" *) 1'h0 : _140_;
  assign _141_ = inp_pipe_ready[12] ? (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *) inp_pipe_valid_q[12] : 1'hx;
  assign _009_ = flush_i ? (* src = "Vortex_axi_fpu.v:32297.34-32297.118" *) 1'h0 : _141_;
  assign _142_ = inp_pipe_ready[13] ? (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *) inp_pipe_valid_q[13] : 1'hx;
  assign _008_ = flush_i ? (* src = "Vortex_axi_fpu.v:32297.34-32297.118" *) 1'h0 : _142_;
  assign _143_ = inp_pipe_ready[14] ? (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *) inp_pipe_valid_q[14] : 1'hx;
  assign _007_ = flush_i ? (* src = "Vortex_axi_fpu.v:32297.34-32297.118" *) 1'h0 : _143_;
  assign _144_ = inp_pipe_ready[15] ? (* src = "Vortex_axi_fpu.v:32297.52-32297.117" *) inp_pipe_valid_q[15] : 1'hx;
  assign _000_ = flush_i ? (* src = "Vortex_axi_fpu.v:32297.34-32297.118" *) 1'h0 : _144_;
  assign result_d = data_is_held ? (* src = "Vortex_axi_fpu.v:32599.21-32599.67" *) held_result_q : unit_result[31:0];
  assign status_d = data_is_held ? (* src = "Vortex_axi_fpu.v:32601.21-32601.63" *) held_status_q : unit_status;
  assign _145_ = out_ready ? (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *) out_valid : 1'hx;
  assign _022_ = flush_i ? (* src = "Vortex_axi_fpu.v:32651.34-32651.118" *) 1'h0 : _145_;
  assign _146_ = out_pipe_ready[1] ? (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *) out_pipe_valid_q[1] : 1'hx;
  assign _021_ = flush_i ? (* src = "Vortex_axi_fpu.v:32651.34-32651.118" *) 1'h0 : _146_;
  assign _147_ = out_pipe_ready[2] ? (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *) out_pipe_valid_q[2] : 1'hx;
  assign _020_ = flush_i ? (* src = "Vortex_axi_fpu.v:32651.34-32651.118" *) 1'h0 : _147_;
  assign _148_ = out_pipe_ready[3] ? (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *) out_pipe_valid_q[3] : 1'hx;
  assign _019_ = flush_i ? (* src = "Vortex_axi_fpu.v:32651.34-32651.118" *) 1'h0 : _148_;
  assign _149_ = out_pipe_ready[4] ? (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *) out_pipe_valid_q[4] : 1'hx;
  assign _018_ = flush_i ? (* src = "Vortex_axi_fpu.v:32651.34-32651.118" *) 1'h0 : _149_;
  assign _150_ = out_pipe_ready[5] ? (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *) out_pipe_valid_q[5] : 1'hx;
  assign _017_ = flush_i ? (* src = "Vortex_axi_fpu.v:32651.34-32651.118" *) 1'h0 : _150_;
  assign _151_ = out_pipe_ready[6] ? (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *) out_pipe_valid_q[6] : 1'hx;
  assign _031_ = flush_i ? (* src = "Vortex_axi_fpu.v:32651.34-32651.118" *) 1'h0 : _151_;
  assign _152_ = out_pipe_ready[7] ? (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *) out_pipe_valid_q[7] : 1'hx;
  assign _030_ = flush_i ? (* src = "Vortex_axi_fpu.v:32651.34-32651.118" *) 1'h0 : _152_;
  assign _153_ = out_pipe_ready[8] ? (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *) out_pipe_valid_q[8] : 1'hx;
  assign _029_ = flush_i ? (* src = "Vortex_axi_fpu.v:32651.34-32651.118" *) 1'h0 : _153_;
  assign _154_ = out_pipe_ready[9] ? (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *) out_pipe_valid_q[9] : 1'hx;
  assign _028_ = flush_i ? (* src = "Vortex_axi_fpu.v:32651.34-32651.118" *) 1'h0 : _154_;
  assign _155_ = out_pipe_ready[10] ? (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *) out_pipe_valid_q[10] : 1'hx;
  assign _027_ = flush_i ? (* src = "Vortex_axi_fpu.v:32651.34-32651.118" *) 1'h0 : _155_;
  assign _156_ = out_pipe_ready[11] ? (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *) out_pipe_valid_q[11] : 1'hx;
  assign _026_ = flush_i ? (* src = "Vortex_axi_fpu.v:32651.34-32651.118" *) 1'h0 : _156_;
  assign _157_ = out_pipe_ready[12] ? (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *) out_pipe_valid_q[12] : 1'hx;
  assign _025_ = flush_i ? (* src = "Vortex_axi_fpu.v:32651.34-32651.118" *) 1'h0 : _157_;
  assign _158_ = out_pipe_ready[13] ? (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *) out_pipe_valid_q[13] : 1'hx;
  assign _024_ = flush_i ? (* src = "Vortex_axi_fpu.v:32651.34-32651.118" *) 1'h0 : _158_;
  assign _159_ = out_pipe_ready[14] ? (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *) out_pipe_valid_q[14] : 1'hx;
  assign _023_ = flush_i ? (* src = "Vortex_axi_fpu.v:32651.34-32651.118" *) 1'h0 : _159_;
  assign _160_ = out_pipe_ready[15] ? (* src = "Vortex_axi_fpu.v:32651.52-32651.117" *) out_pipe_valid_q[15] : 1'hx;
  assign _016_ = flush_i ? (* src = "Vortex_axi_fpu.v:32651.34-32651.118" *) 1'h0 : _160_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:32568.19-32583.3" *)
  div_sqrt_top_mvp i_divsqrt_lei (
    .Clk_CI(clk_i),
    .Div_start_SI(div_valid),
    .Done_SO(unit_done),
    .Fflags_SO(unit_status),
    .Format_sel_SI(divsqrt_fmt),
    .Kill_SI(flush_i),
    .Operand_a_DI({ 32'h00000000, operands_q[31:0] }),
    .Operand_b_DI({ 32'h00000000, operands_q[63:32] }),
    .Precision_ctl_SI(6'h00),
    .RM_SI(rnd_mode_q),
    .Ready_SO(unit_ready),
    .Result_DO(unit_result),
    .Rst_RBI(rst_ni),
    .Sqrt_start_SI(sqrt_valid)
  );
  assign extension_bit_o = 1'h1;
  assign inp_pipe_aux_q[84:80] = aux_i;
  assign { inp_pipe_dst_fmt_q[50:48], inp_pipe_dst_fmt_q[2:0] } = { dst_fmt_i, dst_fmt_q };
  assign { inp_pipe_op_q[67:64], inp_pipe_op_q[3:0] } = { op_i, op_q };
  assign { inp_pipe_operands_q[1087:1024], inp_pipe_operands_q[63:0] } = { operands_i, operands_q };
  assign { inp_pipe_ready[0], inp_pipe_ready[16] } = { in_ready_o, in_ready };
  assign { inp_pipe_rnd_mode_q[50:48], inp_pipe_rnd_mode_q[2:0] } = { rnd_mode_i, rnd_mode_q };
  assign inp_pipe_tag_q[0] = tag_i;
  assign { inp_pipe_valid_q[0], inp_pipe_valid_q[16] } = { in_valid_i, in_valid_q };
  assign { out_pipe_aux_q[84:80], out_pipe_aux_q[4:0] } = { result_aux_q, aux_o };
  assign { out_pipe_ready[0], out_pipe_ready[16] } = { out_ready, out_ready_i };
  assign { out_pipe_result_q[543:512], out_pipe_result_q[31:0] } = { result_d, result_o };
  assign { out_pipe_status_q[84:80], out_pipe_status_q[4:0] } = { status_d, status_o };
  assign { out_pipe_tag_q[0], out_pipe_tag_q[16] } = { result_tag_q, tag_o };
  assign { out_pipe_valid_q[0], out_pipe_valid_q[16] } = { out_valid, out_valid_o };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_fifo_queue" *)
(* src = "Vortex_axi_fpu.v:9590.1-9925.10" *)
module \$paramod$79ac7cfa0c1426a28896f0459d754b1d25c0b97f\VX_fifo_queue (clk, reset, push, pop, data_in, data_out, empty, alm_empty, full, alm_full, size);
  (* src = "Vortex_axi_fpu.v:9768.17-9768.95" *)
  wire [1:0] _00_;
  (* src = "Vortex_axi_fpu.v:9828.20-9828.52" *)
  wire [1:0] _01_;
  (* src = "Vortex_axi_fpu.v:9830.20-9830.51" *)
  wire [1:0] _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  (* src = "Vortex_axi_fpu.v:9740.13-9740.56" *)
  wire _12_;
  (* src = "Vortex_axi_fpu.v:9743.13-9743.55" *)
  wire _13_;
  (* src = "Vortex_axi_fpu.v:9756.11-9756.53" *)
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  (* src = "Vortex_axi_fpu.v:9768.57-9768.93" *)
  wire [1:0] _32_;
  (* src = "Vortex_axi_fpu.v:9634.14-9634.23" *)
  output alm_empty;
  reg alm_empty;
  (* src = "Vortex_axi_fpu.v:9638.14-9638.22" *)
  output alm_full;
  reg alm_full;
  (* src = "Vortex_axi_fpu.v:9620.13-9620.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9628.27-9628.34" *)
  input [68:0] data_in;
  wire [68:0] data_in;
  (* src = "Vortex_axi_fpu.v:9630.28-9630.36" *)
  output [68:0] data_out;
  wire [68:0] data_out;
  (* src = "Vortex_axi_fpu.v:9632.14-9632.19" *)
  output empty;
  reg empty;
  (* src = "Vortex_axi_fpu.v:9636.14-9636.18" *)
  output full;
  reg full;
  (* src = "Vortex_axi_fpu.v:9814.24-9814.32" *)
  reg [1:0] \genblk1.genblk1.genblk1.rd_ptr_r ;
  (* src = "Vortex_axi_fpu.v:9816.24-9816.32" *)
  reg [1:0] \genblk1.genblk1.genblk1.wr_ptr_r ;
  (* src = "Vortex_axi_fpu.v:9711.22-9711.28" *)
  reg [1:0] \genblk1.used_r ;
  (* src = "Vortex_axi_fpu.v:9626.13-9626.16" *)
  input pop;
  wire pop;
  (* src = "Vortex_axi_fpu.v:9624.13-9624.17" *)
  input push;
  wire push;
  (* src = "Vortex_axi_fpu.v:9622.13-9622.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9640.28-9640.32" *)
  output [2:0] size;
  wire [2:0] size;
  assign _00_ = \genblk1.used_r  + (* src = "Vortex_axi_fpu.v:9768.17-9768.95" *) _32_;
  assign _01_ = \genblk1.genblk1.genblk1.wr_ptr_r  + (* src = "Vortex_axi_fpu.v:9828.20-9828.52" *) { 1'h0, push };
  assign _02_ = \genblk1.genblk1.genblk1.rd_ptr_r  + (* src = "Vortex_axi_fpu.v:9830.20-9830.51" *) { 1'h0, pop };
  (* src = "Vortex_axi_fpu.v:9818.6-9831.10" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.wr_ptr_r  <= 2'h0;
    else \genblk1.genblk1.genblk1.wr_ptr_r  <= _01_;
  (* src = "Vortex_axi_fpu.v:9818.6-9831.10" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_r  <= 2'h0;
    else \genblk1.genblk1.genblk1.rd_ptr_r  <= _02_;
  (* src = "Vortex_axi_fpu.v:9713.4-9772.8" *)
  always @(posedge clk)
    if (reset) \genblk1.used_r  <= 2'h0;
    else \genblk1.used_r  <= _00_;
  (* src = "Vortex_axi_fpu.v:9713.4-9772.8" *)
  always @(posedge clk)
    if (reset) alm_full <= 1'h0;
    else if (_09_) alm_full <= _31_;
  (* src = "Vortex_axi_fpu.v:9713.4-9772.8" *)
  always @(posedge clk)
    if (reset) full <= 1'h0;
    else if (_10_) full <= _27_;
  (* src = "Vortex_axi_fpu.v:9713.4-9772.8" *)
  always @(posedge clk)
    if (reset) alm_empty <= 1'h1;
    else if (_09_) alm_empty <= _23_;
  (* src = "Vortex_axi_fpu.v:9713.4-9772.8" *)
  always @(posedge clk)
    if (reset) empty <= 1'h1;
    else if (_11_) empty <= _18_;
  assign _03_ = | { pop, push };
  assign _04_ = { _14_, pop, push } != 3'h2;
  assign _05_ = { _12_, pop, push } != 3'h1;
  assign _06_ = { pop, push } != 2'h3;
  assign _07_ = { _13_, pop, push } != 3'h1;
  assign _08_ = { _12_, pop, push } != 3'h2;
  assign _09_ = & { _06_, _05_, _04_, _03_ };
  assign _10_ = & { _07_, _06_, _03_ };
  assign _11_ = & { _08_, _06_, _03_ };
  assign _13_ = \genblk1.used_r  == (* src = "Vortex_axi_fpu.v:9743.13-9743.55" *) 2'h3;
  assign _12_ = \genblk1.used_r  == (* src = "Vortex_axi_fpu.v:9759.11-9759.46" *) 2'h1;
  assign _14_ = \genblk1.used_r  == (* src = "Vortex_axi_fpu.v:9762.11-9762.58" *) 2'h2;
  assign _15_ = _12_ ? (* src = "Vortex_axi_fpu.v:9759.11-9759.46|Vortex_axi_fpu.v:9759.7-9761.21" *) 1'h1 : 1'hx;
  assign _16_ = pop ? (* src = "Vortex_axi_fpu.v:9752.15-9752.18|Vortex_axi_fpu.v:9752.11-9765.9" *) _15_ : 1'hx;
  assign _17_ = pop ? (* src = "Vortex_axi_fpu.v:9736.12-9736.16|Vortex_axi_fpu.v:9736.8-9749.11" *) 1'hx : 1'h0;
  assign _18_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:9733.10-9733.14|Vortex_axi_fpu.v:9733.6-9765.9" *) _17_ : _16_;
  assign _19_ = _14_ ? (* src = "Vortex_axi_fpu.v:9762.11-9762.58|Vortex_axi_fpu.v:9762.7-9764.25" *) 1'h1 : 1'hx;
  assign _20_ = pop ? (* src = "Vortex_axi_fpu.v:9752.15-9752.18|Vortex_axi_fpu.v:9752.11-9765.9" *) _19_ : 1'hx;
  assign _21_ = _12_ ? (* src = "Vortex_axi_fpu.v:9740.13-9740.56|Vortex_axi_fpu.v:9740.9-9742.27" *) 1'h0 : 1'hx;
  assign _22_ = pop ? (* src = "Vortex_axi_fpu.v:9736.12-9736.16|Vortex_axi_fpu.v:9736.8-9749.11" *) 1'hx : _21_;
  assign _23_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:9733.10-9733.14|Vortex_axi_fpu.v:9733.6-9765.9" *) _22_ : _20_;
  assign _24_ = pop ? (* src = "Vortex_axi_fpu.v:9752.15-9752.18|Vortex_axi_fpu.v:9752.11-9765.9" *) 1'h0 : 1'hx;
  assign _25_ = _13_ ? (* src = "Vortex_axi_fpu.v:9743.13-9743.55|Vortex_axi_fpu.v:9743.9-9745.22" *) 1'h1 : 1'hx;
  assign _26_ = pop ? (* src = "Vortex_axi_fpu.v:9736.12-9736.16|Vortex_axi_fpu.v:9736.8-9749.11" *) 1'hx : _25_;
  assign _27_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:9733.10-9733.14|Vortex_axi_fpu.v:9733.6-9765.9" *) _26_ : _24_;
  assign _28_ = _14_ ? (* src = "Vortex_axi_fpu.v:9756.11-9756.53|Vortex_axi_fpu.v:9756.7-9758.24" *) 1'h0 : 1'hx;
  assign _29_ = pop ? (* src = "Vortex_axi_fpu.v:9752.15-9752.18|Vortex_axi_fpu.v:9752.11-9765.9" *) _28_ : 1'hx;
  assign _30_ = pop ? (* src = "Vortex_axi_fpu.v:9736.12-9736.16|Vortex_axi_fpu.v:9736.8-9749.11" *) 1'hx : _15_;
  assign _31_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:9733.10-9733.14|Vortex_axi_fpu.v:9733.6-9765.9" *) _30_ : _29_;
  assign _32_ = { 1'h0, push } - (* src = "Vortex_axi_fpu.v:9768.57-9768.93" *) { 1'h0, pop };
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:9838.8-9845.7" *)
  \$paramod$e7509bf8a3a761679c91b26eb8485a4d904ea1dd\VX_dp_ram  \genblk1.genblk1.genblk1.dp_ram  (
    .clk(clk),
    .raddr(\genblk1.genblk1.genblk1.rd_ptr_r ),
    .rdata(data_out),
    .waddr(\genblk1.genblk1.genblk1.wr_ptr_r ),
    .wdata(data_in),
    .wren(push)
  );
  assign size = { full, \genblk1.used_r  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\lzc" *)
(* src = "Vortex_axi_fpu.v:44451.1-44558.10" *)
module \$paramod$7a2f806f70ebf64570f30d7ab5141d91788300fd\lzc (in_i, cnt_o, empty_o);
  (* src = "Vortex_axi_fpu.v:44471.32-44471.37" *)
  output [4:0] cnt_o;
  wire [4:0] cnt_o;
  (* src = "Vortex_axi_fpu.v:44473.14-44473.21" *)
  output empty_o;
  wire empty_o;
  (* src = "Vortex_axi_fpu.v:44491.48-44491.59" *)
  (* unused_bits = "155 156 157 158 159" *)
  wire [159:0] \gen_lzc.index_nodes ;
  (* src = "Vortex_axi_fpu.v:44489.34-44489.43" *)
  (* unused_bits = "31" *)
  wire [31:0] \gen_lzc.sel_nodes ;
  (* src = "Vortex_axi_fpu.v:44469.27-44469.31" *)
  input [31:0] in_i;
  wire [31:0] in_i;
  assign empty_o = ~ (* src = "Vortex_axi_fpu.v:44555.49-44555.62" *) \gen_lzc.sel_nodes [0];
  assign \gen_lzc.sel_nodes [15] = in_i[31] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[30];
  assign \gen_lzc.sel_nodes [16] = in_i[29] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[28];
  assign \gen_lzc.sel_nodes [17] = in_i[27] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[26];
  assign \gen_lzc.sel_nodes [18] = in_i[25] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[24];
  assign \gen_lzc.sel_nodes [19] = in_i[23] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[22];
  assign \gen_lzc.sel_nodes [20] = in_i[21] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[20];
  assign \gen_lzc.sel_nodes [21] = in_i[19] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[18];
  assign \gen_lzc.sel_nodes [22] = in_i[17] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[16];
  assign \gen_lzc.sel_nodes [23] = in_i[15] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[14];
  assign \gen_lzc.sel_nodes [24] = in_i[13] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[12];
  assign \gen_lzc.sel_nodes [25] = in_i[11] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[10];
  assign \gen_lzc.sel_nodes [26] = in_i[9] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[8];
  assign \gen_lzc.sel_nodes [27] = in_i[7] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[6];
  assign \gen_lzc.sel_nodes [28] = in_i[5] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[4];
  assign \gen_lzc.sel_nodes [29] = in_i[3] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[2];
  assign \gen_lzc.sel_nodes [30] = in_i[1] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[0];
  assign \gen_lzc.sel_nodes [0] = \gen_lzc.sel_nodes [1] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [2];
  assign \gen_lzc.sel_nodes [1] = \gen_lzc.sel_nodes [3] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [4];
  assign \gen_lzc.sel_nodes [2] = \gen_lzc.sel_nodes [5] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [6];
  assign \gen_lzc.sel_nodes [3] = \gen_lzc.sel_nodes [7] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [8];
  assign \gen_lzc.sel_nodes [4] = \gen_lzc.sel_nodes [9] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [10];
  assign \gen_lzc.sel_nodes [5] = \gen_lzc.sel_nodes [11] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [12];
  assign \gen_lzc.sel_nodes [6] = \gen_lzc.sel_nodes [13] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [14];
  assign \gen_lzc.sel_nodes [7] = \gen_lzc.sel_nodes [15] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [16];
  assign \gen_lzc.sel_nodes [8] = \gen_lzc.sel_nodes [17] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [18];
  assign \gen_lzc.sel_nodes [9] = \gen_lzc.sel_nodes [19] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [20];
  assign \gen_lzc.sel_nodes [10] = \gen_lzc.sel_nodes [21] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [22];
  assign \gen_lzc.sel_nodes [11] = \gen_lzc.sel_nodes [23] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [24];
  assign \gen_lzc.sel_nodes [12] = \gen_lzc.sel_nodes [25] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [26];
  assign \gen_lzc.sel_nodes [13] = \gen_lzc.sel_nodes [27] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [28];
  assign \gen_lzc.sel_nodes [14] = \gen_lzc.sel_nodes [29] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [30];
  assign \gen_lzc.index_nodes [79:75] = in_i[31] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 5'h00 : 5'h01;
  assign \gen_lzc.index_nodes [84:80] = in_i[29] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 5'h02 : 5'h03;
  assign \gen_lzc.index_nodes [89:85] = in_i[27] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 5'h04 : 5'h05;
  assign \gen_lzc.index_nodes [94:90] = in_i[25] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 5'h06 : 5'h07;
  assign \gen_lzc.index_nodes [99:95] = in_i[23] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 5'h08 : 5'h09;
  assign \gen_lzc.index_nodes [104:100] = in_i[21] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 5'h0a : 5'h0b;
  assign \gen_lzc.index_nodes [109:105] = in_i[19] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 5'h0c : 5'h0d;
  assign \gen_lzc.index_nodes [114:110] = in_i[17] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 5'h0e : 5'h0f;
  assign \gen_lzc.index_nodes [119:115] = in_i[15] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 5'h10 : 5'h11;
  assign \gen_lzc.index_nodes [124:120] = in_i[13] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 5'h12 : 5'h13;
  assign \gen_lzc.index_nodes [129:125] = in_i[11] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 5'h14 : 5'h15;
  assign \gen_lzc.index_nodes [134:130] = in_i[9] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 5'h16 : 5'h17;
  assign \gen_lzc.index_nodes [139:135] = in_i[7] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 5'h18 : 5'h19;
  assign \gen_lzc.index_nodes [144:140] = in_i[5] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 5'h1a : 5'h1b;
  assign \gen_lzc.index_nodes [149:145] = in_i[3] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 5'h1c : 5'h1d;
  assign \gen_lzc.index_nodes [154:150] = in_i[1] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 5'h1e : 5'h1f;
  assign cnt_o = \gen_lzc.sel_nodes [1] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [9:5] : \gen_lzc.index_nodes [14:10];
  assign \gen_lzc.index_nodes [9:5] = \gen_lzc.sel_nodes [3] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [19:15] : \gen_lzc.index_nodes [24:20];
  assign \gen_lzc.index_nodes [14:10] = \gen_lzc.sel_nodes [5] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [29:25] : \gen_lzc.index_nodes [34:30];
  assign \gen_lzc.index_nodes [19:15] = \gen_lzc.sel_nodes [7] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [39:35] : \gen_lzc.index_nodes [44:40];
  assign \gen_lzc.index_nodes [24:20] = \gen_lzc.sel_nodes [9] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [49:45] : \gen_lzc.index_nodes [54:50];
  assign \gen_lzc.index_nodes [29:25] = \gen_lzc.sel_nodes [11] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [59:55] : \gen_lzc.index_nodes [64:60];
  assign \gen_lzc.index_nodes [34:30] = \gen_lzc.sel_nodes [13] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [69:65] : \gen_lzc.index_nodes [74:70];
  assign \gen_lzc.index_nodes [39:35] = \gen_lzc.sel_nodes [15] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [79:75] : \gen_lzc.index_nodes [84:80];
  assign \gen_lzc.index_nodes [44:40] = \gen_lzc.sel_nodes [17] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [89:85] : \gen_lzc.index_nodes [94:90];
  assign \gen_lzc.index_nodes [49:45] = \gen_lzc.sel_nodes [19] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [99:95] : \gen_lzc.index_nodes [104:100];
  assign \gen_lzc.index_nodes [54:50] = \gen_lzc.sel_nodes [21] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [109:105] : \gen_lzc.index_nodes [114:110];
  assign \gen_lzc.index_nodes [59:55] = \gen_lzc.sel_nodes [23] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [119:115] : \gen_lzc.index_nodes [124:120];
  assign \gen_lzc.index_nodes [64:60] = \gen_lzc.sel_nodes [25] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [129:125] : \gen_lzc.index_nodes [134:130];
  assign \gen_lzc.index_nodes [69:65] = \gen_lzc.sel_nodes [27] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [139:135] : \gen_lzc.index_nodes [144:140];
  assign \gen_lzc.index_nodes [74:70] = \gen_lzc.sel_nodes [29] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [149:145] : \gen_lzc.index_nodes [154:150];
  assign \gen_lzc.index_nodes [4:0] = cnt_o;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod$7b27347b1579967b13a6ae5a0d05c3019d3644ea\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  wire [287:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *)
  wire _06_;
  wire [287:0] _07_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [287:0] data_in;
  wire [287:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [287:0] data_out;
  reg [287:0] data_out;
  (* src = "Vortex_axi_fpu.v:11568.23-11568.29" *)
  reg [287:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_fpu.v:11576.10-11576.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11574.10-11574.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11572.9-11572.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11574.17-11574.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_fpu.v:11612.23-11612.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_fpu.v:11576.16-11576.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_fpu.v:11607.15-11607.24|Vortex_axi_fpu.v:11607.11-11609.28" *) \genblk1.genblk1.genblk1.buffer  : 288'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11604.10-11604.28|Vortex_axi_fpu.v:11604.6-11609.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_shift_register_wr" *)
(* src = "Vortex_axi_fpu.v:8150.1-8212.10" *)
module \$paramod$800058e9fed2bccfc6cd8aa6720c28c5986416ae\VX_shift_register_wr (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:8172.13-8172.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:8178.27-8178.34" *)
  input data_in;
  wire data_in;
  (* src = "Vortex_axi_fpu.v:8180.38-8180.46" *)
  output data_out;
  reg data_out;
  (* src = "Vortex_axi_fpu.v:8176.13-8176.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:8182.30-8182.37" *)
  wire [2:0] entries;
  (* src = "Vortex_axi_fpu.v:8174.13-8174.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:8184.2-8203.6" *)
  always @(posedge clk)
    if (reset) data_out <= 1'h0;
    else if (enable) data_out <= entries[1];
  reg \entries_reg[0] ;
  (* src = "Vortex_axi_fpu.v:8184.2-8203.6" *)
  always @(posedge clk)
    if (reset) \entries_reg[0]  <= 1'h0;
    else if (enable) \entries_reg[0]  <= data_in;
  assign entries[0] = \entries_reg[0] ;
  reg \entries_reg[1] ;
  (* src = "Vortex_axi_fpu.v:8184.2-8203.6" *)
  always @(posedge clk)
    if (reset) \entries_reg[1]  <= 1'h0;
    else if (enable) \entries_reg[1]  <= entries[0];
  assign entries[1] = \entries_reg[1] ;
  assign entries[2] = data_out;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_ipdom_stack" *)
(* src = "Vortex_axi_fpu.v:1437.1-1547.10" *)
module \$paramod$802786d89e67c0dbf6df5d1ae03ab122c3500584\VX_ipdom_stack (clk, reset, pair, q1, q2, d, push, pop, index, empty, full);
  (* src = "Vortex_axi_fpu.v:1531.2-1538.25" *)
  wire [1:0] _00_;
  (* src = "Vortex_axi_fpu.v:1531.2-1538.25" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:1531.2-1538.25" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:1531.2-1538.25" *)
  wire [1:0] _03_;
  (* src = "Vortex_axi_fpu.v:1531.2-1538.25" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:1531.2-1538.25" *)
  wire [1:0] _05_;
  (* src = "Vortex_axi_fpu.v:1531.2-1538.25" *)
  wire _06_;
  (* src = "Vortex_axi_fpu.v:1509.15-1509.49" *)
  wire [1:0] _07_;
  wire _08_;
  (* src = "Vortex_axi_fpu.v:1535.23-1535.28" *)
  wire _09_;
  wire [1:0] _10_;
  wire [1:0] _11_;
  wire [1:0] _12_;
  wire [1:0] _13_;
  (* src = "Vortex_axi_fpu.v:1513.15-1513.56" *)
  wire [1:0] _14_;
  (* src = "Vortex_axi_fpu.v:1515.15-1515.56" *)
  wire [1:0] _15_;
  (* src = "Vortex_axi_fpu.v:1455.13-1455.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:1465.28-1465.29" *)
  output [33:0] d;
  wire [33:0] d;
  (* src = "Vortex_axi_fpu.v:1484.21-1484.23" *)
  wire [33:0] d1;
  (* src = "Vortex_axi_fpu.v:1485.21-1485.23" *)
  wire [33:0] d2;
  (* src = "Vortex_axi_fpu.v:1473.14-1473.19" *)
  output empty;
  wire empty;
  (* src = "Vortex_axi_fpu.v:1475.14-1475.18" *)
  output full;
  wire full;
  (* src = "Vortex_axi_fpu.v:1471.14-1471.19" *)
  output index;
  wire index;
  (* src = "Vortex_axi_fpu.v:1459.13-1459.17" *)
  input pair;
  wire pair;
  (* src = "Vortex_axi_fpu.v:1469.13-1469.16" *)
  input pop;
  wire pop;
  (* src = "Vortex_axi_fpu.v:1467.13-1467.17" *)
  input push;
  wire push;
  (* src = "Vortex_axi_fpu.v:1461.27-1461.29" *)
  input [33:0] q1;
  wire [33:0] q1;
  (* src = "Vortex_axi_fpu.v:1463.27-1463.29" *)
  input [33:0] q2;
  wire [33:0] q2;
  (* src = "Vortex_axi_fpu.v:1481.20-1481.26" *)
  reg [1:0] rd_ptr;
  (* src = "Vortex_axi_fpu.v:1457.13-1457.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:1482.20-1482.26" *)
  reg [1:0] wr_ptr;
  (* src = "Vortex_axi_fpu.v:1479.6-1479.13" *)
  reg [0:0] is_part [3:0];
  always @(posedge clk) begin
    if (_02_)
      is_part[_00_] <= _01_;
  end
  always @(posedge clk) begin
    if (_04_)
      is_part[_03_] <= 1'h1;
  end
  assign index = is_part[rd_ptr];
  assign _07_ = wr_ptr + (* src = "Vortex_axi_fpu.v:1509.15-1509.49" *) 2'h1;
  (* src = "Vortex_axi_fpu.v:1495.2-1516.7" *)
  always @(posedge clk)
    if (reset) rd_ptr <= 2'h0;
    else if (_08_) rd_ptr <= _13_;
  (* src = "Vortex_axi_fpu.v:1495.2-1516.7" *)
  always @(posedge clk)
    if (reset) wr_ptr <= 2'h0;
    else if (_08_) wr_ptr <= _11_;
  assign _08_ = | { pop, push };
  assign empty = ! (* src = "Vortex_axi_fpu.v:1544.17-1544.52" *) wr_ptr;
  assign full = 2'h3 == (* src = "Vortex_axi_fpu.v:1546.16-1546.59" *) wr_ptr;
  assign _09_ = ~ (* src = "Vortex_axi_fpu.v:1535.23-1535.28" *) pair;
  assign _06_ = pop ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:1536.12-1536.15|Vortex_axi_fpu.v:1536.8-1538.25" *) 1'h1 : 1'h0;
  assign _05_ = pop ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:1536.12-1536.15|Vortex_axi_fpu.v:1536.8-1538.25" *) rd_ptr : 2'hx;
  assign _02_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:1533.7-1533.11|Vortex_axi_fpu.v:1533.3-1538.25" *) 1'h1 : 1'h0;
  assign _01_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:1533.7-1533.11|Vortex_axi_fpu.v:1533.3-1538.25" *) _09_ : 1'hx;
  assign _00_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:1533.7-1533.11|Vortex_axi_fpu.v:1533.3-1538.25" *) wr_ptr : 2'hx;
  assign _04_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:1533.7-1533.11|Vortex_axi_fpu.v:1533.3-1538.25" *) 1'h0 : _06_;
  assign _03_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:1533.7-1533.11|Vortex_axi_fpu.v:1533.3-1538.25" *) 2'hx : _05_;
  assign _10_ = pop ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:1511.13-1511.16|Vortex_axi_fpu.v:1511.9-1516.7" *) _14_ : 2'hx;
  assign _11_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:1505.8-1505.12|Vortex_axi_fpu.v:1505.4-1516.7" *) _07_ : _10_;
  assign _12_ = pop ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:1511.13-1511.16|Vortex_axi_fpu.v:1511.9-1516.7" *) _15_ : 2'hx;
  assign _13_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:1505.8-1505.12|Vortex_axi_fpu.v:1505.4-1516.7" *) wr_ptr : _12_;
  assign _14_ = wr_ptr - (* src = "Vortex_axi_fpu.v:1513.15-1513.56" *) { 1'h0, index };
  assign _15_ = rd_ptr - (* src = "Vortex_axi_fpu.v:1515.15-1515.56" *) { 1'h0, index };
  assign d = index ? (* src = "Vortex_axi_fpu.v:1542.14-1542.29" *) d1 : d2;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:1522.4-1529.3" *)
  \$paramod$dfef5318fb0f97a738827f4c0c591a6f59c3afb7\VX_dp_ram  store (
    .clk(clk),
    .raddr(rd_ptr),
    .rdata({ d2, d1 }),
    .waddr(wr_ptr),
    .wdata({ q2, q1 }),
    .wren(push)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod$8033c59f30988fd5f8bcb2ead99ca564b424920d\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  wire [137:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *)
  wire _06_;
  wire [137:0] _07_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [137:0] data_in;
  wire [137:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [137:0] data_out;
  reg [137:0] data_out;
  (* src = "Vortex_axi_fpu.v:11568.23-11568.29" *)
  reg [137:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_fpu.v:11576.10-11576.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11574.10-11574.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11572.9-11572.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11574.17-11574.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_fpu.v:11612.23-11612.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_fpu.v:11576.16-11576.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_fpu.v:11607.15-11607.24|Vortex_axi_fpu.v:11607.11-11609.28" *) \genblk1.genblk1.genblk1.buffer  : 138'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11604.10-11604.28|Vortex_axi_fpu.v:11604.6-11609.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_opgroup_multifmt_slice_F0F3F_DD878" *)
(* src = "Vortex_axi_fpu.v:30619.1-31456.10" *)
module \$paramod$8083af45e33be3e37db839df02ab7c29aa15bcfc\fpnew_opgroup_multifmt_slice_F0F3F_DD878 (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, src_fmt_i, dst_fmt_i, int_fmt_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, out_valid_o, out_ready_i
, busy_o);
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _1_;
  (* src = "Vortex_axi_fpu.v:30734.14-30734.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:30684.13-30684.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:30872.24-30872.31" *)
  wire [2:0] dst_fmt;
  (* src = "Vortex_axi_fpu.v:30705.19-30705.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:30876.7-30876.21" *)
  wire dst_fmt_is_int;
  (* src = "Vortex_axi_fpu.v:30726.14-30726.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:30719.13-30719.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:31133.29-31133.38" *)
  wire [31:0] \gen_num_lanes[0].active_lane.op_result ;
  (* src = "Vortex_axi_fpu.v:31135.16-31135.25" *)
  wire [4:0] \gen_num_lanes[0].active_lane.op_status ;
  (* src = "Vortex_axi_fpu.v:31124.28-31124.40" *)
  wire [31:0] \gen_num_lanes[0].local_result ;
  (* src = "Vortex_axi_fpu.v:30889.41-30889.58" *)
  wire [127:0] ifmt_slice_result;
  (* src = "Vortex_axi_fpu.v:30717.14-30717.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:30715.13-30715.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:30709.19-30709.28" *)
  input [1:0] int_fmt_i;
  wire [1:0] int_fmt_i;
  (* src = "Vortex_axi_fpu.v:30690.50-30690.60" *)
  input [14:0] is_boxed_i;
  wire [14:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:30902.38-30902.46" *)
  (* unused_bits = "3" *)
  wire [4:0] lane_aux;
  (* src = "Vortex_axi_fpu.v:30697.19-30697.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:30699.13-30699.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:30688.44-30688.54" *)
  input [95:0] operands_i;
  wire [95:0] operands_i;
  (* src = "Vortex_axi_fpu.v:30732.13-30732.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:30730.14-30730.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:30721.28-30721.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:30693.19-30693.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:30686.13-30686.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:30703.19-30703.28" *)
  input [2:0] src_fmt_i;
  wire [2:0] src_fmt_i;
  (* src = "Vortex_axi_fpu.v:30724.19-30724.27" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:30713.50-30713.55" *)
  input [4:0] tag_i;
  wire [4:0] tag_i;
  (* src = "Vortex_axi_fpu.v:30728.51-30728.56" *)
  output [4:0] tag_o;
  wire [4:0] tag_o;
  (* src = "Vortex_axi_fpu.v:30711.13-30711.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  assign dst_fmt_is_int = op_i == (* src = "Vortex_axi_fpu.v:30923.47-30923.74" *) 4'hb;
  wire [127:0] _9_ = { 32'h00000000, \gen_num_lanes[0].local_result , ifmt_slice_result[63:48], 16'h0000, ifmt_slice_result[31:8], 8'h00 };
  assign _0_ = _9_[$signed({ 24'h000000, lane_aux[2:0], 5'h00 }) +: 32];
  wire [159:0] _10_ = { extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, \gen_num_lanes[0].local_result  };
  assign _1_ = _10_[$signed({ 24'h000000, lane_aux[2:0], 5'h00 }) +: 32];
  assign dst_fmt = dst_fmt_is_int ? (* src = "Vortex_axi_fpu.v:30933.20-30933.58" *) { 1'h0, int_fmt_i } : dst_fmt_i;
  assign \gen_num_lanes[0].local_result  = out_valid_o ? (* src = "Vortex_axi_fpu.v:31277.28-31277.347" *) \gen_num_lanes[0].active_lane.op_result  : { extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o };
  assign status_o = out_valid_o ? (* src = "Vortex_axi_fpu.v:31279.40-31279.86" *) \gen_num_lanes[0].active_lane.op_status  : 5'h00;
  assign result_o = lane_aux[4] ? (* src = "Vortex_axi_fpu.v:31427.21-31427.131" *) _0_ : _1_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:31246.8-31270.7" *)
  \$paramod$152f5ff496659f877ffee36e9ebace0b40099752\fpnew_cast_multi_35196_62023  \gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi  (
    .aux_i({ dst_fmt_is_int, 1'h0, dst_fmt }),
    .aux_o(lane_aux),
    .busy_o(busy_o),
    .clk_i(clk_i),
    .dst_fmt_i(dst_fmt_i),
    .extension_bit_o(extension_bit_o),
    .flush_i(flush_i),
    .in_ready_o(in_ready_o),
    .in_valid_i(in_valid_i),
    .int_fmt_i(int_fmt_i),
    .is_boxed_i({ is_boxed_i[12], is_boxed_i[9], is_boxed_i[6], is_boxed_i[3], is_boxed_i[0] }),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i[31:0]),
    .out_ready_i(out_ready_i),
    .out_valid_o(out_valid_o),
    .result_o(\gen_num_lanes[0].active_lane.op_result ),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .src_fmt_i(src_fmt_i),
    .status_o(\gen_num_lanes[0].active_lane.op_status ),
    .tag_i(tag_i),
    .tag_o(tag_o)
  );
  assign { ifmt_slice_result[127:64], ifmt_slice_result[47:32], ifmt_slice_result[7:0] } = { 32'h00000000, \gen_num_lanes[0].local_result , 24'h000000 };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bank" *)
(* src = "Vortex_axi_fpu.v:13543.1-14079.10" *)
module \$paramod$81bb90ff7a6e5ab8b80ec5b34158d7c9c2dce2a8\VX_bank (clk, reset, core_req_valid, core_req_pmask, core_req_wsel, core_req_byteen, core_req_data, core_req_tid, core_req_tag, core_req_rw, core_req_addr, core_req_ready, core_rsp_valid, core_rsp_pmask, core_rsp_tid, core_rsp_data, core_rsp_tag, core_rsp_ready, mem_req_valid, mem_req_rw, mem_req_pmask
, mem_req_byteen, mem_req_wsel, mem_req_addr, mem_req_id, mem_req_data, mem_req_ready, mem_rsp_valid, mem_rsp_id, mem_rsp_data, mem_rsp_ready, flush_enable, flush_addr);
  (* src = "Vortex_axi_fpu.v:13796.27-13796.52" *)
  wire _000_;
  (* src = "Vortex_axi_fpu.v:13810.23-13810.53" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:13814.25-13814.56" *)
  wire _002_;
  (* src = "Vortex_axi_fpu.v:13814.24-13814.75" *)
  wire _003_;
  (* src = "Vortex_axi_fpu.v:13814.23-13814.94" *)
  wire _004_;
  (* src = "Vortex_axi_fpu.v:13849.136-13849.158" *)
  wire _005_;
  (* src = "Vortex_axi_fpu.v:13849.111-13849.134" *)
  wire _006_;
  (* src = "Vortex_axi_fpu.v:13928.10-13928.35" *)
  wire _007_;
  (* src = "Vortex_axi_fpu.v:13944.23-13944.47" *)
  wire _008_;
  (* src = "Vortex_axi_fpu.v:13949.9-13949.30" *)
  wire _009_;
  (* src = "Vortex_axi_fpu.v:14044.23-14044.46" *)
  wire _010_;
  (* src = "Vortex_axi_fpu.v:14044.22-14044.68" *)
  wire _011_;
  (* src = "Vortex_axi_fpu.v:13802.37-13802.49" *)
  wire _012_;
  (* src = "Vortex_axi_fpu.v:13806.55-13806.67" *)
  wire _013_;
  (* src = "Vortex_axi_fpu.v:13810.37-13810.53" *)
  wire _014_;
  (* src = "Vortex_axi_fpu.v:13810.58-13810.69" *)
  wire _015_;
  (* src = "Vortex_axi_fpu.v:13814.39-13814.56" *)
  wire _016_;
  (* src = "Vortex_axi_fpu.v:13814.61-13814.75" *)
  wire _017_;
  (* src = "Vortex_axi_fpu.v:13814.80-13814.94" *)
  wire _018_;
  (* src = "Vortex_axi_fpu.v:13928.26-13928.35" *)
  wire _019_;
  (* src = "Vortex_axi_fpu.v:14001.36-14001.47" *)
  wire _020_;
  (* src = "Vortex_axi_fpu.v:14044.51-14044.68" *)
  wire _021_;
  (* src = "Vortex_axi_fpu.v:13849.15-13849.38" *)
  wire _022_;
  (* src = "Vortex_axi_fpu.v:13849.14-13849.55" *)
  wire _023_;
  (* src = "Vortex_axi_fpu.v:13849.13-13849.69" *)
  wire _024_;
  (* src = "Vortex_axi_fpu.v:13859.38-13859.65" *)
  wire _025_;
  (* src = "Vortex_axi_fpu.v:13883.21-13883.48" *)
  wire _026_;
  (* src = "Vortex_axi_fpu.v:13926.9-13926.35" *)
  wire _027_;
  (* src = "Vortex_axi_fpu.v:13950.9-13950.34" *)
  wire _028_;
  (* src = "Vortex_axi_fpu.v:13796.57-13796.65" *)
  wire _029_;
  (* src = "Vortex_axi_fpu.v:13859.36-13859.66" *)
  wire _030_;
  (* src = "Vortex_axi_fpu.v:13883.53-13883.67" *)
  wire _031_;
  (* src = "Vortex_axi_fpu.v:13849.453-13849.494" *)
  wire _032_;
  (* src = "Vortex_axi_fpu.v:13849.417-13849.449" *)
  wire [44:0] _033_;
  (* src = "Vortex_axi_fpu.v:13849.377-13849.413" *)
  wire _034_;
  (* src = "Vortex_axi_fpu.v:13849.341-13849.373" *)
  wire _035_;
  (* src = "Vortex_axi_fpu.v:13849.290-13849.324" *)
  wire [3:0] _036_;
  (* src = "Vortex_axi_fpu.v:13849.233-13849.273" *)
  wire [25:0] _037_;
  (* src = "Vortex_axi_fpu.v:13849.207-13849.274" *)
  wire [25:0] _038_;
  (* src = "Vortex_axi_fpu.v:13849.161-13849.275" *)
  wire [25:0] _039_;
  (* src = "Vortex_axi_fpu.v:13745.68-13745.76" *)
  wire [25:0] addr_st0;
  (* src = "Vortex_axi_fpu.v:13746.68-13746.76" *)
  wire [25:0] addr_st1;
  (* src = "Vortex_axi_fpu.v:13757.39-13757.49" *)
  wire [3:0] byteen_st0;
  (* src = "Vortex_axi_fpu.v:13758.39-13758.49" *)
  wire [3:0] byteen_st1;
  (* src = "Vortex_axi_fpu.v:13613.13-13613.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:13633.74-13633.87" *)
  input [25:0] core_req_addr;
  wire [25:0] core_req_addr;
  (* src = "Vortex_axi_fpu.v:13623.45-13623.60" *)
  input [3:0] core_req_byteen;
  wire [3:0] core_req_byteen;
  (* src = "Vortex_axi_fpu.v:13625.51-13625.64" *)
  input [31:0] core_req_data;
  wire [31:0] core_req_data;
  (* src = "Vortex_axi_fpu.v:13619.31-13619.45" *)
  input core_req_pmask;
  wire core_req_pmask;
  (* src = "Vortex_axi_fpu.v:13635.14-13635.28" *)
  output core_req_ready;
  wire core_req_ready;
  (* src = "Vortex_axi_fpu.v:13631.13-13631.24" *)
  input core_req_rw;
  wire core_req_rw;
  (* src = "Vortex_axi_fpu.v:13629.50-13629.62" *)
  input [44:0] core_req_tag;
  wire [44:0] core_req_tag;
  (* src = "Vortex_axi_fpu.v:13627.73-13627.85" *)
  input core_req_tid;
  wire core_req_tid;
  (* src = "Vortex_axi_fpu.v:13617.13-13617.27" *)
  input core_req_valid;
  wire core_req_valid;
  (* src = "Vortex_axi_fpu.v:13621.52-13621.65" *)
  input [3:0] core_req_wsel;
  wire [3:0] core_req_wsel;
  (* src = "Vortex_axi_fpu.v:13643.52-13643.65" *)
  output [31:0] core_rsp_data;
  wire [31:0] core_rsp_data;
  (* src = "Vortex_axi_fpu.v:13639.32-13639.46" *)
  output core_rsp_pmask;
  wire core_rsp_pmask;
  (* src = "Vortex_axi_fpu.v:13647.13-13647.27" *)
  input core_rsp_ready;
  wire core_rsp_ready;
  (* src = "Vortex_axi_fpu.v:13645.51-13645.63" *)
  output [44:0] core_rsp_tag;
  wire [44:0] core_rsp_tag;
  (* src = "Vortex_axi_fpu.v:13641.74-13641.86" *)
  output core_rsp_tid;
  wire core_rsp_tid;
  (* src = "Vortex_axi_fpu.v:13637.14-13637.28" *)
  output core_rsp_valid;
  wire core_rsp_valid;
  (* src = "Vortex_axi_fpu.v:13697.68-13697.77" *)
  wire [25:0] creq_addr;
  (* src = "Vortex_axi_fpu.v:13687.39-13687.50" *)
  wire [3:0] creq_byteen;
  (* src = "Vortex_axi_fpu.v:13689.45-13689.54" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] creq_data;
  (* src = "Vortex_axi_fpu.v:13910.45-13910.58" *)
  wire [31:0] creq_data_st1;
  (* src = "Vortex_axi_fpu.v:13808.7-13808.18" *)
  wire creq_enable;
  (* src = "Vortex_axi_fpu.v:13822.7-13822.16" *)
  wire creq_fire;
  (* src = "Vortex_axi_fpu.v:13806.7-13806.17" *)
  wire creq_grant;
  (* src = "Vortex_axi_fpu.v:13683.25-13683.35" *)
  wire creq_pmask;
  (* src = "Vortex_axi_fpu.v:13700.7-13700.17" *)
  wire creq_ready;
  (* src = "Vortex_axi_fpu.v:13695.7-13695.14" *)
  wire creq_rw;
  (* src = "Vortex_axi_fpu.v:13693.44-13693.52" *)
  wire [44:0] creq_tag;
  (* src = "Vortex_axi_fpu.v:13691.67-13691.75" *)
  wire creq_tid;
  (* src = "Vortex_axi_fpu.v:13699.7-13699.17" *)
  wire creq_valid;
  (* src = "Vortex_axi_fpu.v:13685.46-13685.55" *)
  wire [3:0] creq_wsel;
  (* src = "Vortex_axi_fpu.v:13993.45-13993.54" *)
  wire [31:0] crsq_data;
  (* src = "Vortex_axi_fpu.v:13991.25-13991.35" *)
  wire crsq_pmask;
  (* src = "Vortex_axi_fpu.v:13721.7-13721.17" *)
  wire crsq_ready;
  (* src = "Vortex_axi_fpu.v:13723.7-13723.17" *)
  wire crsq_stall;
  (* src = "Vortex_axi_fpu.v:13997.44-13997.52" *)
  wire [44:0] crsq_tag;
  (* src = "Vortex_axi_fpu.v:13995.67-13995.75" *)
  wire crsq_tid;
  (* src = "Vortex_axi_fpu.v:13720.7-13720.17" *)
  wire crsq_valid;
  (* src = "Vortex_axi_fpu.v:13855.7-13855.18" *)
  wire do_fill_st0;
  (* src = "Vortex_axi_fpu.v:13904.7-13904.18" *)
  wire do_fill_st1;
  (* src = "Vortex_axi_fpu.v:13857.7-13857.19" *)
  wire do_flush_st0;
  (* src = "Vortex_axi_fpu.v:13859.7-13859.20" *)
  wire do_lookup_st0;
  (* src = "Vortex_axi_fpu.v:13908.7-13908.18" *)
  wire do_mshr_st1;
  (* src = "Vortex_axi_fpu.v:13900.7-13900.18" *)
  wire do_read_st0;
  (* src = "Vortex_axi_fpu.v:13902.7-13902.18" *)
  wire do_read_st1;
  (* src = "Vortex_axi_fpu.v:13906.7-13906.19" *)
  wire do_write_st1;
  (* src = "Vortex_axi_fpu.v:13677.72-13677.82" *)
  input [7:0] flush_addr;
  wire [7:0] flush_addr;
  (* src = "Vortex_axi_fpu.v:13675.13-13675.25" *)
  input flush_enable;
  wire flush_enable;
  (* src = "Vortex_axi_fpu.v:13780.7-13780.18" *)
  wire is_fill_st0;
  (* src = "Vortex_axi_fpu.v:13781.7-13781.18" *)
  wire is_fill_st1;
  (* src = "Vortex_axi_fpu.v:13789.7-13789.19" *)
  wire is_flush_st0;
  (* src = "Vortex_axi_fpu.v:13783.7-13783.18" *)
  wire is_mshr_st0;
  (* src = "Vortex_axi_fpu.v:13784.7-13784.18" *)
  wire is_mshr_st1;
  (* src = "Vortex_axi_fpu.v:13748.7-13748.18" *)
  wire is_read_st0;
  (* src = "Vortex_axi_fpu.v:13749.7-13749.18" *)
  wire is_read_st1;
  (* src = "Vortex_axi_fpu.v:13751.7-13751.19" *)
  wire is_write_st0;
  (* src = "Vortex_axi_fpu.v:13752.7-13752.19" *)
  wire is_write_st1;
  (* src = "Vortex_axi_fpu.v:13659.75-13659.87" *)
  output [25:0] mem_req_addr;
  wire [25:0] mem_req_addr;
  (* src = "Vortex_axi_fpu.v:13655.46-13655.60" *)
  output [3:0] mem_req_byteen;
  wire [3:0] mem_req_byteen;
  (* src = "Vortex_axi_fpu.v:13663.52-13663.64" *)
  output [31:0] mem_req_data;
  wire [31:0] mem_req_data;
  (* src = "Vortex_axi_fpu.v:13661.38-13661.48" *)
  output mem_req_id;
  wire mem_req_id;
  (* src = "Vortex_axi_fpu.v:13653.32-13653.45" *)
  output mem_req_pmask;
  wire mem_req_pmask;
  (* src = "Vortex_axi_fpu.v:13665.13-13665.26" *)
  input mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_fpu.v:13651.14-13651.24" *)
  output mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_fpu.v:13649.14-13649.27" *)
  output mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_fpu.v:13657.53-13657.65" *)
  output [3:0] mem_req_wsel;
  wire [3:0] mem_req_wsel;
  (* src = "Vortex_axi_fpu.v:13718.68-13718.80" *)
  wire [25:0] mem_rsp_addr;
  (* src = "Vortex_axi_fpu.v:13671.43-13671.55" *)
  input [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_fpu.v:13820.7-13820.19" *)
  wire mem_rsp_fire;
  (* src = "Vortex_axi_fpu.v:13669.37-13669.47" *)
  input mem_rsp_id;
  wire mem_rsp_id;
  (* src = "Vortex_axi_fpu.v:13673.14-13673.27" *)
  output mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_fpu.v:13667.13-13667.26" *)
  input mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_fpu.v:13786.7-13786.15" *)
  wire miss_st0;
  (* src = "Vortex_axi_fpu.v:13787.7-13787.15" *)
  wire miss_st1;
  (* src = "Vortex_axi_fpu.v:13716.7-13716.20" *)
  wire mreq_alm_full;
  (* src = "Vortex_axi_fpu.v:14028.7-14028.17" *)
  wire mreq_empty;
  (* src = "Vortex_axi_fpu.v:14040.31-14040.38" *)
  wire mreq_id;
  (* src = "Vortex_axi_fpu.v:14027.7-14027.15" *)
  wire mreq_pop;
  (* src = "Vortex_axi_fpu.v:14026.7-14026.16" *)
  wire mreq_push;
  (* src = "Vortex_axi_fpu.v:14042.7-14042.14" *)
  wire mreq_rw;
  (* src = "Vortex_axi_fpu.v:14034.46-14034.55" *)
  wire [3:0] mreq_wsel;
  (* src = "Vortex_axi_fpu.v:13804.7-13804.18" *)
  wire mrsq_enable;
  (* src = "Vortex_axi_fpu.v:13802.7-13802.17" *)
  wire mrsq_grant;
  (* src = "Vortex_axi_fpu.v:13735.68-13735.77" *)
  wire [25:0] mshr_addr;
  (* src = "Vortex_axi_fpu.v:13729.31-13729.44" *)
  wire mshr_alloc_id;
  (* src = "Vortex_axi_fpu.v:13938.7-13938.20" *)
  wire mshr_allocate;
  (* src = "Vortex_axi_fpu.v:13731.7-13731.20" *)
  wire mshr_alm_full;
  (* src = "Vortex_axi_fpu.v:13733.31-13733.46" *)
  wire mshr_dequeue_id;
  (* src = "Vortex_axi_fpu.v:13800.7-13800.18" *)
  wire mshr_enable;
  (* src = "Vortex_axi_fpu.v:13818.7-13818.16" *)
  wire mshr_fire;
  (* src = "Vortex_axi_fpu.v:13798.7-13798.17" *)
  wire mshr_grant;
  (* src = "Vortex_axi_fpu.v:13885.31-13885.44" *)
  wire mshr_id_a_st0;
  (* src = "Vortex_axi_fpu.v:13774.31-13774.42" *)
  wire mshr_id_st0;
  (* src = "Vortex_axi_fpu.v:13791.7-13791.23" *)
  wire mshr_pending_st0;
  (* src = "Vortex_axi_fpu.v:13792.7-13792.23" *)
  wire mshr_pending_st1;
  (* src = "Vortex_axi_fpu.v:13743.25-13743.35" *)
  wire mshr_pmask;
  (* src = "Vortex_axi_fpu.v:13727.7-13727.17" *)
  wire mshr_ready;
  (* src = "Vortex_axi_fpu.v:13944.7-13944.19" *)
  wire mshr_release;
  (* src = "Vortex_axi_fpu.v:13940.7-13940.18" *)
  wire mshr_replay;
  (* src = "Vortex_axi_fpu.v:13737.44-13737.52" *)
  wire [44:0] mshr_tag;
  (* src = "Vortex_axi_fpu.v:13741.67-13741.75" *)
  wire mshr_tid;
  (* src = "Vortex_axi_fpu.v:13725.7-13725.17" *)
  wire mshr_valid;
  (* src = "Vortex_axi_fpu.v:13739.46-13739.55" *)
  wire [3:0] mshr_wsel;
  (* src = "Vortex_axi_fpu.v:13763.25-13763.34" *)
  wire pmask_st0;
  (* src = "Vortex_axi_fpu.v:13796.7-13796.23" *)
  wire rdw_write_hazard;
  (* src = "Vortex_axi_fpu.v:13679.14-13679.24" *)
  wire [43:0] req_id_sel;
  (* src = "Vortex_axi_fpu.v:13680.14-13680.24" *)
  wire [43:0] req_id_st0;
  (* src = "Vortex_axi_fpu.v:13760.67-13760.78" *)
  wire req_tid_st0;
  (* src = "Vortex_axi_fpu.v:13615.13-13615.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:13861.7-13861.20" *)
  wire tag_match_st0;
  (* src = "Vortex_axi_fpu.v:13766.44-13766.51" *)
  wire [44:0] tag_st0;
  (* src = "Vortex_axi_fpu.v:13777.7-13777.16" *)
  wire valid_st0;
  (* src = "Vortex_axi_fpu.v:13778.7-13778.16" *)
  wire valid_st1;
  (* src = "Vortex_axi_fpu.v:13771.37-13771.46" *)
  wire [511:0] wdata_st0;
  (* src = "Vortex_axi_fpu.v:13772.37-13772.46" *)
  wire [511:0] wdata_st1;
  (* src = "Vortex_axi_fpu.v:13754.46-13754.54" *)
  wire [3:0] wsel_st0;
  assign _000_ = valid_st0 && (* src = "Vortex_axi_fpu.v:13796.27-13796.52" *) is_write_st0;
  assign rdw_write_hazard = _000_ && (* src = "Vortex_axi_fpu.v:13796.26-13796.65" *) _029_;
  assign mshr_enable = mshr_grant && (* src = "Vortex_axi_fpu.v:13800.21-13800.45" *) mshr_valid;
  assign mrsq_enable = mrsq_grant && (* src = "Vortex_axi_fpu.v:13804.21-13804.48" *) mem_rsp_valid;
  assign mrsq_grant = mshr_grant && (* src = "Vortex_axi_fpu.v:13806.21-13806.50" *) _012_;
  assign creq_grant = mrsq_grant && (* src = "Vortex_axi_fpu.v:13806.20-13806.67" *) _013_;
  assign creq_enable = creq_grant && (* src = "Vortex_axi_fpu.v:13808.21-13808.45" *) creq_valid;
  assign _001_ = mshr_grant && (* src = "Vortex_axi_fpu.v:13810.23-13810.53" *) _014_;
  assign mshr_ready = _001_ && (* src = "Vortex_axi_fpu.v:13810.22-13810.69" *) _015_;
  assign mem_rsp_ready = mrsq_grant && (* src = "Vortex_axi_fpu.v:13812.25-13812.50" *) _015_;
  assign _002_ = creq_grant && (* src = "Vortex_axi_fpu.v:13814.25-13814.56" *) _016_;
  assign _003_ = _002_ && (* src = "Vortex_axi_fpu.v:13814.24-13814.75" *) _017_;
  assign _004_ = _003_ && (* src = "Vortex_axi_fpu.v:13814.23-13814.94" *) _018_;
  assign creq_ready = _004_ && (* src = "Vortex_axi_fpu.v:13814.22-13814.110" *) _015_;
  assign mshr_fire = mshr_valid && (* src = "Vortex_axi_fpu.v:13818.19-13818.43" *) mshr_ready;
  assign mem_rsp_fire = mem_rsp_valid && (* src = "Vortex_axi_fpu.v:13820.22-13820.52" *) mem_rsp_ready;
  assign creq_fire = creq_valid && (* src = "Vortex_axi_fpu.v:13822.19-13822.43" *) creq_ready;
  assign _005_ = creq_enable && (* src = "Vortex_axi_fpu.v:13849.136-13849.158" *) creq_rw;
  assign _006_ = creq_enable && (* src = "Vortex_axi_fpu.v:13849.111-13849.134" *) _029_;
  assign do_fill_st0 = valid_st0 && (* src = "Vortex_axi_fpu.v:13855.21-13855.45" *) is_fill_st0;
  assign do_flush_st0 = valid_st0 && (* src = "Vortex_axi_fpu.v:13857.22-13857.47" *) is_flush_st0;
  assign do_lookup_st0 = valid_st0 && (* src = "Vortex_axi_fpu.v:13859.23-13859.66" *) _030_;
  assign miss_st0 = _026_ && (* src = "Vortex_axi_fpu.v:13883.20-13883.67" *) _031_;
  assign do_read_st0 = valid_st0 && (* src = "Vortex_axi_fpu.v:13900.21-13900.45" *) is_read_st0;
  assign do_read_st1 = valid_st1 && (* src = "Vortex_axi_fpu.v:13902.21-13902.45" *) is_read_st1;
  assign do_fill_st1 = valid_st1 && (* src = "Vortex_axi_fpu.v:13904.21-13904.45" *) is_fill_st1;
  assign do_write_st1 = valid_st1 && (* src = "Vortex_axi_fpu.v:13906.22-13906.47" *) is_write_st1;
  assign do_mshr_st1 = valid_st1 && (* src = "Vortex_axi_fpu.v:13908.21-13908.45" *) is_mshr_st1;
  assign _007_ = do_write_st1 && (* src = "Vortex_axi_fpu.v:13928.10-13928.35" *) _019_;
  assign mshr_allocate = do_read_st0 && (* src = "Vortex_axi_fpu.v:13938.23-13938.49" *) _015_;
  assign mshr_replay = do_fill_st0 && (* src = "Vortex_axi_fpu.v:13940.21-13940.47" *) _015_;
  assign _008_ = do_read_st1 && (* src = "Vortex_axi_fpu.v:13944.23-13944.47" *) _019_;
  assign mshr_release = _008_ && (* src = "Vortex_axi_fpu.v:13944.22-13944.63" *) _015_;
  assign _009_ = creq_fire && (* src = "Vortex_axi_fpu.v:13949.9-13949.30" *) _029_;
  assign crsq_stall = crsq_valid && (* src = "Vortex_axi_fpu.v:14001.22-14001.47" *) _020_;
  assign _010_ = do_read_st1 && (* src = "Vortex_axi_fpu.v:14044.23-14044.46" *) miss_st1;
  assign _011_ = _010_ && (* src = "Vortex_axi_fpu.v:14044.22-14044.68" *) _021_;
  assign mreq_pop = mem_req_valid && (* src = "Vortex_axi_fpu.v:14046.20-14046.50" *) mem_req_ready;
  assign mreq_rw = $signed(32'd0) && (* src = "Vortex_axi_fpu.v:14048.19-14048.47" *) is_write_st1;
  assign mshr_grant = ! (* src = "Vortex_axi_fpu.v:13806.21-13806.34" *) flush_enable;
  assign _012_ = ! (* src = "Vortex_axi_fpu.v:13806.38-13806.50" *) mshr_enable;
  assign _013_ = ! (* src = "Vortex_axi_fpu.v:13806.55-13806.67" *) mrsq_enable;
  assign _014_ = ! (* src = "Vortex_axi_fpu.v:13810.37-13810.53" *) do_fill_st0;
  assign _016_ = ! (* src = "Vortex_axi_fpu.v:13814.39-13814.56" *) rdw_write_hazard;
  assign _017_ = ! (* src = "Vortex_axi_fpu.v:13814.61-13814.75" *) mreq_alm_full;
  assign _018_ = ! (* src = "Vortex_axi_fpu.v:13814.80-13814.94" *) mshr_alm_full;
  assign _015_ = ! (* src = "Vortex_axi_fpu.v:13944.52-13944.63" *) crsq_stall;
  assign _019_ = ! (* src = "Vortex_axi_fpu.v:13999.38-13999.47" *) miss_st1;
  assign _020_ = ! (* src = "Vortex_axi_fpu.v:14001.36-14001.47" *) crsq_ready;
  assign _021_ = ! (* src = "Vortex_axi_fpu.v:14044.51-14044.68" *) mshr_pending_st1;
  assign mem_req_valid = ! (* src = "Vortex_axi_fpu.v:14078.25-14078.36" *) mreq_empty;
  assign _022_ = flush_enable || (* src = "Vortex_axi_fpu.v:13849.15-13849.38" *) mshr_fire;
  assign _023_ = _022_ || (* src = "Vortex_axi_fpu.v:13849.14-13849.55" *) mem_rsp_fire;
  assign _024_ = _023_ || (* src = "Vortex_axi_fpu.v:13849.13-13849.69" *) creq_fire;
  assign _025_ = is_fill_st0 || (* src = "Vortex_axi_fpu.v:13859.38-13859.65" *) is_flush_st0;
  assign _026_ = is_read_st0 || (* src = "Vortex_axi_fpu.v:13885.48-13885.75" *) is_write_st0;
  assign _027_ = do_read_st1 || (* src = "Vortex_axi_fpu.v:13926.9-13926.35" *) do_mshr_st1;
  assign _028_ = mshr_fire || (* src = "Vortex_axi_fpu.v:13950.9-13950.34" *) mshr_release;
  assign crsq_valid = _008_ || (* src = "Vortex_axi_fpu.v:13999.22-13999.63" *) do_mshr_st1;
  assign mreq_push = _011_ || (* src = "Vortex_axi_fpu.v:14044.21-14044.85" *) do_write_st1;
  assign _030_ = ~ (* src = "Vortex_axi_fpu.v:13859.36-13859.66" *) _025_;
  assign _031_ = ~ (* src = "Vortex_axi_fpu.v:13883.53-13883.67" *) tag_match_st0;
  assign _029_ = ~ (* src = "Vortex_axi_fpu.v:13949.22-13949.30" *) creq_rw;
  assign req_id_sel = mshr_enable ? (* src = "Vortex_axi_fpu.v:13824.23-13824.884" *) mshr_tag[44:1] : creq_tag[44:1];
  assign _032_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.453-13849.494" *) mshr_dequeue_id : mem_rsp_id;
  assign _033_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.417-13849.449" *) mshr_tag : creq_tag;
  assign _034_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.377-13849.413" *) mshr_pmask : creq_pmask;
  assign _035_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.341-13849.373" *) mshr_tid : creq_tid;
  assign _036_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.290-13849.324" *) mshr_wsel : creq_wsel;
  assign _037_ = mem_rsp_valid ? (* src = "Vortex_axi_fpu.v:13849.233-13849.273" *) mem_rsp_addr : creq_addr;
  assign _038_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.207-13849.274" *) mshr_addr : _037_;
  assign _039_ = flush_enable ? (* src = "Vortex_axi_fpu.v:13849.161-13849.275" *) { 18'h00000, flush_addr } : _038_;
  assign mshr_id_a_st0 = _026_ ? (* src = "Vortex_axi_fpu.v:13885.48-13885.105" *) mshr_alloc_id : mshr_id_st0;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13705.4-13714.3" *)
  \$paramod$5c33fe284aad55cc2812318bbe49b92b18387f71\VX_elastic_buffer  core_req_queue (
    .clk(clk),
    .data_in({ core_req_rw, core_req_addr, core_req_pmask, core_req_wsel, core_req_byteen, core_req_data, core_req_tid, core_req_tag }),
    .data_out({ creq_rw, creq_addr, creq_pmask, creq_wsel, creq_byteen, creq_data, creq_tid, creq_tag }),
    .ready_in(core_req_ready),
    .ready_out(creq_ready),
    .reset(reset),
    .valid_in(core_req_valid),
    .valid_out(creq_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14015.4-14024.3" *)
  \$paramod$52ce073bf6b84cb5fd7ec8a0eebad6b106d8ebed\VX_elastic_buffer  core_rsp_req (
    .clk(clk),
    .data_in({ crsq_tag, crsq_pmask, crsq_data, crsq_tid }),
    .data_out({ core_rsp_tag, core_rsp_pmask, core_rsp_data, core_rsp_tid }),
    .ready_in(crsq_ready),
    .ready_out(core_rsp_ready),
    .reset(reset),
    .valid_in(crsq_valid),
    .valid_out(core_rsp_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13921.4-13936.3" *)
  \$paramod$ad8baa6106f0d26343d853db062c653907164e2a\VX_data_access  data_access (
    .addr(addr_st1),
    .byteen(byteen_st1),
    .clk(clk),
    .fill(do_fill_st1),
    .fill_data({ wdata_st1[511:32], creq_data_st1 }),
    .pmask(crsq_pmask),
    .read(_027_),
    .read_data(crsq_data),
    .req_id(crsq_tag[44:1]),
    .reset(reset),
    .stall(crsq_stall),
    .write(_007_),
    .write_data(creq_data_st1),
    .wsel(mreq_wsel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14067.4-14076.3" *)
  \$paramod$3ea9566a12d160f8bc6989dcc47488422d726c1f\VX_fifo_queue  mem_req_queue (
    .alm_full(mreq_alm_full),
    .clk(clk),
    .data_in({ mreq_rw, addr_st1, mreq_id, crsq_pmask, byteen_st1, mreq_wsel, creq_data_st1 }),
    .data_out({ mem_req_rw, mem_req_addr, mem_req_id, mem_req_pmask, mem_req_byteen, mem_req_wsel, mem_req_data }),
    .empty(mreq_empty),
    .pop(mreq_pop),
    .push(mreq_push),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13964.4-13989.3" *)
  \$paramod$5808785127b0b65fd9bd4af247776b167ad763b9\VX_miss_resrv  miss_resrv (
    .allocate_addr(addr_st0),
    .allocate_data({ wsel_st0, req_id_st0, tag_st0[0], req_tid_st0, pmask_st0 }),
    .allocate_id(mshr_alloc_id),
    .allocate_valid(mshr_allocate),
    .clk(clk),
    .deq_req_id(req_id_sel),
    .dequeue_addr(mshr_addr),
    .dequeue_data({ mshr_wsel, mshr_tag, mshr_tid, mshr_pmask }),
    .dequeue_id(mshr_dequeue_id),
    .dequeue_ready(mshr_ready),
    .dequeue_valid(mshr_valid),
    .fill_addr(mem_rsp_addr),
    .fill_id(mem_rsp_id),
    .fill_valid(mem_rsp_fire),
    .lkp_req_id(req_id_st0),
    .lookup_addr(addr_st0),
    .lookup_id(mshr_alloc_id),
    .lookup_match(mshr_pending_st0),
    .lookup_replay(mshr_replay),
    .lookup_valid(mshr_allocate),
    .rel_req_id(crsq_tag[44:1]),
    .release_id(mreq_id),
    .release_valid(mshr_release),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13946.38-13952.3" *)
  \$paramod\VX_pending_size\SIZE=s32'00000000000000000000000000000010  mshr_pending_size (
    .clk(clk),
    .decr(_028_),
    .full(mshr_alm_full),
    .incr(_009_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13845.4-13851.3" *)
  \$paramod$e56b6875b23870e8007a4b9bce7bf5de6bdab4b7\VX_pipe_register  pipe_reg0 (
    .clk(clk),
    .data_in({ _024_, flush_enable, mshr_enable, mrsq_enable, _006_, _005_, _039_, mem_rsp_data, _036_, creq_byteen, _035_, _034_, _033_, _032_ }),
    .data_out({ valid_st0, is_flush_st0, is_mshr_st0, is_fill_st0, is_read_st0, is_write_st0, addr_st0, wdata_st0, wsel_st0, byteen_st0, req_tid_st0, pmask_st0, req_id_st0, tag_st0[0], mshr_id_st0 }),
    .enable(_015_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13890.4-13896.3" *)
  \$paramod$2c9c05b71171db5dc12365f603c732bd72be1571\VX_pipe_register  pipe_reg1 (
    .clk(clk),
    .data_in({ valid_st0, is_mshr_st0, is_fill_st0, is_read_st0, is_write_st0, miss_st0, addr_st0, wdata_st0, wsel_st0, byteen_st0, req_tid_st0, pmask_st0, req_id_st0, tag_st0[0], mshr_id_a_st0, mshr_pending_st0 }),
    .data_out({ valid_st1, is_mshr_st1, is_fill_st1, is_read_st1, is_write_st1, miss_st1, addr_st1, wdata_st1[511:32], creq_data_st1, mreq_wsel, byteen_st1, crsq_tid, crsq_pmask, crsq_tag, mreq_id, mshr_pending_st1 }),
    .enable(_015_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13871.4-13881.3" *)
  \$paramod$cf4035d087687f1a4f0b8465d35b2b7e0a4d9f7f\VX_tag_access  tag_access (
    .addr(addr_st0),
    .clk(clk),
    .fill(do_fill_st0),
    .flush(do_flush_st0),
    .lookup(do_lookup_st0),
    .req_id(req_id_st0),
    .reset(reset),
    .stall(crsq_stall),
    .tag_match(tag_match_st0)
  );
  assign tag_st0[44:1] = req_id_st0;
  assign wdata_st1[31:0] = creq_data_st1;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_sp_ram" *)
(* src = "Vortex_axi_fpu.v:9997.1-10450.10" *)
module \$paramod$81ca6181cb86a556b62374c3fd66285fcd9f0772\VX_sp_ram (clk, addr, wren, wdata, rdata);
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _000_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _001_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _002_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _003_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _004_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _005_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _006_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _007_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _008_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _009_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _010_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _011_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _012_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _013_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _014_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _015_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _016_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _017_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _018_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _019_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _020_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _021_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _022_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _023_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _024_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _025_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _026_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _027_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _028_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _029_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _030_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _031_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _032_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _033_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _034_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _035_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _036_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _037_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _038_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _039_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _040_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _041_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _042_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _043_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _044_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _045_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _046_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _047_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _048_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _049_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _050_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _051_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _052_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _053_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _054_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _055_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _056_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _057_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _058_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _059_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _060_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _061_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _062_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _063_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _064_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _065_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _066_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _067_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _068_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _069_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _070_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _071_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _072_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _073_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _074_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _075_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _076_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _077_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _078_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _079_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _080_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _081_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _082_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _083_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _084_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _085_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _086_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _087_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _088_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _089_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _090_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _091_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _092_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _093_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _094_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _095_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _096_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _097_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _098_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _099_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _100_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _101_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _102_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _103_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _104_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _105_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _106_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _107_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _108_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _109_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _110_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _111_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _112_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _113_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _114_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _115_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _116_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _117_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _118_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _119_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _120_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _121_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _122_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _123_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _124_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _125_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _126_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _127_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _128_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _129_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _130_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _131_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _132_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _133_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _134_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _135_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _136_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _137_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _138_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _139_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _140_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _141_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _142_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _143_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _144_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _145_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _146_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _147_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _148_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _149_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _150_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _151_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _152_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _153_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _154_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _155_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _156_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _157_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _158_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _159_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _160_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _161_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _162_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _163_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _164_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _165_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _166_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _167_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _168_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _169_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _170_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _171_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _172_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _173_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _174_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _175_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _176_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _177_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _178_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _179_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _180_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _181_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _182_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _183_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _184_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _185_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _186_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _187_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _188_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [6:0] _189_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _190_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [511:0] _191_;
  (* src = "Vortex_axi_fpu.v:10027.27-10027.31" *)
  input [6:0] addr;
  wire [6:0] addr;
  (* src = "Vortex_axi_fpu.v:10025.13-10025.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10033.28-10033.33" *)
  output [511:0] rdata;
  wire [511:0] rdata;
  (* src = "Vortex_axi_fpu.v:10031.27-10031.32" *)
  input [511:0] wdata;
  wire [511:0] wdata;
  (* src = "Vortex_axi_fpu.v:10029.29-10029.33" *)
  input [63:0] wren;
  wire [63:0] wren;
  (* src = "Vortex_axi_fpu.v:10292.33-10292.36" *)
  reg [511:0] \genblk1.genblk1.genblk1.genblk1.ram  [127:0];
  always @(posedge clk) begin
    if (_002_[7])
      \genblk1.genblk1.genblk1.genblk1.ram [_000_][7:0] <= _001_[7:0];
    if (_005_[15])
      \genblk1.genblk1.genblk1.genblk1.ram [_003_][15:8] <= _004_[15:8];
    if (_008_[23])
      \genblk1.genblk1.genblk1.genblk1.ram [_006_][23:16] <= _007_[23:16];
    if (_011_[31])
      \genblk1.genblk1.genblk1.genblk1.ram [_009_][31:24] <= _010_[31:24];
    if (_014_[39])
      \genblk1.genblk1.genblk1.genblk1.ram [_012_][39:32] <= _013_[39:32];
    if (_017_[47])
      \genblk1.genblk1.genblk1.genblk1.ram [_015_][47:40] <= _016_[47:40];
    if (_020_[55])
      \genblk1.genblk1.genblk1.genblk1.ram [_018_][55:48] <= _019_[55:48];
    if (_023_[63])
      \genblk1.genblk1.genblk1.genblk1.ram [_021_][63:56] <= _022_[63:56];
    if (_026_[71])
      \genblk1.genblk1.genblk1.genblk1.ram [_024_][71:64] <= _025_[71:64];
    if (_029_[79])
      \genblk1.genblk1.genblk1.genblk1.ram [_027_][79:72] <= _028_[79:72];
    if (_032_[87])
      \genblk1.genblk1.genblk1.genblk1.ram [_030_][87:80] <= _031_[87:80];
    if (_035_[95])
      \genblk1.genblk1.genblk1.genblk1.ram [_033_][95:88] <= _034_[95:88];
    if (_038_[103])
      \genblk1.genblk1.genblk1.genblk1.ram [_036_][103:96] <= _037_[103:96];
    if (_041_[111])
      \genblk1.genblk1.genblk1.genblk1.ram [_039_][111:104] <= _040_[111:104];
    if (_044_[119])
      \genblk1.genblk1.genblk1.genblk1.ram [_042_][119:112] <= _043_[119:112];
    if (_047_[127])
      \genblk1.genblk1.genblk1.genblk1.ram [_045_][127:120] <= _046_[127:120];
    if (_050_[135])
      \genblk1.genblk1.genblk1.genblk1.ram [_048_][135:128] <= _049_[135:128];
    if (_053_[143])
      \genblk1.genblk1.genblk1.genblk1.ram [_051_][143:136] <= _052_[143:136];
    if (_056_[151])
      \genblk1.genblk1.genblk1.genblk1.ram [_054_][151:144] <= _055_[151:144];
    if (_059_[159])
      \genblk1.genblk1.genblk1.genblk1.ram [_057_][159:152] <= _058_[159:152];
    if (_062_[167])
      \genblk1.genblk1.genblk1.genblk1.ram [_060_][167:160] <= _061_[167:160];
    if (_065_[175])
      \genblk1.genblk1.genblk1.genblk1.ram [_063_][175:168] <= _064_[175:168];
    if (_068_[183])
      \genblk1.genblk1.genblk1.genblk1.ram [_066_][183:176] <= _067_[183:176];
    if (_071_[191])
      \genblk1.genblk1.genblk1.genblk1.ram [_069_][191:184] <= _070_[191:184];
    if (_074_[199])
      \genblk1.genblk1.genblk1.genblk1.ram [_072_][199:192] <= _073_[199:192];
    if (_077_[207])
      \genblk1.genblk1.genblk1.genblk1.ram [_075_][207:200] <= _076_[207:200];
    if (_080_[215])
      \genblk1.genblk1.genblk1.genblk1.ram [_078_][215:208] <= _079_[215:208];
    if (_083_[223])
      \genblk1.genblk1.genblk1.genblk1.ram [_081_][223:216] <= _082_[223:216];
    if (_086_[231])
      \genblk1.genblk1.genblk1.genblk1.ram [_084_][231:224] <= _085_[231:224];
    if (_089_[239])
      \genblk1.genblk1.genblk1.genblk1.ram [_087_][239:232] <= _088_[239:232];
    if (_092_[247])
      \genblk1.genblk1.genblk1.genblk1.ram [_090_][247:240] <= _091_[247:240];
    if (_095_[255])
      \genblk1.genblk1.genblk1.genblk1.ram [_093_][255:248] <= _094_[255:248];
    if (_098_[263])
      \genblk1.genblk1.genblk1.genblk1.ram [_096_][263:256] <= _097_[263:256];
    if (_101_[271])
      \genblk1.genblk1.genblk1.genblk1.ram [_099_][271:264] <= _100_[271:264];
    if (_104_[279])
      \genblk1.genblk1.genblk1.genblk1.ram [_102_][279:272] <= _103_[279:272];
    if (_107_[287])
      \genblk1.genblk1.genblk1.genblk1.ram [_105_][287:280] <= _106_[287:280];
    if (_110_[295])
      \genblk1.genblk1.genblk1.genblk1.ram [_108_][295:288] <= _109_[295:288];
    if (_113_[303])
      \genblk1.genblk1.genblk1.genblk1.ram [_111_][303:296] <= _112_[303:296];
    if (_116_[311])
      \genblk1.genblk1.genblk1.genblk1.ram [_114_][311:304] <= _115_[311:304];
    if (_119_[319])
      \genblk1.genblk1.genblk1.genblk1.ram [_117_][319:312] <= _118_[319:312];
    if (_122_[327])
      \genblk1.genblk1.genblk1.genblk1.ram [_120_][327:320] <= _121_[327:320];
    if (_125_[335])
      \genblk1.genblk1.genblk1.genblk1.ram [_123_][335:328] <= _124_[335:328];
    if (_128_[343])
      \genblk1.genblk1.genblk1.genblk1.ram [_126_][343:336] <= _127_[343:336];
    if (_131_[351])
      \genblk1.genblk1.genblk1.genblk1.ram [_129_][351:344] <= _130_[351:344];
    if (_134_[359])
      \genblk1.genblk1.genblk1.genblk1.ram [_132_][359:352] <= _133_[359:352];
    if (_137_[367])
      \genblk1.genblk1.genblk1.genblk1.ram [_135_][367:360] <= _136_[367:360];
    if (_140_[375])
      \genblk1.genblk1.genblk1.genblk1.ram [_138_][375:368] <= _139_[375:368];
    if (_143_[383])
      \genblk1.genblk1.genblk1.genblk1.ram [_141_][383:376] <= _142_[383:376];
    if (_146_[391])
      \genblk1.genblk1.genblk1.genblk1.ram [_144_][391:384] <= _145_[391:384];
    if (_149_[399])
      \genblk1.genblk1.genblk1.genblk1.ram [_147_][399:392] <= _148_[399:392];
    if (_152_[407])
      \genblk1.genblk1.genblk1.genblk1.ram [_150_][407:400] <= _151_[407:400];
    if (_155_[415])
      \genblk1.genblk1.genblk1.genblk1.ram [_153_][415:408] <= _154_[415:408];
    if (_158_[423])
      \genblk1.genblk1.genblk1.genblk1.ram [_156_][423:416] <= _157_[423:416];
    if (_161_[431])
      \genblk1.genblk1.genblk1.genblk1.ram [_159_][431:424] <= _160_[431:424];
    if (_164_[439])
      \genblk1.genblk1.genblk1.genblk1.ram [_162_][439:432] <= _163_[439:432];
    if (_167_[447])
      \genblk1.genblk1.genblk1.genblk1.ram [_165_][447:440] <= _166_[447:440];
    if (_170_[455])
      \genblk1.genblk1.genblk1.genblk1.ram [_168_][455:448] <= _169_[455:448];
    if (_173_[463])
      \genblk1.genblk1.genblk1.genblk1.ram [_171_][463:456] <= _172_[463:456];
    if (_176_[471])
      \genblk1.genblk1.genblk1.genblk1.ram [_174_][471:464] <= _175_[471:464];
    if (_179_[479])
      \genblk1.genblk1.genblk1.genblk1.ram [_177_][479:472] <= _178_[479:472];
    if (_182_[487])
      \genblk1.genblk1.genblk1.genblk1.ram [_180_][487:480] <= _181_[487:480];
    if (_185_[495])
      \genblk1.genblk1.genblk1.genblk1.ram [_183_][495:488] <= _184_[495:488];
    if (_188_[503])
      \genblk1.genblk1.genblk1.genblk1.ram [_186_][503:496] <= _187_[503:496];
    if (_191_[511])
      \genblk1.genblk1.genblk1.genblk1.ram [_189_][511:504] <= _190_[511:504];
  end
  assign rdata = \genblk1.genblk1.genblk1.genblk1.ram [addr];
  assign _191_[511] = wren[63] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _190_ = wren[63] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { wdata[511:504], 504'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _189_ = wren[63] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _188_[503] = wren[62] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _187_ = wren[62] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 8'h00, wdata[503:496], 496'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _186_ = wren[62] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _185_[495] = wren[61] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _184_ = wren[61] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 16'h0000, wdata[495:488], 488'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _183_ = wren[61] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _182_[487] = wren[60] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _181_ = wren[60] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 24'h000000, wdata[487:480], 480'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _180_ = wren[60] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _179_[479] = wren[59] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _178_ = wren[59] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 32'h00000000, wdata[479:472], 472'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _177_ = wren[59] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _176_[471] = wren[58] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _175_ = wren[58] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 40'h0000000000, wdata[471:464], 464'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _174_ = wren[58] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _173_[463] = wren[57] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _172_ = wren[57] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 48'h000000000000, wdata[463:456], 456'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _171_ = wren[57] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _170_[455] = wren[56] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _169_ = wren[56] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 56'h00000000000000, wdata[455:448], 448'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _168_ = wren[56] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _167_[447] = wren[55] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _166_ = wren[55] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 64'h0000000000000000, wdata[447:440], 440'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _165_ = wren[55] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _164_[439] = wren[54] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _163_ = wren[54] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 72'h000000000000000000, wdata[439:432], 432'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _162_ = wren[54] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _161_[431] = wren[53] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _160_ = wren[53] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 80'h00000000000000000000, wdata[431:424], 424'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _159_ = wren[53] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _158_[423] = wren[52] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _157_ = wren[52] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 88'h0000000000000000000000, wdata[423:416], 416'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _156_ = wren[52] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _155_[415] = wren[51] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _154_ = wren[51] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 96'h000000000000000000000000, wdata[415:408], 408'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _153_ = wren[51] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _152_[407] = wren[50] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _151_ = wren[50] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 104'h00000000000000000000000000, wdata[407:400], 400'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _150_ = wren[50] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _149_[399] = wren[49] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _148_ = wren[49] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 112'h0000000000000000000000000000, wdata[399:392], 392'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _147_ = wren[49] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _146_[391] = wren[48] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _145_ = wren[48] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 120'h000000000000000000000000000000, wdata[391:384], 384'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _144_ = wren[48] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _143_[383] = wren[47] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _142_ = wren[47] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 128'h00000000000000000000000000000000, wdata[383:376], 376'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _141_ = wren[47] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _140_[375] = wren[46] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _139_ = wren[46] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 136'h0000000000000000000000000000000000, wdata[375:368], 368'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _138_ = wren[46] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _137_[367] = wren[45] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _136_ = wren[45] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 144'h000000000000000000000000000000000000, wdata[367:360], 360'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _135_ = wren[45] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _134_[359] = wren[44] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _133_ = wren[44] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 152'h00000000000000000000000000000000000000, wdata[359:352], 352'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _132_ = wren[44] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _131_[351] = wren[43] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _130_ = wren[43] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 160'h0000000000000000000000000000000000000000, wdata[351:344], 344'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _129_ = wren[43] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _128_[343] = wren[42] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _127_ = wren[42] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 168'h000000000000000000000000000000000000000000, wdata[343:336], 336'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _126_ = wren[42] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _125_[335] = wren[41] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _124_ = wren[41] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 176'h00000000000000000000000000000000000000000000, wdata[335:328], 328'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _123_ = wren[41] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _122_[327] = wren[40] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _121_ = wren[40] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 184'h0000000000000000000000000000000000000000000000, wdata[327:320], 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _120_ = wren[40] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _119_[319] = wren[39] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _118_ = wren[39] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 192'h000000000000000000000000000000000000000000000000, wdata[319:312], 312'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _117_ = wren[39] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _116_[311] = wren[38] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _115_ = wren[38] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 200'h00000000000000000000000000000000000000000000000000, wdata[311:304], 304'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _114_ = wren[38] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _113_[303] = wren[37] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _112_ = wren[37] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 208'h0000000000000000000000000000000000000000000000000000, wdata[303:296], 296'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _111_ = wren[37] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _110_[295] = wren[36] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _109_ = wren[36] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 216'h000000000000000000000000000000000000000000000000000000, wdata[295:288], 288'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _108_ = wren[36] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _107_[287] = wren[35] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _106_ = wren[35] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 224'h00000000000000000000000000000000000000000000000000000000, wdata[287:280], 280'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _105_ = wren[35] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _104_[279] = wren[34] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _103_ = wren[34] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 232'h0000000000000000000000000000000000000000000000000000000000, wdata[279:272], 272'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _102_ = wren[34] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _101_[271] = wren[33] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _100_ = wren[33] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 240'h000000000000000000000000000000000000000000000000000000000000, wdata[271:264], 264'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _099_ = wren[33] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _098_[263] = wren[32] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _097_ = wren[32] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 248'h00000000000000000000000000000000000000000000000000000000000000, wdata[263:256], 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _096_ = wren[32] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _095_[255] = wren[31] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _094_ = wren[31] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 256'h0000000000000000000000000000000000000000000000000000000000000000, wdata[255:248], 248'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _093_ = wren[31] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _092_[247] = wren[30] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _091_ = wren[30] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 264'h000000000000000000000000000000000000000000000000000000000000000000, wdata[247:240], 240'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _090_ = wren[30] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _089_[239] = wren[29] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _088_ = wren[29] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 272'h00000000000000000000000000000000000000000000000000000000000000000000, wdata[239:232], 232'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _087_ = wren[29] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _086_[231] = wren[28] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _085_ = wren[28] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 280'h0000000000000000000000000000000000000000000000000000000000000000000000, wdata[231:224], 224'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _084_ = wren[28] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _083_[223] = wren[27] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _082_ = wren[27] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 288'h000000000000000000000000000000000000000000000000000000000000000000000000, wdata[223:216], 216'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _081_ = wren[27] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _080_[215] = wren[26] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _079_ = wren[26] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 296'h00000000000000000000000000000000000000000000000000000000000000000000000000, wdata[215:208], 208'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _078_ = wren[26] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _077_[207] = wren[25] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _076_ = wren[25] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 304'h0000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[207:200], 200'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _075_ = wren[25] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _074_[199] = wren[24] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _073_ = wren[24] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 312'h000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[199:192], 192'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _072_ = wren[24] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _071_[191] = wren[23] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _070_ = wren[23] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[191:184], 184'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _069_ = wren[23] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _068_[183] = wren[22] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _067_ = wren[22] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 328'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[183:176], 176'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _066_ = wren[22] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _065_[175] = wren[21] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _064_ = wren[21] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 336'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[175:168], 168'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _063_ = wren[21] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _062_[167] = wren[20] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _061_ = wren[20] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 344'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[167:160], 160'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _060_ = wren[20] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _059_[159] = wren[19] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _058_ = wren[19] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 352'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[159:152], 152'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _057_ = wren[19] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _056_[151] = wren[18] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _055_ = wren[18] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 360'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[151:144], 144'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _054_ = wren[18] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _053_[143] = wren[17] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _052_ = wren[17] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 368'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[143:136], 136'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _051_ = wren[17] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _050_[135] = wren[16] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _049_ = wren[16] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 376'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[135:128], 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _048_ = wren[16] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _047_[127] = wren[15] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _046_ = wren[15] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 384'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[127:120], 120'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _045_ = wren[15] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _044_[119] = wren[14] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _043_ = wren[14] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 392'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[119:112], 112'hxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _042_ = wren[14] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _041_[111] = wren[13] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _040_ = wren[13] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 400'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[111:104], 104'hxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _039_ = wren[13] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _038_[103] = wren[12] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _037_ = wren[12] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 408'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[103:96], 96'hxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _036_ = wren[12] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _035_[95] = wren[11] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _034_ = wren[11] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 416'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[95:88], 88'hxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _033_ = wren[11] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _032_[87] = wren[10] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _031_ = wren[10] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 424'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[87:80], 80'hxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _030_ = wren[10] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _029_[79] = wren[9] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _028_ = wren[9] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 432'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[79:72], 72'hxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _027_ = wren[9] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _026_[71] = wren[8] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _025_ = wren[8] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 440'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[71:64], 64'hxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _024_ = wren[8] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _023_[63] = wren[7] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _022_ = wren[7] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 448'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[63:56], 56'hxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _021_ = wren[7] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _020_[55] = wren[6] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _019_ = wren[6] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 456'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[55:48], 48'hxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _018_ = wren[6] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _017_[47] = wren[5] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _016_ = wren[5] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 464'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[47:40], 40'hxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _015_ = wren[5] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _014_[39] = wren[4] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _013_ = wren[4] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 472'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[39:32], 32'hxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _012_ = wren[4] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _011_[31] = wren[3] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _010_ = wren[3] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 480'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[31:24], 24'hxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _009_ = wren[3] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _008_[23] = wren[2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _007_ = wren[2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 488'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[23:16], 16'hxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _006_ = wren[2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _005_[15] = wren[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _004_ = wren[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 496'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[15:8], 8'hxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _003_ = wren[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign _002_[7] = wren[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _001_ = wren[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 504'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[7:0] } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _000_ = wren[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 7'hxx;
  assign { _002_[511:8], _002_[6:0] } = { 504'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _002_[7], _002_[7], _002_[7], _002_[7], _002_[7], _002_[7], _002_[7] };
  assign { _005_[511:16], _005_[14:0] } = { 496'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _005_[15], _005_[15], _005_[15], _005_[15], _005_[15], _005_[15], _005_[15], 8'h00 };
  assign { _008_[511:24], _008_[22:0] } = { 488'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _008_[23], _008_[23], _008_[23], _008_[23], _008_[23], _008_[23], _008_[23], 16'h0000 };
  assign { _011_[511:32], _011_[30:0] } = { 480'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], 24'h000000 };
  assign { _014_[511:40], _014_[38:0] } = { 472'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _014_[39], _014_[39], _014_[39], _014_[39], _014_[39], _014_[39], _014_[39], 32'h00000000 };
  assign { _017_[511:48], _017_[46:0] } = { 464'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _017_[47], _017_[47], _017_[47], _017_[47], _017_[47], _017_[47], _017_[47], 40'h0000000000 };
  assign { _020_[511:56], _020_[54:0] } = { 456'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _020_[55], _020_[55], _020_[55], _020_[55], _020_[55], _020_[55], _020_[55], 48'h000000000000 };
  assign { _023_[511:64], _023_[62:0] } = { 448'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _023_[63], _023_[63], _023_[63], _023_[63], _023_[63], _023_[63], _023_[63], 56'h00000000000000 };
  assign { _026_[511:72], _026_[70:0] } = { 440'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _026_[71], _026_[71], _026_[71], _026_[71], _026_[71], _026_[71], _026_[71], 64'h0000000000000000 };
  assign { _029_[511:80], _029_[78:0] } = { 432'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _029_[79], _029_[79], _029_[79], _029_[79], _029_[79], _029_[79], _029_[79], 72'h000000000000000000 };
  assign { _032_[511:88], _032_[86:0] } = { 424'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _032_[87], _032_[87], _032_[87], _032_[87], _032_[87], _032_[87], _032_[87], 80'h00000000000000000000 };
  assign { _035_[511:96], _035_[94:0] } = { 416'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _035_[95], _035_[95], _035_[95], _035_[95], _035_[95], _035_[95], _035_[95], 88'h0000000000000000000000 };
  assign { _038_[511:104], _038_[102:0] } = { 408'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _038_[103], _038_[103], _038_[103], _038_[103], _038_[103], _038_[103], _038_[103], 96'h000000000000000000000000 };
  assign { _041_[511:112], _041_[110:0] } = { 400'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _041_[111], _041_[111], _041_[111], _041_[111], _041_[111], _041_[111], _041_[111], 104'h00000000000000000000000000 };
  assign { _044_[511:120], _044_[118:0] } = { 392'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _044_[119], _044_[119], _044_[119], _044_[119], _044_[119], _044_[119], _044_[119], 112'h0000000000000000000000000000 };
  assign { _047_[511:128], _047_[126:0] } = { 384'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _047_[127], _047_[127], _047_[127], _047_[127], _047_[127], _047_[127], _047_[127], 120'h000000000000000000000000000000 };
  assign { _050_[511:136], _050_[134:0] } = { 376'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _050_[135], _050_[135], _050_[135], _050_[135], _050_[135], _050_[135], _050_[135], 128'h00000000000000000000000000000000 };
  assign { _053_[511:144], _053_[142:0] } = { 368'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _053_[143], _053_[143], _053_[143], _053_[143], _053_[143], _053_[143], _053_[143], 136'h0000000000000000000000000000000000 };
  assign { _056_[511:152], _056_[150:0] } = { 360'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _056_[151], _056_[151], _056_[151], _056_[151], _056_[151], _056_[151], _056_[151], 144'h000000000000000000000000000000000000 };
  assign { _059_[511:160], _059_[158:0] } = { 352'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _059_[159], _059_[159], _059_[159], _059_[159], _059_[159], _059_[159], _059_[159], 152'h00000000000000000000000000000000000000 };
  assign { _062_[511:168], _062_[166:0] } = { 344'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _062_[167], _062_[167], _062_[167], _062_[167], _062_[167], _062_[167], _062_[167], 160'h0000000000000000000000000000000000000000 };
  assign { _065_[511:176], _065_[174:0] } = { 336'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _065_[175], _065_[175], _065_[175], _065_[175], _065_[175], _065_[175], _065_[175], 168'h000000000000000000000000000000000000000000 };
  assign { _068_[511:184], _068_[182:0] } = { 328'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000, _068_[183], _068_[183], _068_[183], _068_[183], _068_[183], _068_[183], _068_[183], 176'h00000000000000000000000000000000000000000000 };
  assign { _071_[511:192], _071_[190:0] } = { 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000, _071_[191], _071_[191], _071_[191], _071_[191], _071_[191], _071_[191], _071_[191], 184'h0000000000000000000000000000000000000000000000 };
  assign { _074_[511:200], _074_[198:0] } = { 312'h000000000000000000000000000000000000000000000000000000000000000000000000000000, _074_[199], _074_[199], _074_[199], _074_[199], _074_[199], _074_[199], _074_[199], 192'h000000000000000000000000000000000000000000000000 };
  assign { _077_[511:208], _077_[206:0] } = { 304'h0000000000000000000000000000000000000000000000000000000000000000000000000000, _077_[207], _077_[207], _077_[207], _077_[207], _077_[207], _077_[207], _077_[207], 200'h00000000000000000000000000000000000000000000000000 };
  assign { _080_[511:216], _080_[214:0] } = { 296'h00000000000000000000000000000000000000000000000000000000000000000000000000, _080_[215], _080_[215], _080_[215], _080_[215], _080_[215], _080_[215], _080_[215], 208'h0000000000000000000000000000000000000000000000000000 };
  assign { _083_[511:224], _083_[222:0] } = { 288'h000000000000000000000000000000000000000000000000000000000000000000000000, _083_[223], _083_[223], _083_[223], _083_[223], _083_[223], _083_[223], _083_[223], 216'h000000000000000000000000000000000000000000000000000000 };
  assign { _086_[511:232], _086_[230:0] } = { 280'h0000000000000000000000000000000000000000000000000000000000000000000000, _086_[231], _086_[231], _086_[231], _086_[231], _086_[231], _086_[231], _086_[231], 224'h00000000000000000000000000000000000000000000000000000000 };
  assign { _089_[511:240], _089_[238:0] } = { 272'h00000000000000000000000000000000000000000000000000000000000000000000, _089_[239], _089_[239], _089_[239], _089_[239], _089_[239], _089_[239], _089_[239], 232'h0000000000000000000000000000000000000000000000000000000000 };
  assign { _092_[511:248], _092_[246:0] } = { 264'h000000000000000000000000000000000000000000000000000000000000000000, _092_[247], _092_[247], _092_[247], _092_[247], _092_[247], _092_[247], _092_[247], 240'h000000000000000000000000000000000000000000000000000000000000 };
  assign { _095_[511:256], _095_[254:0] } = { 256'h0000000000000000000000000000000000000000000000000000000000000000, _095_[255], _095_[255], _095_[255], _095_[255], _095_[255], _095_[255], _095_[255], 248'h00000000000000000000000000000000000000000000000000000000000000 };
  assign { _098_[511:264], _098_[262:0] } = { 248'h00000000000000000000000000000000000000000000000000000000000000, _098_[263], _098_[263], _098_[263], _098_[263], _098_[263], _098_[263], _098_[263], 256'h0000000000000000000000000000000000000000000000000000000000000000 };
  assign { _101_[511:272], _101_[270:0] } = { 240'h000000000000000000000000000000000000000000000000000000000000, _101_[271], _101_[271], _101_[271], _101_[271], _101_[271], _101_[271], _101_[271], 264'h000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _104_[511:280], _104_[278:0] } = { 232'h0000000000000000000000000000000000000000000000000000000000, _104_[279], _104_[279], _104_[279], _104_[279], _104_[279], _104_[279], _104_[279], 272'h00000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _107_[511:288], _107_[286:0] } = { 224'h00000000000000000000000000000000000000000000000000000000, _107_[287], _107_[287], _107_[287], _107_[287], _107_[287], _107_[287], _107_[287], 280'h0000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _110_[511:296], _110_[294:0] } = { 216'h000000000000000000000000000000000000000000000000000000, _110_[295], _110_[295], _110_[295], _110_[295], _110_[295], _110_[295], _110_[295], 288'h000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _113_[511:304], _113_[302:0] } = { 208'h0000000000000000000000000000000000000000000000000000, _113_[303], _113_[303], _113_[303], _113_[303], _113_[303], _113_[303], _113_[303], 296'h00000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _116_[511:312], _116_[310:0] } = { 200'h00000000000000000000000000000000000000000000000000, _116_[311], _116_[311], _116_[311], _116_[311], _116_[311], _116_[311], _116_[311], 304'h0000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _119_[511:320], _119_[318:0] } = { 192'h000000000000000000000000000000000000000000000000, _119_[319], _119_[319], _119_[319], _119_[319], _119_[319], _119_[319], _119_[319], 312'h000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _122_[511:328], _122_[326:0] } = { 184'h0000000000000000000000000000000000000000000000, _122_[327], _122_[327], _122_[327], _122_[327], _122_[327], _122_[327], _122_[327], 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _125_[511:336], _125_[334:0] } = { 176'h00000000000000000000000000000000000000000000, _125_[335], _125_[335], _125_[335], _125_[335], _125_[335], _125_[335], _125_[335], 328'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _128_[511:344], _128_[342:0] } = { 168'h000000000000000000000000000000000000000000, _128_[343], _128_[343], _128_[343], _128_[343], _128_[343], _128_[343], _128_[343], 336'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _131_[511:352], _131_[350:0] } = { 160'h0000000000000000000000000000000000000000, _131_[351], _131_[351], _131_[351], _131_[351], _131_[351], _131_[351], _131_[351], 344'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _134_[511:360], _134_[358:0] } = { 152'h00000000000000000000000000000000000000, _134_[359], _134_[359], _134_[359], _134_[359], _134_[359], _134_[359], _134_[359], 352'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _137_[511:368], _137_[366:0] } = { 144'h000000000000000000000000000000000000, _137_[367], _137_[367], _137_[367], _137_[367], _137_[367], _137_[367], _137_[367], 360'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _140_[511:376], _140_[374:0] } = { 136'h0000000000000000000000000000000000, _140_[375], _140_[375], _140_[375], _140_[375], _140_[375], _140_[375], _140_[375], 368'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _143_[511:384], _143_[382:0] } = { 128'h00000000000000000000000000000000, _143_[383], _143_[383], _143_[383], _143_[383], _143_[383], _143_[383], _143_[383], 376'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _146_[511:392], _146_[390:0] } = { 120'h000000000000000000000000000000, _146_[391], _146_[391], _146_[391], _146_[391], _146_[391], _146_[391], _146_[391], 384'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _149_[511:400], _149_[398:0] } = { 112'h0000000000000000000000000000, _149_[399], _149_[399], _149_[399], _149_[399], _149_[399], _149_[399], _149_[399], 392'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _152_[511:408], _152_[406:0] } = { 104'h00000000000000000000000000, _152_[407], _152_[407], _152_[407], _152_[407], _152_[407], _152_[407], _152_[407], 400'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _155_[511:416], _155_[414:0] } = { 96'h000000000000000000000000, _155_[415], _155_[415], _155_[415], _155_[415], _155_[415], _155_[415], _155_[415], 408'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _158_[511:424], _158_[422:0] } = { 88'h0000000000000000000000, _158_[423], _158_[423], _158_[423], _158_[423], _158_[423], _158_[423], _158_[423], 416'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _161_[511:432], _161_[430:0] } = { 80'h00000000000000000000, _161_[431], _161_[431], _161_[431], _161_[431], _161_[431], _161_[431], _161_[431], 424'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _164_[511:440], _164_[438:0] } = { 72'h000000000000000000, _164_[439], _164_[439], _164_[439], _164_[439], _164_[439], _164_[439], _164_[439], 432'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _167_[511:448], _167_[446:0] } = { 64'h0000000000000000, _167_[447], _167_[447], _167_[447], _167_[447], _167_[447], _167_[447], _167_[447], 440'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _170_[511:456], _170_[454:0] } = { 56'h00000000000000, _170_[455], _170_[455], _170_[455], _170_[455], _170_[455], _170_[455], _170_[455], 448'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _173_[511:464], _173_[462:0] } = { 48'h000000000000, _173_[463], _173_[463], _173_[463], _173_[463], _173_[463], _173_[463], _173_[463], 456'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _176_[511:472], _176_[470:0] } = { 40'h0000000000, _176_[471], _176_[471], _176_[471], _176_[471], _176_[471], _176_[471], _176_[471], 464'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _179_[511:480], _179_[478:0] } = { 32'h00000000, _179_[479], _179_[479], _179_[479], _179_[479], _179_[479], _179_[479], _179_[479], 472'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _182_[511:488], _182_[486:0] } = { 24'h000000, _182_[487], _182_[487], _182_[487], _182_[487], _182_[487], _182_[487], _182_[487], 480'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _185_[511:496], _185_[494:0] } = { 16'h0000, _185_[495], _185_[495], _185_[495], _185_[495], _185_[495], _185_[495], _185_[495], 488'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _188_[511:504], _188_[502:0] } = { 8'h00, _188_[503], _188_[503], _188_[503], _188_[503], _188_[503], _188_[503], _188_[503], 496'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign _191_[510:0] = { _191_[511], _191_[511], _191_[511], _191_[511], _191_[511], _191_[511], _191_[511], 504'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_flush_ctrl" *)
(* src = "Vortex_axi_fpu.v:12474.1-12521.10" *)
module \$paramod$821f91c92000ed6b1f9509aae62a0aa5d3b2a5c5\VX_flush_ctrl (clk, reset, addr_out, valid_out);
  (* src = "Vortex_axi_fpu.v:12515.18-12515.31" *)
  (* unused_bits = "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0_;
  (* src = "Vortex_axi_fpu.v:12511.9-12511.85" *)
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "Vortex_axi_fpu.v:12491.73-12491.81" *)
  output [6:0] addr_out;
  reg [6:0] addr_out;
  (* src = "Vortex_axi_fpu.v:12487.13-12487.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:12489.13-12489.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:12493.14-12493.23" *)
  output valid_out;
  reg valid_out;
  assign _0_ = addr_out + (* src = "Vortex_axi_fpu.v:12515.18-12515.31" *) 32'd1;
  (* src = "Vortex_axi_fpu.v:12499.2-12516.7" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h1;
    else valid_out <= _3_;
  (* src = "Vortex_axi_fpu.v:12499.2-12516.7" *)
  always @(posedge clk)
    if (reset) addr_out <= 7'h00;
    else if (valid_out) addr_out <= _0_[6:0];
  assign _1_ = addr_out == (* src = "Vortex_axi_fpu.v:12511.9-12511.85" *) 7'h7f;
  assign _2_ = _1_ ? (* src = "Vortex_axi_fpu.v:12511.9-12511.85|Vortex_axi_fpu.v:12511.5-12513.24" *) 1'h0 : 1'h1;
  assign _3_ = valid_out ? (* src = "Vortex_axi_fpu.v:12509.8-12509.20|Vortex_axi_fpu.v:12509.4-12516.7" *) _2_ : 1'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\rr_arb_tree_4FDAD_74659" *)
(* src = "Vortex_axi_fpu.v:41222.1-41572.10" *)
module \$paramod$8280417cbb76effbc23be231aa97e3eb976b666c\rr_arb_tree_4FDAD_74659 (clk_i, rst_ni, flush_i, rr_i, req_i, gnt_o, data_i, req_o, gnt_i, data_o, idx_o);
  (* src = "Vortex_axi_fpu.v:41441.5-41454.8" *)
  wire [2:0] _00_;
  (* src = "Vortex_axi_fpu.v:41473.38-41473.88" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:41473.38-41473.88" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:41506.40-41506.91" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:41506.40-41506.91" *)
  wire _04_;
  wire _05_;
  (* src = "Vortex_axi_fpu.v:41410.31-41410.39" *)
  wire _06_;
  (* src = "Vortex_axi_fpu.v:41410.31-41410.39" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:41410.31-41410.39" *)
  wire _08_;
  (* src = "Vortex_axi_fpu.v:41410.31-41410.39" *)
  wire _09_;
  (* src = "Vortex_axi_fpu.v:41410.31-41410.39" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:41412.31-41412.40" *)
  wire _11_;
  (* src = "Vortex_axi_fpu.v:41412.31-41412.40" *)
  wire _12_;
  (* src = "Vortex_axi_fpu.v:41412.31-41412.40" *)
  wire _13_;
  (* src = "Vortex_axi_fpu.v:41412.31-41412.40" *)
  wire _14_;
  (* src = "Vortex_axi_fpu.v:41412.31-41412.40" *)
  wire _15_;
  (* src = "Vortex_axi_fpu.v:41434.21-41434.35" *)
  wire _16_;
  (* src = "Vortex_axi_fpu.v:41473.21-41473.34" *)
  wire _17_;
  (* src = "Vortex_axi_fpu.v:41473.21-41473.34" *)
  wire _18_;
  (* src = "Vortex_axi_fpu.v:41479.79-41479.83" *)
  wire _19_;
  (* src = "Vortex_axi_fpu.v:41479.79-41479.83" *)
  wire _20_;
  (* src = "Vortex_axi_fpu.v:41506.20-41506.36" *)
  wire _21_;
  (* src = "Vortex_axi_fpu.v:41506.20-41506.36" *)
  wire _22_;
  (* src = "Vortex_axi_fpu.v:41512.50-41512.54" *)
  wire _23_;
  (* src = "Vortex_axi_fpu.v:41512.50-41512.54" *)
  wire _24_;
  (* src = "Vortex_axi_fpu.v:41258.13-41258.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:41270.177-41270.183" *)
  input [214:0] data_i;
  wire [214:0] data_i;
  (* src = "Vortex_axi_fpu.v:41276.168-41276.174" *)
  output [42:0] data_o;
  wire [42:0] data_o;
  (* src = "Vortex_axi_fpu.v:41262.13-41262.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:41305.783-41305.793" *)
  wire [300:0] \gen_arbiter.data_nodes ;
  (* src = "Vortex_axi_fpu.v:41402.28-41402.37" *)
  wire [2:0] \gen_arbiter.gen_int_rr.gen_fair_arb.lower_idx ;
  (* src = "Vortex_axi_fpu.v:41399.25-41399.35" *)
  wire [4:0] \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask ;
  (* src = "Vortex_axi_fpu.v:41403.28-41403.36" *)
  wire [2:0] \gen_arbiter.gen_int_rr.gen_fair_arb.next_idx ;
  (* src = "Vortex_axi_fpu.v:41405.11-41405.22" *)
  wire \gen_arbiter.gen_int_rr.gen_fair_arb.upper_empty ;
  (* src = "Vortex_axi_fpu.v:41401.28-41401.37" *)
  wire [2:0] \gen_arbiter.gen_int_rr.gen_fair_arb.upper_idx ;
  (* src = "Vortex_axi_fpu.v:41398.25-41398.35" *)
  wire [4:0] \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask ;
  (* src = "Vortex_axi_fpu.v:41330.27-41330.31" *)
  wire [2:0] \gen_arbiter.gen_int_rr.rr_d ;
  (* src = "Vortex_axi_fpu.v:41463.11-41463.14" *)
  wire \gen_arbiter.gen_levels[0].gen_level[0].sel ;
  (* src = "Vortex_axi_fpu.v:41463.11-41463.14" *)
  wire \gen_arbiter.gen_levels[1].gen_level[0].sel ;
  (* src = "Vortex_axi_fpu.v:41463.11-41463.14" *)
  wire \gen_arbiter.gen_levels[2].gen_level[0].sel ;
  (* src = "Vortex_axi_fpu.v:41463.11-41463.14" *)
  wire \gen_arbiter.gen_levels[2].gen_level[1].sel ;
  (* src = "Vortex_axi_fpu.v:41307.34-41307.43" *)
  (* unused_bits = "6" *)
  wire [6:0] \gen_arbiter.gnt_nodes ;
  (* src = "Vortex_axi_fpu.v:41303.235-41303.246" *)
  (* unused_bits = "5 8" *)
  wire [20:0] \gen_arbiter.index_nodes ;
  (* src = "Vortex_axi_fpu.v:41309.34-41309.43" *)
  wire [6:0] \gen_arbiter.req_nodes ;
  (* src = "Vortex_axi_fpu.v:41311.25-41311.29" *)
  reg [2:0] \gen_arbiter.rr_q ;
  (* src = "Vortex_axi_fpu.v:41274.13-41274.18" *)
  input gnt_i;
  wire gnt_i;
  (* src = "Vortex_axi_fpu.v:41268.28-41268.33" *)
  output [4:0] gnt_o;
  wire [4:0] gnt_o;
  (* src = "Vortex_axi_fpu.v:41278.31-41278.36" *)
  output [2:0] idx_o;
  wire [2:0] idx_o;
  (* src = "Vortex_axi_fpu.v:41266.27-41266.32" *)
  input [4:0] req_i;
  wire [4:0] req_i;
  (* src = "Vortex_axi_fpu.v:41272.14-41272.19" *)
  output req_o;
  wire req_o;
  (* src = "Vortex_axi_fpu.v:41264.30-41264.34" *)
  input [2:0] rr_i;
  wire [2:0] rr_i;
  (* src = "Vortex_axi_fpu.v:41260.13-41260.19" *)
  input rst_ni;
  wire rst_ni;
  assign _01_ = req_i[1] & (* src = "Vortex_axi_fpu.v:41473.38-41473.88" *) \gen_arbiter.rr_q [0];
  assign _02_ = req_i[3] & (* src = "Vortex_axi_fpu.v:41473.38-41473.88" *) \gen_arbiter.rr_q [0];
  assign gnt_o[0] = \gen_arbiter.gnt_nodes [3] & (* src = "Vortex_axi_fpu.v:41479.30-41479.83" *) _19_;
  assign gnt_o[2] = \gen_arbiter.gnt_nodes [4] & (* src = "Vortex_axi_fpu.v:41479.30-41479.83" *) _20_;
  assign gnt_o[1] = \gen_arbiter.gnt_nodes [3] & (* src = "Vortex_axi_fpu.v:41481.36-41481.94" *) \gen_arbiter.gen_levels[2].gen_level[0].sel ;
  assign gnt_o[3] = \gen_arbiter.gnt_nodes [4] & (* src = "Vortex_axi_fpu.v:41481.36-41481.94" *) \gen_arbiter.gen_levels[2].gen_level[1].sel ;
  assign _03_ = req_i[4] & (* src = "Vortex_axi_fpu.v:41506.40-41506.91" *) \gen_arbiter.rr_q [2];
  assign _04_ = \gen_arbiter.req_nodes [4] & (* src = "Vortex_axi_fpu.v:41506.40-41506.91" *) \gen_arbiter.rr_q [1];
  assign \gen_arbiter.gnt_nodes [1] = gnt_i & (* src = "Vortex_axi_fpu.v:41512.32-41512.54" *) _23_;
  assign \gen_arbiter.gnt_nodes [3] = \gen_arbiter.gnt_nodes [1] & (* src = "Vortex_axi_fpu.v:41512.32-41512.54" *) _24_;
  assign gnt_o[4] = \gen_arbiter.gnt_nodes [2] & (* src = "Vortex_axi_fpu.v:41512.32-41512.54" *) req_i[4];
  assign \gen_arbiter.gnt_nodes [2] = gnt_i & (* src = "Vortex_axi_fpu.v:41514.36-41514.57" *) \gen_arbiter.gen_levels[0].gen_level[0].sel ;
  assign \gen_arbiter.gnt_nodes [4] = \gen_arbiter.gnt_nodes [1] & (* src = "Vortex_axi_fpu.v:41514.36-41514.57" *) \gen_arbiter.gen_levels[1].gen_level[0].sel ;
  (* src = "Vortex_axi_fpu.v:41441.5-41454.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \gen_arbiter.rr_q  <= 3'h0;
    else if (_05_) \gen_arbiter.rr_q  <= _00_;
  assign _05_ = | { _16_, flush_i };
  assign _06_ = 32'd0 > (* src = "Vortex_axi_fpu.v:41410.31-41410.39" *) \gen_arbiter.rr_q ;
  assign _07_ = 32'd1 > (* src = "Vortex_axi_fpu.v:41410.31-41410.39" *) \gen_arbiter.rr_q ;
  assign _08_ = 32'd2 > (* src = "Vortex_axi_fpu.v:41410.31-41410.39" *) \gen_arbiter.rr_q ;
  assign _09_ = 32'd3 > (* src = "Vortex_axi_fpu.v:41410.31-41410.39" *) \gen_arbiter.rr_q ;
  assign _10_ = 32'd4 > (* src = "Vortex_axi_fpu.v:41410.31-41410.39" *) \gen_arbiter.rr_q ;
  assign _11_ = 32'd0 <= (* src = "Vortex_axi_fpu.v:41412.31-41412.40" *) \gen_arbiter.rr_q ;
  assign _12_ = 32'd1 <= (* src = "Vortex_axi_fpu.v:41412.31-41412.40" *) \gen_arbiter.rr_q ;
  assign _13_ = 32'd2 <= (* src = "Vortex_axi_fpu.v:41412.31-41412.40" *) \gen_arbiter.rr_q ;
  assign _14_ = 32'd3 <= (* src = "Vortex_axi_fpu.v:41412.31-41412.40" *) \gen_arbiter.rr_q ;
  assign _15_ = 32'd4 <= (* src = "Vortex_axi_fpu.v:41412.31-41412.40" *) \gen_arbiter.rr_q ;
  assign _16_ = gnt_i && (* src = "Vortex_axi_fpu.v:41434.21-41434.35" *) req_o;
  assign _17_ = ~ (* src = "Vortex_axi_fpu.v:41473.21-41473.34" *) req_i[0];
  assign _18_ = ~ (* src = "Vortex_axi_fpu.v:41473.21-41473.34" *) req_i[2];
  assign _19_ = ~ (* src = "Vortex_axi_fpu.v:41479.79-41479.83" *) \gen_arbiter.gen_levels[2].gen_level[0].sel ;
  assign _20_ = ~ (* src = "Vortex_axi_fpu.v:41479.79-41479.83" *) \gen_arbiter.gen_levels[2].gen_level[1].sel ;
  assign _21_ = ~ (* src = "Vortex_axi_fpu.v:41506.20-41506.36" *) \gen_arbiter.req_nodes [1];
  assign _22_ = ~ (* src = "Vortex_axi_fpu.v:41506.20-41506.36" *) \gen_arbiter.req_nodes [3];
  assign _23_ = ~ (* src = "Vortex_axi_fpu.v:41512.50-41512.54" *) \gen_arbiter.gen_levels[0].gen_level[0].sel ;
  assign _24_ = ~ (* src = "Vortex_axi_fpu.v:41512.50-41512.54" *) \gen_arbiter.gen_levels[1].gen_level[0].sel ;
  assign \gen_arbiter.req_nodes [3] = req_i[0] | (* src = "Vortex_axi_fpu.v:41471.33-41471.66" *) req_i[1];
  assign \gen_arbiter.req_nodes [4] = req_i[2] | (* src = "Vortex_axi_fpu.v:41471.33-41471.66" *) req_i[3];
  assign \gen_arbiter.gen_levels[2].gen_level[0].sel  = _17_ | (* src = "Vortex_axi_fpu.v:41473.21-41473.89" *) _01_;
  assign \gen_arbiter.gen_levels[2].gen_level[1].sel  = _18_ | (* src = "Vortex_axi_fpu.v:41473.21-41473.89" *) _02_;
  assign req_o = \gen_arbiter.req_nodes [1] | (* src = "Vortex_axi_fpu.v:41504.32-41504.69" *) req_i[4];
  assign \gen_arbiter.req_nodes [1] = \gen_arbiter.req_nodes [3] | (* src = "Vortex_axi_fpu.v:41504.32-41504.69" *) \gen_arbiter.req_nodes [4];
  assign \gen_arbiter.gen_levels[0].gen_level[0].sel  = _21_ | (* src = "Vortex_axi_fpu.v:41506.20-41506.92" *) _03_;
  assign \gen_arbiter.gen_levels[1].gen_level[0].sel  = _22_ | (* src = "Vortex_axi_fpu.v:41506.20-41506.92" *) _04_;
  assign _00_ = flush_i ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:41448.11-41448.18|Vortex_axi_fpu.v:41448.7-41453.21" *) 3'h0 : \gen_arbiter.gen_int_rr.rr_d ;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [0] = _06_ ? (* src = "Vortex_axi_fpu.v:41410.31-41410.57" *) req_i[0] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [1] = _07_ ? (* src = "Vortex_axi_fpu.v:41410.31-41410.57" *) req_i[1] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [2] = _08_ ? (* src = "Vortex_axi_fpu.v:41410.31-41410.57" *) req_i[2] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [3] = _09_ ? (* src = "Vortex_axi_fpu.v:41410.31-41410.57" *) req_i[3] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [4] = _10_ ? (* src = "Vortex_axi_fpu.v:41410.31-41410.57" *) req_i[4] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [0] = _11_ ? (* src = "Vortex_axi_fpu.v:41412.31-41412.58" *) req_i[0] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [1] = _12_ ? (* src = "Vortex_axi_fpu.v:41412.31-41412.58" *) req_i[1] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [2] = _13_ ? (* src = "Vortex_axi_fpu.v:41412.31-41412.58" *) req_i[2] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [3] = _14_ ? (* src = "Vortex_axi_fpu.v:41412.31-41412.58" *) req_i[3] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [4] = _15_ ? (* src = "Vortex_axi_fpu.v:41412.31-41412.58" *) req_i[4] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.next_idx  = \gen_arbiter.gen_int_rr.gen_fair_arb.upper_empty  ? (* src = "Vortex_axi_fpu.v:41432.25-41432.60" *) \gen_arbiter.gen_int_rr.gen_fair_arb.lower_idx  : \gen_arbiter.gen_int_rr.gen_fair_arb.upper_idx ;
  assign \gen_arbiter.gen_int_rr.rr_d  = _16_ ? (* src = "Vortex_axi_fpu.v:41434.21-41434.53" *) \gen_arbiter.gen_int_rr.gen_fair_arb.next_idx  : 3'hx;
  assign \gen_arbiter.data_nodes [171:129] = \gen_arbiter.gen_levels[2].gen_level[0].sel  ? (* src = "Vortex_axi_fpu.v:41477.392-41477.1023" *) data_i[85:43] : data_i[42:0];
  assign \gen_arbiter.data_nodes [214:172] = \gen_arbiter.gen_levels[2].gen_level[1].sel  ? (* src = "Vortex_axi_fpu.v:41477.392-41477.1023" *) data_i[171:129] : data_i[128:86];
  assign idx_o = \gen_arbiter.gen_levels[0].gen_level[0].sel  ? (* src = "Vortex_axi_fpu.v:41508.120-41508.1111" *) { 1'h1, \gen_arbiter.index_nodes [7:6] } : { 1'h0, \gen_arbiter.index_nodes [4:3] };
  assign \gen_arbiter.index_nodes [5:3] = \gen_arbiter.gen_levels[1].gen_level[0].sel  ? (* src = "Vortex_axi_fpu.v:41508.120-41508.1111" *) { 2'h1, \gen_arbiter.gen_levels[2].gen_level[1].sel  } : { 2'h0, \gen_arbiter.gen_levels[2].gen_level[0].sel  };
  assign \gen_arbiter.index_nodes [8:6] = req_i[4] ? (* src = "Vortex_axi_fpu.v:41508.120-41508.1111" *) 3'h0 : 3'h2;
  assign data_o = \gen_arbiter.gen_levels[0].gen_level[0].sel  ? (* src = "Vortex_axi_fpu.v:41510.391-41510.1156" *) \gen_arbiter.data_nodes [128:86] : \gen_arbiter.data_nodes [85:43];
  assign \gen_arbiter.data_nodes [85:43] = \gen_arbiter.gen_levels[1].gen_level[0].sel  ? (* src = "Vortex_axi_fpu.v:41510.391-41510.1156" *) \gen_arbiter.data_nodes [214:172] : \gen_arbiter.data_nodes [171:129];
  assign \gen_arbiter.data_nodes [128:86] = req_i[4] ? (* src = "Vortex_axi_fpu.v:41510.391-41510.1156" *) data_i[214:172] : 43'h00000000000;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:41427.8-41430.7" *)
  \$paramod\lzc\WIDTH=32'00000000000000000000000000000101\MODE=1'0  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower  (
    .cnt_o(\gen_arbiter.gen_int_rr.gen_fair_arb.lower_idx ),
    .in_i(\gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:41418.8-41422.7" *)
  \$paramod\lzc\WIDTH=32'00000000000000000000000000000101\MODE=1'0  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper  (
    .cnt_o(\gen_arbiter.gen_int_rr.gen_fair_arb.upper_idx ),
    .empty_o(\gen_arbiter.gen_int_rr.gen_fair_arb.upper_empty ),
    .in_i(\gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask )
  );
  assign { \gen_arbiter.data_nodes [300:215], \gen_arbiter.data_nodes [42:0] } = { 43'h00000000000, data_i[214:172], data_o };
  assign { \gen_arbiter.gnt_nodes [5], \gen_arbiter.gnt_nodes [0] } = { gnt_o[4], gnt_i };
  assign { \gen_arbiter.index_nodes [20:9], \gen_arbiter.index_nodes [2:0] } = { 8'h00, \gen_arbiter.gen_levels[2].gen_level[1].sel , 2'h0, \gen_arbiter.gen_levels[2].gen_level[0].sel , idx_o };
  assign { \gen_arbiter.req_nodes [6:5], \gen_arbiter.req_nodes [2], \gen_arbiter.req_nodes [0] } = { 1'h0, req_i[4], req_i[4], req_o };
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_classifier" *)
(* src = "Vortex_axi_fpu.v:19659.1-19775.10" *)
module \$paramod$85706ecd625e0110cf3fb9a4d880c019350a6cdb\fpnew_classifier (operands_i, is_boxed_i, info_o);
  (* src = "Vortex_axi_fpu.v:19745.29-19745.387" *)
  wire _00_;
  (* src = "Vortex_axi_fpu.v:19745.394-19745.449" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:19745.29-19745.387" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:19745.394-19745.449" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:19749.28-19749.386" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:19749.28-19749.386" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:19753.46-19753.111" *)
  wire _06_;
  (* src = "Vortex_axi_fpu.v:19753.46-19753.111" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:19743.18-19743.390" *)
  wire _08_;
  (* src = "Vortex_axi_fpu.v:19743.18-19743.390" *)
  wire _09_;
  (* src = "Vortex_axi_fpu.v:19745.16-19745.388" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:19745.16-19745.388" *)
  wire _11_;
  (* src = "Vortex_axi_fpu.v:19749.27-19749.448" *)
  wire _12_;
  (* src = "Vortex_axi_fpu.v:19749.27-19749.448" *)
  wire _13_;
  (* src = "Vortex_axi_fpu.v:19751.28-19751.449" *)
  wire _14_;
  (* src = "Vortex_axi_fpu.v:19751.28-19751.449" *)
  wire _15_;
  (* src = "Vortex_axi_fpu.v:19753.22-19753.40" *)
  wire _16_;
  (* src = "Vortex_axi_fpu.v:19753.22-19753.40" *)
  wire _17_;
  (* src = "Vortex_axi_fpu.v:19747.398-19747.406" *)
  wire _18_;
  (* src = "Vortex_axi_fpu.v:19747.398-19747.406" *)
  wire _19_;
  (* src = "Vortex_axi_fpu.v:19751.14-19751.23" *)
  wire _20_;
  (* src = "Vortex_axi_fpu.v:19751.14-19751.23" *)
  wire _21_;
  (* src = "Vortex_axi_fpu.v:19755.26-19755.40" *)
  wire _22_;
  (* src = "Vortex_axi_fpu.v:19755.26-19755.40" *)
  wire _23_;
  (* src = "Vortex_axi_fpu.v:19743.31-19743.389" *)
  wire _24_;
  (* src = "Vortex_axi_fpu.v:19743.396-19743.754" *)
  wire _25_;
  (* src = "Vortex_axi_fpu.v:19743.31-19743.389" *)
  wire _26_;
  (* src = "Vortex_axi_fpu.v:19743.396-19743.754" *)
  wire _27_;
  (* src = "Vortex_axi_fpu.v:19751.393-19751.448" *)
  wire _28_;
  (* src = "Vortex_axi_fpu.v:19751.393-19751.448" *)
  wire _29_;
  (* src = "Vortex_axi_fpu.v:19725.8-19725.14" *)
  wire \gen_num_values[0].is_inf ;
  (* src = "Vortex_axi_fpu.v:19727.8-19727.14" *)
  wire \gen_num_values[0].is_nan ;
  (* src = "Vortex_axi_fpu.v:19723.8-19723.17" *)
  wire \gen_num_values[0].is_normal ;
  (* src = "Vortex_axi_fpu.v:19731.8-19731.16" *)
  wire \gen_num_values[0].is_quiet ;
  (* src = "Vortex_axi_fpu.v:19729.8-19729.21" *)
  wire \gen_num_values[0].is_signalling ;
  (* src = "Vortex_axi_fpu.v:19735.8-19735.20" *)
  wire \gen_num_values[0].is_subnormal ;
  (* src = "Vortex_axi_fpu.v:19733.8-19733.15" *)
  wire \gen_num_values[0].is_zero ;
  (* src = "Vortex_axi_fpu.v:19725.8-19725.14" *)
  wire \gen_num_values[1].is_inf ;
  (* src = "Vortex_axi_fpu.v:19727.8-19727.14" *)
  wire \gen_num_values[1].is_nan ;
  (* src = "Vortex_axi_fpu.v:19723.8-19723.17" *)
  wire \gen_num_values[1].is_normal ;
  (* src = "Vortex_axi_fpu.v:19731.8-19731.16" *)
  wire \gen_num_values[1].is_quiet ;
  (* src = "Vortex_axi_fpu.v:19729.8-19729.21" *)
  wire \gen_num_values[1].is_signalling ;
  (* src = "Vortex_axi_fpu.v:19735.8-19735.20" *)
  wire \gen_num_values[1].is_subnormal ;
  (* src = "Vortex_axi_fpu.v:19733.8-19733.15" *)
  wire \gen_num_values[1].is_zero ;
  (* src = "Vortex_axi_fpu.v:19691.39-19691.45" *)
  output [15:0] info_o;
  wire [15:0] info_o;
  (* src = "Vortex_axi_fpu.v:19688.33-19688.43" *)
  input [1:0] is_boxed_i;
  wire [1:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:19686.43-19686.53" *)
  input [63:0] operands_i;
  wire [63:0] operands_i;
  assign _00_ = ! (* src = "Vortex_axi_fpu.v:19747.34-19747.392" *) operands_i[30:23];
  assign _02_ = ! (* src = "Vortex_axi_fpu.v:19747.34-19747.392" *) operands_i[62:55];
  assign _01_ = ! (* src = "Vortex_axi_fpu.v:19749.392-19749.447" *) operands_i[22:0];
  assign _03_ = ! (* src = "Vortex_axi_fpu.v:19749.392-19749.447" *) operands_i[54:32];
  assign _04_ = operands_i[30:23] == (* src = "Vortex_axi_fpu.v:19751.29-19751.387" *) 8'hff;
  assign _05_ = operands_i[62:55] == (* src = "Vortex_axi_fpu.v:19751.29-19751.387" *) 8'hff;
  assign _06_ = ~ (* src = "Vortex_axi_fpu.v:19753.46-19753.111" *) operands_i[22];
  assign _07_ = ~ (* src = "Vortex_axi_fpu.v:19753.46-19753.111" *) operands_i[54];
  assign _08_ = is_boxed_i[0] && (* src = "Vortex_axi_fpu.v:19743.18-19743.390" *) _24_;
  assign \gen_num_values[0].is_normal  = _08_ && (* src = "Vortex_axi_fpu.v:19743.17-19743.755" *) _25_;
  assign _09_ = is_boxed_i[1] && (* src = "Vortex_axi_fpu.v:19743.18-19743.390" *) _26_;
  assign \gen_num_values[1].is_normal  = _09_ && (* src = "Vortex_axi_fpu.v:19743.17-19743.755" *) _27_;
  assign \gen_num_values[0].is_zero  = _10_ && (* src = "Vortex_axi_fpu.v:19745.15-19745.450" *) _01_;
  assign \gen_num_values[1].is_zero  = _11_ && (* src = "Vortex_axi_fpu.v:19745.15-19745.450" *) _03_;
  assign _10_ = is_boxed_i[0] && (* src = "Vortex_axi_fpu.v:19747.21-19747.393" *) _00_;
  assign \gen_num_values[0].is_subnormal  = _10_ && (* src = "Vortex_axi_fpu.v:19747.20-19747.406" *) _18_;
  assign _11_ = is_boxed_i[1] && (* src = "Vortex_axi_fpu.v:19747.21-19747.393" *) _02_;
  assign \gen_num_values[1].is_subnormal  = _11_ && (* src = "Vortex_axi_fpu.v:19747.20-19747.406" *) _19_;
  assign _12_ = _04_ && (* src = "Vortex_axi_fpu.v:19749.27-19749.448" *) _01_;
  assign \gen_num_values[0].is_inf  = is_boxed_i[0] && (* src = "Vortex_axi_fpu.v:19749.14-19749.449" *) _12_;
  assign _13_ = _05_ && (* src = "Vortex_axi_fpu.v:19749.27-19749.448" *) _03_;
  assign \gen_num_values[1].is_inf  = is_boxed_i[1] && (* src = "Vortex_axi_fpu.v:19749.14-19749.449" *) _13_;
  assign _14_ = _04_ && (* src = "Vortex_axi_fpu.v:19751.28-19751.449" *) _28_;
  assign _15_ = _05_ && (* src = "Vortex_axi_fpu.v:19751.28-19751.449" *) _29_;
  assign _16_ = is_boxed_i[0] && (* src = "Vortex_axi_fpu.v:19753.22-19753.40" *) \gen_num_values[0].is_nan ;
  assign \gen_num_values[0].is_signalling  = _16_ && (* src = "Vortex_axi_fpu.v:19753.21-19753.112" *) _06_;
  assign _17_ = is_boxed_i[1] && (* src = "Vortex_axi_fpu.v:19753.22-19753.40" *) \gen_num_values[1].is_nan ;
  assign \gen_num_values[1].is_signalling  = _17_ && (* src = "Vortex_axi_fpu.v:19753.21-19753.112" *) _07_;
  assign \gen_num_values[0].is_quiet  = \gen_num_values[0].is_nan  && (* src = "Vortex_axi_fpu.v:19755.16-19755.40" *) _22_;
  assign \gen_num_values[1].is_quiet  = \gen_num_values[1].is_nan  && (* src = "Vortex_axi_fpu.v:19755.16-19755.40" *) _23_;
  assign _18_ = ! (* src = "Vortex_axi_fpu.v:19747.398-19747.406" *) \gen_num_values[0].is_zero ;
  assign _19_ = ! (* src = "Vortex_axi_fpu.v:19747.398-19747.406" *) \gen_num_values[1].is_zero ;
  assign _20_ = ! (* src = "Vortex_axi_fpu.v:19751.14-19751.23" *) is_boxed_i[0];
  assign _21_ = ! (* src = "Vortex_axi_fpu.v:19751.14-19751.23" *) is_boxed_i[1];
  assign _22_ = ! (* src = "Vortex_axi_fpu.v:19755.26-19755.40" *) \gen_num_values[0].is_signalling ;
  assign _23_ = ! (* src = "Vortex_axi_fpu.v:19755.26-19755.40" *) \gen_num_values[1].is_signalling ;
  assign \gen_num_values[0].is_nan  = _20_ || (* src = "Vortex_axi_fpu.v:19751.14-19751.450" *) _14_;
  assign \gen_num_values[1].is_nan  = _21_ || (* src = "Vortex_axi_fpu.v:19751.14-19751.450" *) _15_;
  assign _24_ = | (* src = "Vortex_axi_fpu.v:19743.31-19743.389" *) operands_i[30:23];
  assign _25_ = operands_i[30:23] != (* src = "Vortex_axi_fpu.v:19743.396-19743.754" *) 8'hff;
  assign _26_ = | (* src = "Vortex_axi_fpu.v:19743.31-19743.389" *) operands_i[62:55];
  assign _27_ = operands_i[62:55] != (* src = "Vortex_axi_fpu.v:19743.396-19743.754" *) 8'hff;
  assign _28_ = | (* src = "Vortex_axi_fpu.v:19751.393-19751.448" *) operands_i[22:0];
  assign _29_ = | (* src = "Vortex_axi_fpu.v:19751.393-19751.448" *) operands_i[54:32];
  assign info_o = { \gen_num_values[1].is_normal , \gen_num_values[1].is_subnormal , \gen_num_values[1].is_zero , \gen_num_values[1].is_inf , \gen_num_values[1].is_nan , \gen_num_values[1].is_signalling , \gen_num_values[1].is_quiet , is_boxed_i[1], \gen_num_values[0].is_normal , \gen_num_values[0].is_subnormal , \gen_num_values[0].is_zero , \gen_num_values[0].is_inf , \gen_num_values[0].is_nan , \gen_num_values[0].is_signalling , \gen_num_values[0].is_quiet , is_boxed_i[0] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod$8594567f665bbd5c0064313eb7577def81c5fcf4\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  wire [317:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *)
  wire _06_;
  wire [317:0] _07_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [317:0] data_in;
  wire [317:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [317:0] data_out;
  reg [317:0] data_out;
  (* src = "Vortex_axi_fpu.v:11568.23-11568.29" *)
  reg [317:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_fpu.v:11576.10-11576.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11574.10-11574.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11572.9-11572.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11574.17-11574.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_fpu.v:11612.23-11612.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_fpu.v:11576.16-11576.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_fpu.v:11607.15-11607.24|Vortex_axi_fpu.v:11607.11-11609.28" *) \genblk1.genblk1.genblk1.buffer  : 318'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11604.10-11604.28|Vortex_axi_fpu.v:11604.6-11609.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_miss_resrv" *)
(* src = "Vortex_axi_fpu.v:12194.1-12473.10" *)
module \$paramod$889f9280ef65fb7c4e53499e90adc0353edfbea5\VX_miss_resrv (clk, reset, deq_req_id, lkp_req_id, rel_req_id, allocate_valid, allocate_addr, allocate_data, allocate_id, allocate_ready, fill_valid, fill_id, fill_addr, lookup_valid, lookup_replay, lookup_id, lookup_addr, lookup_match, dequeue_valid, dequeue_id, dequeue_addr
, dequeue_data, dequeue_ready, release_valid, release_id);
  (* src = "Vortex_axi_fpu.v:12369.2-12404.5" *)
  wire [1:0] _000_;
  (* src = "Vortex_axi_fpu.v:12369.2-12404.5" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:12369.2-12404.5" *)
  wire [3:0] _002_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _003_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _004_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _005_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _006_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _007_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _008_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [99:0] _009_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [99:0] _010_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _011_;
  (* src = "Vortex_axi_fpu.v:12353.9-12353.38" *)
  wire [3:0] _012_;
  (* src = "Vortex_axi_fpu.v:12472.27-12472.55" *)
  wire [3:0] _013_;
  (* src = "Vortex_axi_fpu.v:12472.26-12472.71" *)
  wire [3:0] _014_;
  wire _015_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _016_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _017_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _018_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _019_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _020_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _021_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [99:0] _022_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _023_;
  (* src = "Vortex_axi_fpu.v:12364.9-12364.23" *)
  wire [3:0] _024_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _025_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _026_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _027_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [99:0] _028_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _029_;
  (* src = "Vortex_axi_fpu.v:12344.20-12344.48" *)
  wire [3:0] _030_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _031_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _032_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _033_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _034_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _035_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [99:0] _036_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [99:0] _037_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _038_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _039_;
  (* src = "Vortex_axi_fpu.v:12319.25-12319.37" *)
  wire [3:0] addr_matches;
  (* src = "Vortex_axi_fpu.v:12292.81-12292.91" *)
  reg [99:0] addr_table;
  (* src = "Vortex_axi_fpu.v:12254.74-12254.87" *)
  input [24:0] allocate_addr;
  wire [24:0] allocate_addr;
  (* src = "Vortex_axi_fpu.v:12256.186-12256.199" *)
  input [51:0] allocate_data;
  wire [51:0] allocate_data;
  (* src = "Vortex_axi_fpu.v:12321.7-12321.20" *)
  wire allocate_fire;
  (* src = "Vortex_axi_fpu.v:12258.38-12258.49" *)
  output [1:0] allocate_id;
  reg [1:0] allocate_id;
  (* src = "Vortex_axi_fpu.v:12305.30-12305.43" *)
  wire [1:0] allocate_id_n;
  (* src = "Vortex_axi_fpu.v:12302.6-12302.20" *)
  wire allocate_rdy_n;
  (* src = "Vortex_axi_fpu.v:12260.14-12260.28" *)
  output allocate_ready;
  reg allocate_ready;
  (* src = "Vortex_axi_fpu.v:12252.13-12252.27" *)
  input allocate_valid;
  wire allocate_valid;
  (* src = "Vortex_axi_fpu.v:12242.13-12242.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:12246.20-12246.30" *)
  input [43:0] deq_req_id;
  wire [43:0] deq_req_id;
  (* src = "Vortex_axi_fpu.v:12282.75-12282.87" *)
  output [24:0] dequeue_addr;
  wire [24:0] dequeue_addr;
  (* src = "Vortex_axi_fpu.v:12284.187-12284.199" *)
  output [51:0] dequeue_data;
  wire [51:0] dequeue_data;
  (* src = "Vortex_axi_fpu.v:12323.7-12323.19" *)
  wire dequeue_fire;
  (* src = "Vortex_axi_fpu.v:12280.38-12280.48" *)
  output [1:0] dequeue_id;
  reg [1:0] dequeue_id;
  (* src = "Vortex_axi_fpu.v:12312.30-12312.42" *)
  wire [1:0] dequeue_id_n;
  (* src = "Vortex_axi_fpu.v:12313.30-12313.42" *)
  wire [1:0] dequeue_id_x;
  (* src = "Vortex_axi_fpu.v:12286.13-12286.26" *)
  input dequeue_ready;
  wire dequeue_ready;
  (* src = "Vortex_axi_fpu.v:12308.6-12308.19" *)
  wire dequeue_val_n;
  (* src = "Vortex_axi_fpu.v:12309.6-12309.19" *)
  wire dequeue_val_x;
  (* src = "Vortex_axi_fpu.v:12278.14-12278.27" *)
  output dequeue_valid;
  reg dequeue_valid;
  (* src = "Vortex_axi_fpu.v:12266.75-12266.84" *)
  output [24:0] fill_addr;
  wire [24:0] fill_addr;
  (* src = "Vortex_axi_fpu.v:12264.37-12264.44" *)
  input [1:0] fill_id;
  wire [1:0] fill_id;
  (* src = "Vortex_axi_fpu.v:12262.13-12262.23" *)
  input fill_valid;
  wire fill_valid;
  (* src = "Vortex_axi_fpu.v:12248.20-12248.30" *)
  input [43:0] lkp_req_id;
  wire [43:0] lkp_req_id;
  (* src = "Vortex_axi_fpu.v:12274.74-12274.85" *)
  input [24:0] lookup_addr;
  wire [24:0] lookup_addr;
  (* src = "Vortex_axi_fpu.v:12463.25-12463.39" *)
  wire [3:0] lookup_entries;
  (* src = "Vortex_axi_fpu.v:12272.37-12272.46" *)
  input [1:0] lookup_id;
  wire [1:0] lookup_id;
  (* src = "Vortex_axi_fpu.v:12276.14-12276.26" *)
  output lookup_match;
  wire lookup_match;
  (* src = "Vortex_axi_fpu.v:12270.13-12270.26" *)
  input lookup_replay;
  wire lookup_replay;
  (* src = "Vortex_axi_fpu.v:12268.13-12268.25" *)
  input lookup_valid;
  wire lookup_valid;
  (* src = "Vortex_axi_fpu.v:12298.24-12298.35" *)
  reg [3:0] ready_table;
  (* src = "Vortex_axi_fpu.v:12299.24-12299.37" *)
  wire [3:0] ready_table_n;
  (* src = "Vortex_axi_fpu.v:12317.24-12317.37" *)
  wire [3:0] ready_table_x;
  (* src = "Vortex_axi_fpu.v:12250.20-12250.30" *)
  input [43:0] rel_req_id;
  wire [43:0] rel_req_id;
  (* src = "Vortex_axi_fpu.v:12290.37-12290.47" *)
  input [1:0] release_id;
  wire [1:0] release_id;
  (* src = "Vortex_axi_fpu.v:12288.13-12288.26" *)
  input release_valid;
  wire release_valid;
  (* src = "Vortex_axi_fpu.v:12244.13-12244.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:12295.24-12295.35" *)
  reg [3:0] valid_table;
  (* src = "Vortex_axi_fpu.v:12296.24-12296.37" *)
  wire [3:0] valid_table_n;
  (* src = "Vortex_axi_fpu.v:12315.24-12315.37" *)
  wire [3:0] valid_table_x;
  assign _006_ = valid_table & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _020_;
  assign _007_ = valid_table_x & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _021_;
  assign _008_ = ready_table_x & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _021_;
  assign _009_ = 25'h1ffffff & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) allocate_addr;
  assign _010_ = addr_table & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _022_;
  assign _011_ = _002_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _023_;
  assign _012_ = valid_table_x & (* src = "Vortex_axi_fpu.v:12353.9-12353.38" *) ready_table_x;
  assign _013_ = lookup_entries & (* src = "Vortex_axi_fpu.v:12472.27-12472.55" *) valid_table;
  assign _014_ = _013_ & (* src = "Vortex_axi_fpu.v:12472.26-12472.71" *) addr_matches;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    if (reset) allocate_ready <= 1'h0;
    else allocate_ready <= allocate_rdy_n;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    if (reset) valid_table <= 4'h0;
    else valid_table <= valid_table_n;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    if (allocate_fire) addr_table <= _028_;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    if (_015_) dequeue_id <= dequeue_id_n;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    if (reset) dequeue_valid <= 1'h0;
    else if (_015_) dequeue_valid <= dequeue_val_n;
  assign _015_ = | { fill_valid, dequeue_fire };
  assign addr_matches[0] = addr_table[24:0] == (* src = "Vortex_axi_fpu.v:12329.29-12329.164" *) lookup_addr;
  assign addr_matches[1] = addr_table[49:25] == (* src = "Vortex_axi_fpu.v:12329.29-12329.164" *) lookup_addr;
  assign addr_matches[2] = addr_table[74:50] == (* src = "Vortex_axi_fpu.v:12329.29-12329.164" *) lookup_addr;
  assign addr_matches[3] = addr_table[99:75] == (* src = "Vortex_axi_fpu.v:12329.29-12329.164" *) lookup_addr;
  assign allocate_fire = allocate_valid && (* src = "Vortex_axi_fpu.v:12321.23-12321.55" *) allocate_ready;
  assign dequeue_fire = dequeue_valid && (* src = "Vortex_axi_fpu.v:12323.22-12323.52" *) dequeue_ready;
  assign _003_ = allocate_id * (* src = "Vortex_axi_fpu.v:12393.17-12393.83" *) 32'd25;
  assign _004_ = fill_id * (* src = "Vortex_axi_fpu.v:12451.32-12451.94" *) 32'd25;
  assign _005_ = dequeue_id * (* src = "Vortex_axi_fpu.v:12461.35-12461.102" *) 32'd25;
  assign lookup_entries[0] = | (* src = "Vortex_axi_fpu.v:12468.31-12468.45" *) lookup_id;
  assign lookup_entries[1] = 2'h1 != (* src = "Vortex_axi_fpu.v:12468.31-12468.45" *) lookup_id;
  assign lookup_entries[2] = 2'h2 != (* src = "Vortex_axi_fpu.v:12468.31-12468.45" *) lookup_id;
  assign lookup_entries[3] = 2'h3 != (* src = "Vortex_axi_fpu.v:12468.31-12468.45" *) lookup_id;
  assign _016_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, dequeue_id });
  assign _017_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, allocate_id });
  assign _018_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _003_ });
  assign _019_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, release_id });
  assign _020_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _031_;
  assign _021_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _033_;
  assign _022_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _036_;
  assign _023_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _038_;
  assign _024_ = ~ (* src = "Vortex_axi_fpu.v:12364.9-12364.23" *) valid_table_n;
  assign _025_ = _006_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _032_[3:0];
  assign _026_ = _007_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _034_[3:0];
  assign _027_ = _008_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _035_[3:0];
  assign _028_ = _010_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _037_;
  assign _029_ = _011_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _039_[3:0];
  assign _030_ = ready_table | (* src = "Vortex_axi_fpu.v:12344.20-12344.48" *) addr_matches;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    allocate_id <= allocate_id_n;
  (* src = "Vortex_axi_fpu.v:12406.2-12436.5" *)
  always @(posedge clk)
    ready_table <= ready_table_n;
  assign valid_table_n = release_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12401.7-12401.20|Vortex_axi_fpu.v:12401.3-12403.34" *) _029_ : _002_;
  assign dequeue_id_n = fill_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12395.7-12395.17|Vortex_axi_fpu.v:12395.3-12400.6" *) fill_id : _000_;
  assign dequeue_val_n = fill_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12395.7-12395.17|Vortex_axi_fpu.v:12395.3-12400.6" *) 1'h1 : _001_;
  assign ready_table_n = allocate_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12387.7-12387.20|Vortex_axi_fpu.v:12387.3-12394.6" *) _027_ : ready_table_x;
  assign _002_ = allocate_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12387.7-12387.20|Vortex_axi_fpu.v:12387.3-12394.6" *) _026_ : valid_table_x;
  assign _000_ = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12381.7-12381.19|Vortex_axi_fpu.v:12381.3-12386.6" *) dequeue_id_x : 2'hx;
  assign _001_ = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12381.7-12381.19|Vortex_axi_fpu.v:12381.3-12386.6" *) dequeue_val_x : 1'hx;
  assign ready_table_x = lookup_replay ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12342.7-12342.20|Vortex_axi_fpu.v:12342.3-12344.49" *) _030_ : ready_table;
  assign valid_table_x = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12339.7-12339.19|Vortex_axi_fpu.v:12339.3-12341.34" *) _025_ : valid_table;
  assign lookup_match = | (* src = "Vortex_axi_fpu.v:12472.24-12472.72" *) _014_;
  assign _031_ = $signed(_016_) < 0 ? 1'h1 << - _016_ : 1'h1 >> _016_;
  assign _032_ = $signed(_016_) < 0 ? 1'h0 << - _016_ : 1'h0 >> _016_;
  assign _034_ = $signed(_017_) < 0 ? 1'h1 << - _017_ : 1'h1 >> _017_;
  assign _033_ = $signed(_017_) < 0 ? 1'h1 << - _017_ : 1'h1 >> _017_;
  assign _035_ = $signed(_017_) < 0 ? 1'h0 << - _017_ : 1'h0 >> _017_;
  assign _036_ = $signed(_018_) < 0 ? 25'h1ffffff << - _018_ : 25'h1ffffff >> _018_;
  assign _037_ = $signed(_018_) < 0 ? _009_ << - _018_ : _009_ >> _018_;
  assign _038_ = $signed(_019_) < 0 ? 1'h1 << - _019_ : 1'h1 >> _019_;
  assign _039_ = $signed(_019_) < 0 ? 1'h0 << - _019_ : 1'h0 >> _019_;
  wire [99:0] _106_ = addr_table;
  assign fill_addr = _106_[$signed(_004_) +: 25];
  wire [99:0] _107_ = addr_table;
  assign dequeue_addr = _107_[$signed(_005_) +: 25];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:12363.26-12367.3" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000100  allocate_sel (
    .cnt_o(allocate_id_n),
    .in_i(_024_),
    .valid_o(allocate_rdy_n)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:12352.26-12356.3" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000100  dequeue_sel (
    .cnt_o(dequeue_id_x),
    .in_i(_012_),
    .valid_o(dequeue_val_x)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:12442.4-12449.3" *)
  \$paramod$c9ba42512d5917aa3d07ed6727ad1108d63d8caa\VX_dp_ram  entries (
    .clk(clk),
    .raddr(dequeue_id),
    .rdata(dequeue_data),
    .waddr(allocate_id),
    .wdata(allocate_data),
    .wren(allocate_valid)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_elastic_buffer" *)
(* src = "Vortex_axi_fpu.v:10617.1-10707.10" *)
module \$paramod$8a7c181e5b19e3576d16f622f7395948ec3370b0\VX_elastic_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:10636.13-10636.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10644.27-10644.34" *)
  input [146:0] data_in;
  wire [146:0] data_in;
  (* src = "Vortex_axi_fpu.v:10646.28-10646.36" *)
  output [146:0] data_out;
  wire [146:0] data_out;
  (* src = "Vortex_axi_fpu.v:10642.14-10642.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:10648.13-10648.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:10638.13-10638.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:10640.13-10640.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:10650.14-10650.23" *)
  output valid_out;
  wire valid_out;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:10666.6-10675.5" *)
  \$paramod$61f04ffb10c2f60fcafbdbf66f4b233ae721e0d5\VX_skid_buffer  \genblk1.genblk1.queue  (
    .clk(clk),
    .data_in(data_in),
    .data_out(data_out),
    .ready_in(ready_in),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(valid_in),
    .valid_out(valid_out)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bits_insert" *)
(* src = "Vortex_axi_fpu.v:9191.1-9223.10" *)
module \$paramod$8bd56ef9860bc3ac93b2a3dc649c06b918089f70\VX_bits_insert (data_in, sel_in, data_out);
  (* src = "Vortex_axi_fpu.v:9203.23-9203.30" *)
  input [2:0] data_in;
  wire [2:0] data_in;
  (* src = "Vortex_axi_fpu.v:9207.30-9207.38" *)
  output [3:0] data_out;
  wire [3:0] data_out;
  (* src = "Vortex_axi_fpu.v:9205.23-9205.29" *)
  input sel_in;
  wire sel_in;
  assign data_out = { data_in, sel_in };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_tag_access" *)
(* src = "Vortex_axi_fpu.v:14872.1-14937.10" *)
module \$paramod$8dcdce6059d2b44225aa0a9d90c1d222942fd289\VX_tag_access (clk, reset, req_id, stall, lookup, addr, fill, flush, tag_match);
  (* src = "Vortex_axi_fpu.v:14936.36-14936.56" *)
  wire _0_;
  (* src = "Vortex_axi_fpu.v:14932.11-14932.17" *)
  wire _1_;
  (* src = "Vortex_axi_fpu.v:14931.9-14931.22" *)
  wire _2_;
  (* src = "Vortex_axi_fpu.v:14908.74-14908.78" *)
  input [24:0] addr;
  wire [24:0] addr;
  (* src = "Vortex_axi_fpu.v:14898.13-14898.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:14910.13-14910.17" *)
  input fill;
  wire fill;
  (* src = "Vortex_axi_fpu.v:14912.13-14912.18" *)
  input flush;
  wire flush;
  (* src = "Vortex_axi_fpu.v:14906.13-14906.19" *)
  input lookup;
  wire lookup;
  (* src = "Vortex_axi_fpu.v:14916.229-14916.237" *)
  wire [17:0] read_tag;
  (* src = "Vortex_axi_fpu.v:14918.7-14918.17" *)
  wire read_valid;
  (* src = "Vortex_axi_fpu.v:14902.20-14902.26" *)
  input [43:0] req_id;
  wire [43:0] req_id;
  (* src = "Vortex_axi_fpu.v:14900.13-14900.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:14904.13-14904.18" *)
  input stall;
  wire stall;
  (* src = "Vortex_axi_fpu.v:14914.14-14914.23" *)
  output tag_match;
  wire tag_match;
  assign _0_ = addr[24:7] == (* src = "Vortex_axi_fpu.v:14936.36-14936.56" *) read_tag;
  assign tag_match = read_valid && (* src = "Vortex_axi_fpu.v:14936.21-14936.57" *) _0_;
  assign _1_ = ! (* src = "Vortex_axi_fpu.v:14932.11-14932.17" *) flush;
  assign _2_ = fill || (* src = "Vortex_axi_fpu.v:14931.9-14931.22" *) flush;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14928.4-14934.3" *)
  \$paramod$6110f831440f5c6a6edf37279e451953f4f3c838\VX_sp_ram  tag_store (
    .addr(addr[6:0]),
    .clk(clk),
    .rdata({ read_valid, read_tag }),
    .wdata({ _1_, addr[24:7] }),
    .wren(_2_)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_rr_arbiter" *)
(* src = "Vortex_axi_fpu.v:6909.1-7232.10" *)
module \$paramod$90a88d5f307127f41e981a037a66d616cbb019d3\VX_rr_arbiter (clk, reset, enable, requests, grant_index, grant_onehot, grant_valid);
  (* src = "Vortex_axi_fpu.v:7148.27-7148.70" *)
  wire [4:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_fpu.v:7138.71-7138.108" *)
  wire [4:0] _03_;
  (* src = "Vortex_axi_fpu.v:7144.71-7144.110" *)
  wire [4:0] _04_;
  wire [4:0] _05_;
  wire [4:0] _06_;
  wire _07_;
  (* src = "Vortex_axi_fpu.v:6927.13-6927.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:6931.13-6931.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:7127.26-7127.38" *)
  wire [4:0] \genblk1.genblk1.genblk1.genblk1.genblk1.grant_masked ;
  (* src = "Vortex_axi_fpu.v:7128.26-7128.40" *)
  wire [4:0] \genblk1.genblk1.genblk1.genblk1.genblk1.grant_unmasked ;
  (* src = "Vortex_axi_fpu.v:7124.26-7124.46" *)
  wire [4:0] \genblk1.genblk1.genblk1.genblk1.genblk1.mask_higher_pri_regs ;
  (* src = "Vortex_axi_fpu.v:7146.9-7146.22" *)
  wire \genblk1.genblk1.genblk1.genblk1.genblk1.no_req_masked ;
  (* src = "Vortex_axi_fpu.v:7130.25-7130.36" *)
  reg [4:0] \genblk1.genblk1.genblk1.genblk1.genblk1.pointer_reg ;
  (* src = "Vortex_axi_fpu.v:7132.26-7132.36" *)
  wire [4:0] \genblk1.genblk1.genblk1.genblk1.genblk1.req_masked ;
  (* src = "Vortex_axi_fpu.v:7125.26-7125.48" *)
  wire [4:0] \genblk1.genblk1.genblk1.genblk1.genblk1.unmask_higher_pri_regs ;
  (* src = "Vortex_axi_fpu.v:6935.35-6935.46" *)
  output [2:0] grant_index;
  wire [2:0] grant_index;
  (* src = "Vortex_axi_fpu.v:6937.31-6937.43" *)
  output [4:0] grant_onehot;
  wire [4:0] grant_onehot;
  (* src = "Vortex_axi_fpu.v:6939.14-6939.25" *)
  output grant_valid;
  wire grant_valid;
  (* src = "Vortex_axi_fpu.v:6933.30-6933.38" *)
  input [4:0] requests;
  wire [4:0] requests;
  (* src = "Vortex_axi_fpu.v:6929.13-6929.18" *)
  input reset;
  wire reset;
  assign \genblk1.genblk1.genblk1.genblk1.genblk1.req_masked  = requests & (* src = "Vortex_axi_fpu.v:7132.39-7132.61" *) \genblk1.genblk1.genblk1.genblk1.genblk1.pointer_reg ;
  assign \genblk1.genblk1.genblk1.genblk1.genblk1.grant_masked  = \genblk1.genblk1.genblk1.genblk1.genblk1.req_masked  & (* src = "Vortex_axi_fpu.v:7138.42-7138.108" *) _03_;
  assign \genblk1.genblk1.genblk1.genblk1.genblk1.grant_unmasked  = requests & (* src = "Vortex_axi_fpu.v:7144.44-7144.110" *) _04_;
  assign _00_ = { \genblk1.genblk1.genblk1.genblk1.genblk1.no_req_masked , \genblk1.genblk1.genblk1.genblk1.genblk1.no_req_masked , \genblk1.genblk1.genblk1.genblk1.genblk1.no_req_masked , \genblk1.genblk1.genblk1.genblk1.genblk1.no_req_masked , \genblk1.genblk1.genblk1.genblk1.genblk1.no_req_masked  } & (* src = "Vortex_axi_fpu.v:7148.27-7148.70" *) \genblk1.genblk1.genblk1.genblk1.genblk1.grant_unmasked ;
  (* src = "Vortex_axi_fpu.v:7150.4-7165.34" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.genblk1.pointer_reg  <= 5'h1f;
    else if (_02_) \genblk1.genblk1.genblk1.genblk1.genblk1.pointer_reg  <= _06_;
  assign _01_ = | { _07_, grant_valid };
  assign _02_ = & { _01_, enable };
  assign _03_ = ~ (* src = "Vortex_axi_fpu.v:7138.71-7138.108" *) { \genblk1.genblk1.genblk1.genblk1.genblk1.mask_higher_pri_regs [4:1], 1'h0 };
  assign _04_ = ~ (* src = "Vortex_axi_fpu.v:7144.71-7144.110" *) { \genblk1.genblk1.genblk1.genblk1.genblk1.unmask_higher_pri_regs [4:1], 1'h0 };
  assign \genblk1.genblk1.genblk1.genblk1.genblk1.no_req_masked  = ~ (* src = "Vortex_axi_fpu.v:7146.25-7146.39" *) _07_;
  assign \genblk1.genblk1.genblk1.genblk1.genblk1.mask_higher_pri_regs [4:1] = { \genblk1.genblk1.genblk1.genblk1.genblk1.mask_higher_pri_regs [3:1], 1'h0 } | (* src = "Vortex_axi_fpu.v:7134.50-7134.115" *) \genblk1.genblk1.genblk1.genblk1.genblk1.req_masked [3:0];
  assign \genblk1.genblk1.genblk1.genblk1.genblk1.unmask_higher_pri_regs [4:1] = { \genblk1.genblk1.genblk1.genblk1.genblk1.unmask_higher_pri_regs [3:1], 1'h0 } | (* src = "Vortex_axi_fpu.v:7140.52-7140.117" *) requests[3:0];
  assign grant_onehot = _00_ | (* src = "Vortex_axi_fpu.v:7148.26-7148.86" *) \genblk1.genblk1.genblk1.genblk1.genblk1.grant_masked ;
  assign _05_ = grant_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7160.15-7160.24|Vortex_axi_fpu.v:7160.11-7165.34" *) { \genblk1.genblk1.genblk1.genblk1.genblk1.unmask_higher_pri_regs [4:1], 1'h0 } : 5'hxx;
  assign _06_ = _07_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7157.10-7157.21|Vortex_axi_fpu.v:7157.6-7165.34" *) { \genblk1.genblk1.genblk1.genblk1.genblk1.mask_higher_pri_regs [4:1], 1'h0 } : _05_;
  assign _07_ = | (* src = "Vortex_axi_fpu.v:7157.10-7157.21" *) \genblk1.genblk1.genblk1.genblk1.genblk1.req_masked ;
  assign grant_valid = | (* src = "Vortex_axi_fpu.v:7167.25-7167.34" *) requests;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:7169.38-7172.5" *)
  \$paramod\VX_onehot_encoder\N=s32'00000000000000000000000000000101  \genblk1.genblk1.genblk1.genblk1.genblk1.onehot_encoder  (
    .data_in(grant_onehot),
    .data_out(grant_index)
  );
  assign \genblk1.genblk1.genblk1.genblk1.genblk1.mask_higher_pri_regs [0] = 1'h0;
  assign \genblk1.genblk1.genblk1.genblk1.genblk1.unmask_higher_pri_regs [0] = 1'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_fpu.v:9402.1-9502.10" *)
module \$paramod$92a0be00105fedbca586dc88e7a57e833dd976d7\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:9416.13-9416.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9422.27-9422.34" *)
  input [601:0] data_in;
  wire [601:0] data_in;
  (* src = "Vortex_axi_fpu.v:9424.28-9424.36" *)
  output [601:0] data_out;
  wire [601:0] data_out;
  (* src = "Vortex_axi_fpu.v:9420.13-9420.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:9465.34-9465.41" *)
  reg [600:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_fpu.v:9467.24-9467.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_fpu.v:9418.13-9418.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9478.5-9482.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[600:0];
  (* src = "Vortex_axi_fpu.v:9469.5-9476.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[601];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_sp_ram" *)
(* src = "Vortex_axi_fpu.v:9997.1-10450.10" *)
module \$paramod$938eda7cda272d8289ce04662c815d60954f0952\VX_sp_ram (clk, addr, wren, wdata, rdata);
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [8:0] _00_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [31:0] _01_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [31:0] _02_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [8:0] _03_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [31:0] _04_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [31:0] _05_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [8:0] _06_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [31:0] _07_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [31:0] _08_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [8:0] _09_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [31:0] _10_;
  (* src = "Vortex_axi_fpu.v:10316.7-10329.11" *)
  wire [31:0] _11_;
  (* src = "Vortex_axi_fpu.v:10027.27-10027.31" *)
  input [8:0] addr;
  wire [8:0] addr;
  (* src = "Vortex_axi_fpu.v:10025.13-10025.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10033.28-10033.33" *)
  output [31:0] rdata;
  wire [31:0] rdata;
  (* src = "Vortex_axi_fpu.v:10031.27-10031.32" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "Vortex_axi_fpu.v:10029.29-10029.33" *)
  input [3:0] wren;
  wire [3:0] wren;
  (* src = "Vortex_axi_fpu.v:10292.33-10292.36" *)
  reg [31:0] \genblk1.genblk1.genblk1.genblk1.ram  [511:0];
  always @(posedge clk) begin
    if (_02_[7])
      \genblk1.genblk1.genblk1.genblk1.ram [_00_][7:0] <= _01_[7:0];
    if (_05_[15])
      \genblk1.genblk1.genblk1.genblk1.ram [_03_][15:8] <= _04_[15:8];
    if (_08_[23])
      \genblk1.genblk1.genblk1.genblk1.ram [_06_][23:16] <= _07_[23:16];
    if (_11_[31])
      \genblk1.genblk1.genblk1.genblk1.ram [_09_][31:24] <= _10_[31:24];
  end
  assign rdata = \genblk1.genblk1.genblk1.genblk1.ram [addr];
  assign _11_[31] = wren[3] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _10_ = wren[3] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { wdata[31:24], 24'hxxxxxx } : 32'hxxxxxxxx;
  assign _09_ = wren[3] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 9'hxxx;
  assign _08_[23] = wren[2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _07_ = wren[2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 8'h00, wdata[23:16], 16'hxxxx } : 32'hxxxxxxxx;
  assign _06_ = wren[2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 9'hxxx;
  assign _05_[15] = wren[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _04_ = wren[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 16'h0000, wdata[15:8], 8'hxx } : 32'hxxxxxxxx;
  assign _03_ = wren[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 9'hxxx;
  assign _02_[7] = wren[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) 1'h1 : 1'h0;
  assign _01_ = wren[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) { 24'h000000, wdata[7:0] } : 32'hxxxxxxxx;
  assign _00_ = wren[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10325.15-10325.22|Vortex_axi_fpu.v:10325.11-10327.51" *) addr : 9'hxxx;
  assign { _02_[31:8], _02_[6:0] } = { 24'h000000, _02_[7], _02_[7], _02_[7], _02_[7], _02_[7], _02_[7], _02_[7] };
  assign { _05_[31:16], _05_[14:0] } = { 16'h0000, _05_[15], _05_[15], _05_[15], _05_[15], _05_[15], _05_[15], _05_[15], 8'h00 };
  assign { _08_[31:24], _08_[22:0] } = { 8'h00, _08_[23], _08_[23], _08_[23], _08_[23], _08_[23], _08_[23], _08_[23], 16'h0000 };
  assign _11_[30:0] = { _11_[31], _11_[31], _11_[31], _11_[31], _11_[31], _11_[31], _11_[31], 24'h000000 };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bits_remove" *)
(* src = "Vortex_axi_fpu.v:10820.1-10849.10" *)
module \$paramod$95bd6fb0aa2f5c7c9391800bda1d515dad5669e7\VX_bits_remove (data_in, data_out);
  (* src = "Vortex_axi_fpu.v:10831.23-10831.30" *)
  input [3:0] data_in;
  wire [3:0] data_in;
  (* src = "Vortex_axi_fpu.v:10833.30-10833.38" *)
  output [2:0] data_out;
  wire [2:0] data_out;
  assign data_out = data_in[3:1];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_shared_mem" *)
(* src = "Vortex_axi_fpu.v:14574.1-14871.10" *)
module \$paramod$9617f7708be97017d1404670ac9f98edf3a9e070\VX_shared_mem (clk, reset, core_req_valid, core_req_rw, core_req_addr, core_req_byteen, core_req_data, core_req_tag, core_req_ready, core_rsp_valid, core_rsp_tmask, core_rsp_data, core_rsp_tag, core_rsp_ready);
  (* src = "Vortex_axi_fpu.v:14809.2-14834.5" *)
  wire [63:0] _00_;
  (* src = "Vortex_axi_fpu.v:14809.2-14834.5" *)
  wire [1:0] _01_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _02_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _03_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _04_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _05_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _06_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _07_;
  (* src = "Vortex_axi_fpu.v:14804.12-14804.48" *)
  wire [1:0] _08_;
  (* src = "Vortex_axi_fpu.v:14824.36-14824.165" *)
  wire _09_;
  (* src = "Vortex_axi_fpu.v:14824.36-14824.165" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:14744.49-14744.80" *)
  wire _11_;
  (* src = "Vortex_axi_fpu.v:14752.99-14752.152" *)
  wire _12_;
  (* src = "Vortex_axi_fpu.v:14752.99-14752.152" *)
  wire _13_;
  (* src = "Vortex_axi_fpu.v:14824.10-14824.166" *)
  wire _14_;
  (* src = "Vortex_axi_fpu.v:14824.10-14824.166" *)
  wire _15_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _16_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _17_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _18_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _19_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _20_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _21_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _22_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _23_;
  (* src = "Vortex_axi_fpu.v:14720.70-14720.98" *)
  wire [1:0] _24_;
  (* src = "Vortex_axi_fpu.v:14804.33-14804.48" *)
  wire [1:0] _25_;
  (* src = "Vortex_axi_fpu.v:14836.43-14836.62" *)
  wire _26_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _27_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _28_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _29_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _30_;
  wire [1:0] _31_;
  (* src = "Vortex_axi_fpu.v:14722.39-14722.65" *)
  wire _32_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _33_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _34_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _35_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _36_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _37_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _38_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _39_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _40_;
  (* src = "Vortex_axi_fpu.v:14778.24-14778.38" *)
  wire [1:0] bank_rsp_sel_n;
  (* src = "Vortex_axi_fpu.v:14777.24-14777.38" *)
  reg [1:0] bank_rsp_sel_r;
  (* src = "Vortex_axi_fpu.v:14611.13-14611.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:14619.59-14619.72" *)
  input [59:0] core_req_addr;
  wire [59:0] core_req_addr;
  (* src = "Vortex_axi_fpu.v:14621.44-14621.59" *)
  input [7:0] core_req_byteen;
  wire [7:0] core_req_byteen;
  (* src = "Vortex_axi_fpu.v:14623.50-14623.63" *)
  input [63:0] core_req_data;
  wire [63:0] core_req_data;
  (* src = "Vortex_axi_fpu.v:14714.25-14714.43" *)
  wire [1:0] core_req_read_mask;
  (* src = "Vortex_axi_fpu.v:14715.25-14715.50" *)
  wire [1:0] core_req_read_mask_unqual;
  (* src = "Vortex_axi_fpu.v:14627.31-14627.45" *)
  output [1:0] core_req_ready;
  wire [1:0] core_req_ready;
  (* src = "Vortex_axi_fpu.v:14617.30-14617.41" *)
  input [1:0] core_req_rw;
  wire [1:0] core_req_rw;
  (* src = "Vortex_axi_fpu.v:14625.49-14625.61" *)
  input [93:0] core_req_tag;
  wire [93:0] core_req_tag;
  (* src = "Vortex_axi_fpu.v:14615.30-14615.44" *)
  input [1:0] core_req_valid;
  wire [1:0] core_req_valid;
  (* src = "Vortex_axi_fpu.v:14717.7-14717.25" *)
  wire core_req_writeonly;
  (* src = "Vortex_axi_fpu.v:14718.7-14718.32" *)
  wire core_req_writeonly_unqual;
  (* src = "Vortex_axi_fpu.v:14633.51-14633.64" *)
  output [63:0] core_rsp_data;
  wire [63:0] core_rsp_data;
  (* src = "Vortex_axi_fpu.v:14773.43-14773.59" *)
  wire [63:0] core_rsp_data_in;
  (* src = "Vortex_axi_fpu.v:14637.13-14637.27" *)
  input core_rsp_ready;
  wire core_rsp_ready;
  (* src = "Vortex_axi_fpu.v:14635.37-14635.49" *)
  output [46:0] core_rsp_tag;
  wire [46:0] core_rsp_tag;
  (* src = "Vortex_axi_fpu.v:14775.30-14775.45" *)
  wire [46:0] core_rsp_tag_in;
  (* src = "Vortex_axi_fpu.v:14631.31-14631.45" *)
  output [1:0] core_rsp_tmask;
  wire [1:0] core_rsp_tmask;
  (* src = "Vortex_axi_fpu.v:14629.14-14629.28" *)
  output core_rsp_valid;
  wire core_rsp_valid;
  (* src = "Vortex_axi_fpu.v:14771.23-14771.41" *)
  wire [1:0] core_rsp_valids_in;
  (* src = "Vortex_axi_fpu.v:14704.7-14704.20" *)
  wire creq_in_ready;
  (* src = "Vortex_axi_fpu.v:14703.7-14703.20" *)
  wire creq_in_valid;
  (* src = "Vortex_axi_fpu.v:14701.7-14701.21" *)
  wire creq_out_ready;
  (* src = "Vortex_axi_fpu.v:14700.7-14700.21" *)
  wire creq_out_valid;
  (* src = "Vortex_axi_fpu.v:14780.7-14780.19" *)
  wire crsq_in_fire;
  (* src = "Vortex_axi_fpu.v:14740.7-14740.20" *)
  wire crsq_in_ready;
  (* src = "Vortex_axi_fpu.v:14739.7-14739.20" *)
  wire crsq_in_valid;
  (* src = "Vortex_axi_fpu.v:14742.7-14742.21" *)
  wire crsq_last_read;
  (* src = "Vortex_axi_fpu.v:14754.68-14754.72" *)
  wire [8:0] \genblk1[0].addr ;
  (* src = "Vortex_axi_fpu.v:14752.27-14752.31" *)
  wire [3:0] \genblk1[0].wren ;
  (* src = "Vortex_axi_fpu.v:14754.68-14754.72" *)
  wire [8:0] \genblk1[1].addr ;
  (* src = "Vortex_axi_fpu.v:14752.27-14752.31" *)
  wire [3:0] \genblk1[1].wren ;
  (* src = "Vortex_axi_fpu.v:14690.82-14690.104" *)
  (* unused_bits = "9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57" *)
  wire [57:0] per_bank_core_req_addr;
  (* src = "Vortex_axi_fpu.v:14645.82-14645.111" *)
  wire [57:0] per_bank_core_req_addr_unqual;
  (* src = "Vortex_axi_fpu.v:14692.39-14692.63" *)
  wire [7:0] per_bank_core_req_byteen;
  (* src = "Vortex_axi_fpu.v:14647.39-14647.70" *)
  wire [7:0] per_bank_core_req_byteen_unqual;
  (* src = "Vortex_axi_fpu.v:14694.45-14694.67" *)
  wire [63:0] per_bank_core_req_data;
  (* src = "Vortex_axi_fpu.v:14649.45-14649.74" *)
  wire [63:0] per_bank_core_req_data_unqual;
  (* src = "Vortex_axi_fpu.v:14688.25-14688.45" *)
  wire [1:0] per_bank_core_req_rw;
  (* src = "Vortex_axi_fpu.v:14643.25-14643.52" *)
  wire [1:0] per_bank_core_req_rw_unqual;
  (* src = "Vortex_axi_fpu.v:14696.44-14696.65" *)
  wire [93:0] per_bank_core_req_tag;
  (* src = "Vortex_axi_fpu.v:14651.44-14651.72" *)
  wire [93:0] per_bank_core_req_tag_unqual;
  (* src = "Vortex_axi_fpu.v:14698.67-14698.88" *)
  wire [1:0] per_bank_core_req_tid;
  (* src = "Vortex_axi_fpu.v:14653.67-14653.95" *)
  wire [1:0] per_bank_core_req_tid_unqual;
  (* src = "Vortex_axi_fpu.v:14686.25-14686.48" *)
  wire [1:0] per_bank_core_req_valid;
  (* src = "Vortex_axi_fpu.v:14641.25-14641.55" *)
  wire [1:0] per_bank_core_req_valid_unqual;
  (* src = "Vortex_axi_fpu.v:14746.45-14746.67" *)
  wire [63:0] per_bank_core_rsp_data;
  (* src = "Vortex_axi_fpu.v:14613.13-14613.18" *)
  input reset;
  wire reset;
  assign _02_ = 2'h0 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _20_;
  assign _03_ = 32'd4294967295 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) per_bank_core_rsp_data[31:0];
  assign _04_ = 64'hxxxxxxxxxxxxxxxx & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _21_;
  assign _05_ = _01_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _22_;
  assign _06_ = 32'd4294967295 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) per_bank_core_rsp_data[63:32];
  assign _07_ = _00_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _23_;
  assign core_req_read_mask_unqual = per_bank_core_req_valid_unqual & (* src = "Vortex_axi_fpu.v:14720.37-14720.98" *) _24_;
  assign \genblk1[0].wren  = per_bank_core_req_byteen[3:0] & (* src = "Vortex_axi_fpu.v:14752.34-14752.154" *) { _12_, _12_, _12_, _12_ };
  assign \genblk1[1].wren  = per_bank_core_req_byteen[7:4] & (* src = "Vortex_axi_fpu.v:14752.34-14752.154" *) { _13_, _13_, _13_, _13_ };
  assign _08_ = core_req_read_mask & (* src = "Vortex_axi_fpu.v:14804.12-14804.48" *) _25_;
  (* src = "Vortex_axi_fpu.v:14784.2-14798.39" *)
  always @(posedge clk)
    if (reset) bank_rsp_sel_r <= 2'h0;
    else if (crsq_in_fire) bank_rsp_sel_r <= _31_;
  assign crsq_last_read = bank_rsp_sel_n == (* src = "Vortex_axi_fpu.v:14782.26-14782.62" *) core_req_read_mask;
  assign _09_ = core_rsp_tag_in[2:0] == (* src = "Vortex_axi_fpu.v:14824.36-14824.165" *) per_bank_core_req_tag[2:0];
  assign _10_ = core_rsp_tag_in[2:0] == (* src = "Vortex_axi_fpu.v:14824.36-14824.165" *) per_bank_core_req_tag[49:47];
  assign _11_ = crsq_in_ready && (* src = "Vortex_axi_fpu.v:14744.49-14744.80" *) crsq_last_read;
  assign _12_ = per_bank_core_req_valid[0] && (* src = "Vortex_axi_fpu.v:14752.99-14752.152" *) per_bank_core_req_rw[0];
  assign _13_ = per_bank_core_req_valid[1] && (* src = "Vortex_axi_fpu.v:14752.99-14752.152" *) per_bank_core_req_rw[1];
  assign crsq_in_fire = crsq_in_valid && (* src = "Vortex_axi_fpu.v:14780.22-14780.52" *) crsq_in_ready;
  assign _14_ = core_req_read_mask[0] && (* src = "Vortex_axi_fpu.v:14824.10-14824.166" *) _09_;
  assign _15_ = core_req_read_mask[1] && (* src = "Vortex_axi_fpu.v:14824.10-14824.166" *) _10_;
  assign crsq_in_valid = creq_out_valid && (* src = "Vortex_axi_fpu.v:14836.25-14836.62" *) _26_;
  assign creq_out_ready = core_req_writeonly || (* src = "Vortex_axi_fpu.v:14744.26-14744.81" *) _11_;
  assign _16_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, per_bank_core_req_tid[0] });
  assign _17_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 27'h0000000, per_bank_core_req_tid[0], 5'h00 });
  assign _18_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, per_bank_core_req_tid[1] });
  assign _19_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 27'h0000000, per_bank_core_req_tid[1], 5'h00 });
  assign _20_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _33_;
  assign _21_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _35_;
  assign _22_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _37_;
  assign _23_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _39_;
  assign _24_ = ~ (* src = "Vortex_axi_fpu.v:14720.70-14720.98" *) per_bank_core_req_rw_unqual;
  assign core_req_writeonly_unqual = ~ (* src = "Vortex_axi_fpu.v:14722.37-14722.66" *) _32_;
  assign _25_ = ~ (* src = "Vortex_axi_fpu.v:14804.33-14804.48" *) bank_rsp_sel_r;
  assign _26_ = ~ (* src = "Vortex_axi_fpu.v:14836.43-14836.62" *) core_req_writeonly;
  assign _27_ = _02_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _34_[1:0];
  assign _28_ = _04_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _36_;
  assign _29_ = _05_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _38_[1:0];
  assign _30_ = _07_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _40_;
  assign bank_rsp_sel_n[1] = _15_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:14824.10-14824.166|Vortex_axi_fpu.v:14824.6-14831.9" *) 1'h1 : bank_rsp_sel_r[1];
  assign core_rsp_data_in = _15_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:14824.10-14824.166|Vortex_axi_fpu.v:14824.6-14831.9" *) _30_ : _00_;
  assign core_rsp_valids_in = _15_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:14824.10-14824.166|Vortex_axi_fpu.v:14824.6-14831.9" *) _29_ : _01_;
  assign bank_rsp_sel_n[0] = _14_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:14824.10-14824.166|Vortex_axi_fpu.v:14824.6-14831.9" *) 1'h1 : bank_rsp_sel_r[0];
  assign _00_ = _14_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:14824.10-14824.166|Vortex_axi_fpu.v:14824.6-14831.9" *) _28_ : 64'hxxxxxxxxxxxxxxxx;
  assign _01_ = _14_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:14824.10-14824.166|Vortex_axi_fpu.v:14824.6-14831.9" *) _27_ : 2'h0;
  assign _31_ = crsq_last_read ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:14793.9-14793.23|Vortex_axi_fpu.v:14793.5-14798.39" *) 2'h0 : bank_rsp_sel_n;
  assign creq_in_valid = | (* src = "Vortex_axi_fpu.v:14710.25-14710.40" *) core_req_valid;
  assign _32_ = | (* src = "Vortex_axi_fpu.v:14722.39-14722.65" *) core_req_read_mask_unqual;
  assign _33_ = $signed(_16_) < 0 ? 1'h1 << - _16_ : 1'h1 >> _16_;
  assign _34_ = $signed(_16_) < 0 ? 1'h1 << - _16_ : 1'h1 >> _16_;
  assign _35_ = $signed(_17_) < 0 ? 32'd4294967295 << - _17_ : 32'd4294967295 >> _17_;
  assign _36_ = $signed(_17_) < 0 ? _03_ << - _17_ : _03_ >> _17_;
  assign _37_ = $signed(_18_) < 0 ? 1'h1 << - _18_ : 1'h1 >> _18_;
  assign _38_ = $signed(_18_) < 0 ? 1'h1 << - _18_ : 1'h1 >> _18_;
  assign _39_ = $signed(_19_) < 0 ? 32'd4294967295 << - _19_ : 32'd4294967295 >> _19_;
  assign _40_ = $signed(_19_) < 0 ? _06_ << - _19_ : _06_ >> _19_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14666.4-14684.3" *)
  \$paramod$b88b4cc8b0b8a26dc75e2efda9b2f77ae1965f6d\VX_core_req_bank_sel  core_req_bank_sel (
    .clk(clk),
    .core_req_addr(core_req_addr),
    .core_req_byteen(core_req_byteen),
    .core_req_data(core_req_data),
    .core_req_ready(core_req_ready),
    .core_req_rw(core_req_rw),
    .core_req_tag(core_req_tag),
    .core_req_valid(core_req_valid),
    .per_bank_core_req_addr(per_bank_core_req_addr_unqual),
    .per_bank_core_req_byteen(per_bank_core_req_byteen_unqual),
    .per_bank_core_req_data(per_bank_core_req_data_unqual),
    .per_bank_core_req_ready({ creq_in_ready, creq_in_ready }),
    .per_bank_core_req_rw(per_bank_core_req_rw_unqual),
    .per_bank_core_req_tag(per_bank_core_req_tag_unqual),
    .per_bank_core_req_tid(per_bank_core_req_tid_unqual),
    .per_bank_core_req_valid(per_bank_core_req_valid_unqual),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14728.4-14737.3" *)
  \$paramod$add58cccbb97039d46375f7ba135be2b03a3b35c\VX_elastic_buffer  core_req_queue (
    .clk(clk),
    .data_in({ per_bank_core_req_valid_unqual, per_bank_core_req_rw_unqual, per_bank_core_req_addr_unqual, per_bank_core_req_byteen_unqual, per_bank_core_req_data_unqual, per_bank_core_req_tag_unqual, per_bank_core_req_tid_unqual, core_req_read_mask_unqual, core_req_writeonly_unqual }),
    .data_out({ per_bank_core_req_valid, per_bank_core_req_rw, per_bank_core_req_addr[57:38], \genblk1[1].addr , per_bank_core_req_addr[28:9], \genblk1[0].addr , per_bank_core_req_byteen, per_bank_core_req_data, per_bank_core_req_tag, per_bank_core_req_tid, core_req_read_mask, core_req_writeonly }),
    .ready_in(creq_in_ready),
    .ready_out(creq_out_ready),
    .reset(reset),
    .valid_in(creq_in_valid),
    .valid_out(creq_out_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14841.4-14850.3" *)
  \$paramod$0e12e54634d04a23c91f7f89f9bb335a68347b16\VX_elastic_buffer  core_rsp_req (
    .clk(clk),
    .data_in({ core_rsp_valids_in, core_rsp_data_in, core_rsp_tag_in }),
    .data_out({ core_rsp_tmask, core_rsp_data, core_rsp_tag }),
    .ready_in(crsq_in_ready),
    .ready_out(core_rsp_ready),
    .reset(reset),
    .valid_in(crsq_in_valid),
    .valid_out(core_rsp_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14803.4-14807.3" *)
  \$paramod$672bce74cc2313ced8325f3ecbfb9d5ad9e564d0\VX_find_first  find_first (
    .data_i(per_bank_core_req_tag),
    .data_o(core_rsp_tag_in),
    .valid_i(_08_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14761.6-14767.5" *)
  \$paramod$938eda7cda272d8289ce04662c815d60954f0952\VX_sp_ram  \genblk1[0].data_store  (
    .addr(\genblk1[0].addr ),
    .clk(clk),
    .rdata(per_bank_core_rsp_data[31:0]),
    .wdata(per_bank_core_req_data[31:0]),
    .wren(\genblk1[0].wren )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14761.6-14767.5" *)
  \$paramod$938eda7cda272d8289ce04662c815d60954f0952\VX_sp_ram  \genblk1[1].data_store  (
    .addr(\genblk1[1].addr ),
    .clk(clk),
    .rdata(per_bank_core_rsp_data[63:32]),
    .wdata(per_bank_core_req_data[63:32]),
    .wren(\genblk1[1].wren )
  );
  assign { per_bank_core_req_addr[37:29], per_bank_core_req_addr[8:0] } = { \genblk1[1].addr , \genblk1[0].addr  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_sp_ram" *)
(* src = "Vortex_axi_fpu.v:9997.1-10450.10" *)
module \$paramod$9618732e23e812833c7a7088c42565fdb2a33474\VX_sp_ram (clk, addr, wren, wdata, rdata);
  (* src = "Vortex_axi_fpu.v:10359.7-10363.28" *)
  wire [7:0] _0_;
  (* src = "Vortex_axi_fpu.v:10359.7-10363.28" *)
  wire [18:0] _1_;
  (* src = "Vortex_axi_fpu.v:10359.7-10363.28" *)
  wire [18:0] _2_;
  (* src = "Vortex_axi_fpu.v:10027.27-10027.31" *)
  input [7:0] addr;
  wire [7:0] addr;
  (* src = "Vortex_axi_fpu.v:10025.13-10025.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10033.28-10033.33" *)
  output [18:0] rdata;
  wire [18:0] rdata;
  (* src = "Vortex_axi_fpu.v:10031.27-10031.32" *)
  input [18:0] wdata;
  wire [18:0] wdata;
  (* src = "Vortex_axi_fpu.v:10029.29-10029.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_fpu.v:10335.25-10335.28" *)
  reg [18:0] \genblk1.genblk1.genblk1.genblk1.ram  [255:0];
  always @(posedge clk) begin
    if (_2_[18])
      \genblk1.genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.genblk1.ram [addr];
  assign _2_[18] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10361.12-10361.16|Vortex_axi_fpu.v:10361.8-10363.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10361.12-10361.16|Vortex_axi_fpu.v:10361.8-10363.28" *) wdata : 19'hxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10361.12-10361.16|Vortex_axi_fpu.v:10361.8-10363.28" *) addr : 8'hxx;
  assign _2_[17:0] = { _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_cache" *)
(* src = "Vortex_axi_fpu.v:12685.1-13542.10" *)
module \$paramod$9f55eb65a1763d684ead5d482d4054e4c0be8a16\VX_cache (clk, reset, core_req_valid, core_req_rw, core_req_addr, core_req_byteen, core_req_data, core_req_tag, core_req_ready, core_rsp_valid, core_rsp_tmask, core_rsp_data, core_rsp_tag, core_rsp_ready, mem_req_valid, mem_req_rw, mem_req_byteen, mem_req_addr, mem_req_data, mem_req_tag, mem_req_ready
, mem_rsp_valid, mem_rsp_data, mem_rsp_tag, mem_rsp_ready);
  (* src = "Vortex_axi_fpu.v:12751.13-12751.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:12759.59-12759.72" *)
  input [29:0] core_req_addr;
  wire [29:0] core_req_addr;
  (* src = "Vortex_axi_fpu.v:12761.44-12761.59" *)
  input [3:0] core_req_byteen;
  wire [3:0] core_req_byteen;
  (* src = "Vortex_axi_fpu.v:12763.50-12763.63" *)
  input [31:0] core_req_data;
  wire [31:0] core_req_data;
  (* src = "Vortex_axi_fpu.v:12767.31-12767.45" *)
  output core_req_ready;
  wire core_req_ready;
  (* src = "Vortex_axi_fpu.v:12757.30-12757.41" *)
  input core_req_rw;
  wire core_req_rw;
  (* src = "Vortex_axi_fpu.v:12765.49-12765.61" *)
  input [44:0] core_req_tag;
  wire [44:0] core_req_tag;
  (* src = "Vortex_axi_fpu.v:12755.30-12755.44" *)
  input core_req_valid;
  wire core_req_valid;
  (* src = "Vortex_axi_fpu.v:12773.51-12773.64" *)
  output [31:0] core_rsp_data;
  wire [31:0] core_rsp_data;
  (* src = "Vortex_axi_fpu.v:12969.44-12969.59" *)
  wire [31:0] core_rsp_data_c;
  (* src = "Vortex_axi_fpu.v:12777.60-12777.74" *)
  input core_rsp_ready;
  wire core_rsp_ready;
  (* src = "Vortex_axi_fpu.v:12973.54-12973.70" *)
  wire core_rsp_ready_c;
  (* src = "Vortex_axi_fpu.v:12775.80-12775.92" *)
  output [44:0] core_rsp_tag;
  wire [44:0] core_rsp_tag;
  (* src = "Vortex_axi_fpu.v:12971.75-12971.89" *)
  wire [44:0] core_rsp_tag_c;
  (* src = "Vortex_axi_fpu.v:12771.31-12771.45" *)
  output core_rsp_tmask;
  wire core_rsp_tmask;
  (* src = "Vortex_axi_fpu.v:12967.24-12967.40" *)
  wire core_rsp_tmask_c;
  (* src = "Vortex_axi_fpu.v:12769.61-12769.75" *)
  output core_rsp_valid;
  wire core_rsp_valid;
  (* src = "Vortex_axi_fpu.v:12965.54-12965.70" *)
  wire core_rsp_valid_c;
  (* src = "Vortex_axi_fpu.v:13155.66-13155.76" *)
  wire [7:0] flush_addr;
  (* src = "Vortex_axi_fpu.v:13157.7-13157.19" *)
  wire flush_enable;
  (* src = "Vortex_axi_fpu.v:13159.7-13159.18" *)
  wire flush_reset;
  (* src = "Vortex_axi_fpu.v:13408.9-13408.19" *)
  wire \genblk5[0].bank_reset ;
  (* src = "Vortex_axi_fpu.v:13296.70-13296.93" *)
  wire [25:0] \genblk5[0].curr_bank_core_req_addr ;
  (* src = "Vortex_axi_fpu.v:13286.41-13286.66" *)
  wire [3:0] \genblk5[0].curr_bank_core_req_byteen ;
  (* src = "Vortex_axi_fpu.v:13288.47-13288.70" *)
  wire [31:0] \genblk5[0].curr_bank_core_req_data ;
  (* src = "Vortex_axi_fpu.v:13282.27-13282.51" *)
  wire \genblk5[0].curr_bank_core_req_pmask ;
  (* src = "Vortex_axi_fpu.v:13298.9-13298.33" *)
  wire \genblk5[0].curr_bank_core_req_ready ;
  (* src = "Vortex_axi_fpu.v:13294.9-13294.30" *)
  wire \genblk5[0].curr_bank_core_req_rw ;
  (* src = "Vortex_axi_fpu.v:13292.48-13292.70" *)
  wire [44:0] \genblk5[0].curr_bank_core_req_tag ;
  (* src = "Vortex_axi_fpu.v:13290.69-13290.91" *)
  wire \genblk5[0].curr_bank_core_req_tid ;
  (* src = "Vortex_axi_fpu.v:13280.9-13280.33" *)
  wire \genblk5[0].curr_bank_core_req_valid ;
  (* src = "Vortex_axi_fpu.v:13284.48-13284.71" *)
  wire [3:0] \genblk5[0].curr_bank_core_req_wsel ;
  (* src = "Vortex_axi_fpu.v:13304.47-13304.70" *)
  wire [31:0] \genblk5[0].curr_bank_core_rsp_data ;
  (* src = "Vortex_axi_fpu.v:13302.27-13302.51" *)
  wire \genblk5[0].curr_bank_core_rsp_pmask ;
  (* src = "Vortex_axi_fpu.v:13310.9-13310.33" *)
  wire \genblk5[0].curr_bank_core_rsp_ready ;
  (* src = "Vortex_axi_fpu.v:13308.48-13308.70" *)
  wire [44:0] \genblk5[0].curr_bank_core_rsp_tag ;
  (* src = "Vortex_axi_fpu.v:13306.69-13306.91" *)
  wire \genblk5[0].curr_bank_core_rsp_tid ;
  (* src = "Vortex_axi_fpu.v:13300.9-13300.33" *)
  wire \genblk5[0].curr_bank_core_rsp_valid ;
  (* src = "Vortex_axi_fpu.v:13322.70-13322.92" *)
  wire [25:0] \genblk5[0].curr_bank_mem_req_addr ;
  (* src = "Vortex_axi_fpu.v:13318.41-13318.65" *)
  wire [3:0] \genblk5[0].curr_bank_mem_req_byteen ;
  (* src = "Vortex_axi_fpu.v:13326.47-13326.69" *)
  wire [31:0] \genblk5[0].curr_bank_mem_req_data ;
  (* src = "Vortex_axi_fpu.v:13324.33-13324.53" *)
  wire \genblk5[0].curr_bank_mem_req_id ;
  (* src = "Vortex_axi_fpu.v:13316.27-13316.50" *)
  wire \genblk5[0].curr_bank_mem_req_pmask ;
  (* src = "Vortex_axi_fpu.v:13328.9-13328.32" *)
  wire \genblk5[0].curr_bank_mem_req_ready ;
  (* src = "Vortex_axi_fpu.v:13314.9-13314.29" *)
  wire \genblk5[0].curr_bank_mem_req_rw ;
  (* src = "Vortex_axi_fpu.v:13312.9-13312.32" *)
  wire \genblk5[0].curr_bank_mem_req_valid ;
  (* src = "Vortex_axi_fpu.v:13320.48-13320.70" *)
  wire [3:0] \genblk5[0].curr_bank_mem_req_wsel ;
  (* src = "Vortex_axi_fpu.v:13334.39-13334.61" *)
  wire [511:0] \genblk5[0].curr_bank_mem_rsp_data ;
  (* src = "Vortex_axi_fpu.v:13332.33-13332.53" *)
  wire \genblk5[0].curr_bank_mem_rsp_id ;
  (* src = "Vortex_axi_fpu.v:13336.9-13336.32" *)
  wire \genblk5[0].curr_bank_mem_rsp_ready ;
  (* src = "Vortex_axi_fpu.v:13330.9-13330.32" *)
  wire \genblk5[0].curr_bank_mem_rsp_valid ;
  (* src = "Vortex_axi_fpu.v:12785.53-12785.65" *)
  output [25:0] mem_req_addr;
  wire [25:0] mem_req_addr;
  (* src = "Vortex_axi_fpu.v:12979.46-12979.60" *)
  wire [25:0] mem_req_addr_c;
  (* src = "Vortex_axi_fpu.v:12783.38-12783.52" *)
  output [63:0] mem_req_byteen;
  wire [63:0] mem_req_byteen;
  (* src = "Vortex_axi_fpu.v:12983.39-12983.55" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] mem_req_byteen_c;
  (* src = "Vortex_axi_fpu.v:12787.44-12787.56" *)
  output [511:0] mem_req_data;
  wire [511:0] mem_req_data;
  (* src = "Vortex_axi_fpu.v:12987.45-12987.59" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] mem_req_data_c;
  (* src = "Vortex_axi_fpu.v:13503.31-13503.41" *)
  wire mem_req_id;
  (* src = "Vortex_axi_fpu.v:12981.25-12981.40" *)
  (* unused_bits = "0" *)
  wire mem_req_pmask_c;
  (* src = "Vortex_axi_fpu.v:12791.13-12791.26" *)
  input mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_fpu.v:12991.7-12991.22" *)
  wire mem_req_ready_c;
  (* src = "Vortex_axi_fpu.v:12781.14-12781.24" *)
  output mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_fpu.v:12977.7-12977.19" *)
  (* unused_bits = "0" *)
  wire mem_req_rw_c;
  (* src = "Vortex_axi_fpu.v:12789.36-12789.47" *)
  output mem_req_tag;
  wire mem_req_tag;
  (* src = "Vortex_axi_fpu.v:12779.14-12779.27" *)
  output mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_fpu.v:12975.7-12975.22" *)
  wire mem_req_valid_c;
  (* src = "Vortex_axi_fpu.v:12985.46-12985.60" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] mem_req_wsel_c;
  (* src = "Vortex_axi_fpu.v:12795.43-12795.55" *)
  input [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_fpu.v:12799.14-12799.27" *)
  output mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_fpu.v:12797.35-12797.46" *)
  input mem_rsp_tag;
  wire mem_rsp_tag;
  (* src = "Vortex_axi_fpu.v:12793.13-12793.26" *)
  input mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_fpu.v:13505.7-13505.17" *)
  wire mreq_reset;
  (* src = "Vortex_axi_fpu.v:13132.7-13132.17" *)
  wire mrsq_reset;
  (* src = "Vortex_axi_fpu.v:12753.13-12753.18" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13161.17-13165.3" *)
  VX_reset_relay __flush_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(flush_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13507.17-13511.3" *)
  VX_reset_relay __mreq_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(mreq_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13134.17-13138.3" *)
  VX_reset_relay __mrsq_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(mrsq_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13250.4-13270.3" *)
  \$paramod$1b25af507a503006fddb33d2620e3e0e3c51627c\VX_core_req_bank_sel  core_req_bank_sel (
    .clk(clk),
    .core_req_addr(core_req_addr),
    .core_req_byteen(core_req_byteen),
    .core_req_data(core_req_data),
    .core_req_ready(core_req_ready),
    .core_req_rw(core_req_rw),
    .core_req_tag(core_req_tag),
    .core_req_valid(core_req_valid),
    .per_bank_core_req_addr(\genblk5[0].curr_bank_core_req_addr ),
    .per_bank_core_req_byteen(\genblk5[0].curr_bank_core_req_byteen ),
    .per_bank_core_req_data(\genblk5[0].curr_bank_core_req_data ),
    .per_bank_core_req_pmask(\genblk5[0].curr_bank_core_req_pmask ),
    .per_bank_core_req_ready(\genblk5[0].curr_bank_core_req_ready ),
    .per_bank_core_req_rw(\genblk5[0].curr_bank_core_req_rw ),
    .per_bank_core_req_tag(\genblk5[0].curr_bank_core_req_tag ),
    .per_bank_core_req_tid(\genblk5[0].curr_bank_core_req_tid ),
    .per_bank_core_req_valid(\genblk5[0].curr_bank_core_req_valid ),
    .per_bank_core_req_wsel(\genblk5[0].curr_bank_core_req_wsel ),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13478.4-13492.3" *)
  \$paramod$6094d38c8ff765995271d1535539866d5ff4d753\VX_core_rsp_merge  core_rsp_merge (
    .clk(clk),
    .core_rsp_data(core_rsp_data_c),
    .core_rsp_ready(core_rsp_ready_c),
    .core_rsp_tag(core_rsp_tag_c),
    .core_rsp_tmask(core_rsp_tmask_c),
    .core_rsp_valid(core_rsp_valid_c),
    .per_bank_core_rsp_data(\genblk5[0].curr_bank_core_rsp_data ),
    .per_bank_core_rsp_pmask(\genblk5[0].curr_bank_core_rsp_pmask ),
    .per_bank_core_rsp_ready(\genblk5[0].curr_bank_core_rsp_ready ),
    .per_bank_core_rsp_tag(\genblk5[0].curr_bank_core_rsp_tag ),
    .per_bank_core_rsp_tid(\genblk5[0].curr_bank_core_rsp_tid ),
    .per_bank_core_rsp_valid(\genblk5[0].curr_bank_core_rsp_valid ),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13171.4-13176.3" *)
  \$paramod$0a47174bd914a4be199393abae33c1b7de4ee4e5\VX_flush_ctrl  flush_ctrl (
    .addr_out(flush_addr),
    .clk(clk),
    .reset(flush_reset),
    .valid_out(flush_enable)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:12853.6-12862.5" *)
  \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000000001001110\PASSTHRU=1'1  \genblk1.core_rsp_sbuf  (
    .clk(clk),
    .data_in({ core_rsp_tmask_c, core_rsp_data_c, core_rsp_tag_c }),
    .data_out({ core_rsp_tmask, core_rsp_data, core_rsp_tag }),
    .ready_in(core_rsp_ready_c),
    .ready_out(core_rsp_ready),
    .reset(reset),
    .valid_in(core_rsp_valid_c),
    .valid_out(core_rsp_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13410.19-13414.5" *)
  VX_reset_relay \genblk5[0].__bank_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\genblk5[0].bank_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13432.6-13466.5" *)
  \$paramod$81bb90ff7a6e5ab8b80ec5b34158d7c9c2dce2a8\VX_bank  \genblk5[0].bank  (
    .clk(clk),
    .core_req_addr(\genblk5[0].curr_bank_core_req_addr ),
    .core_req_byteen(\genblk5[0].curr_bank_core_req_byteen ),
    .core_req_data(\genblk5[0].curr_bank_core_req_data ),
    .core_req_pmask(\genblk5[0].curr_bank_core_req_pmask ),
    .core_req_ready(\genblk5[0].curr_bank_core_req_ready ),
    .core_req_rw(\genblk5[0].curr_bank_core_req_rw ),
    .core_req_tag(\genblk5[0].curr_bank_core_req_tag ),
    .core_req_tid(\genblk5[0].curr_bank_core_req_tid ),
    .core_req_valid(\genblk5[0].curr_bank_core_req_valid ),
    .core_req_wsel(\genblk5[0].curr_bank_core_req_wsel ),
    .core_rsp_data(\genblk5[0].curr_bank_core_rsp_data ),
    .core_rsp_pmask(\genblk5[0].curr_bank_core_rsp_pmask ),
    .core_rsp_ready(\genblk5[0].curr_bank_core_rsp_ready ),
    .core_rsp_tag(\genblk5[0].curr_bank_core_rsp_tag ),
    .core_rsp_tid(\genblk5[0].curr_bank_core_rsp_tid ),
    .core_rsp_valid(\genblk5[0].curr_bank_core_rsp_valid ),
    .flush_addr(flush_addr),
    .flush_enable(flush_enable),
    .mem_req_addr(\genblk5[0].curr_bank_mem_req_addr ),
    .mem_req_byteen(\genblk5[0].curr_bank_mem_req_byteen ),
    .mem_req_data(\genblk5[0].curr_bank_mem_req_data ),
    .mem_req_id(\genblk5[0].curr_bank_mem_req_id ),
    .mem_req_pmask(\genblk5[0].curr_bank_mem_req_pmask ),
    .mem_req_ready(\genblk5[0].curr_bank_mem_req_ready ),
    .mem_req_rw(\genblk5[0].curr_bank_mem_req_rw ),
    .mem_req_valid(\genblk5[0].curr_bank_mem_req_valid ),
    .mem_req_wsel(\genblk5[0].curr_bank_mem_req_wsel ),
    .mem_rsp_data(\genblk5[0].curr_bank_mem_rsp_data ),
    .mem_rsp_id(\genblk5[0].curr_bank_mem_rsp_id ),
    .mem_rsp_ready(\genblk5[0].curr_bank_mem_rsp_ready ),
    .mem_rsp_valid(\genblk5[0].curr_bank_mem_rsp_valid ),
    .reset(\genblk5[0].bank_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13517.4-13526.3" *)
  \$paramod$6b8e5e3500f9765acdad5d73a5488948927c07fa\VX_stream_arbiter  mem_req_arb (
    .clk(clk),
    .data_in({ \genblk5[0].curr_bank_mem_req_addr , \genblk5[0].curr_bank_mem_req_id , \genblk5[0].curr_bank_mem_req_rw , \genblk5[0].curr_bank_mem_req_pmask , \genblk5[0].curr_bank_mem_req_byteen , \genblk5[0].curr_bank_mem_req_wsel , \genblk5[0].curr_bank_mem_req_data  }),
    .data_out({ mem_req_addr_c, mem_req_id, mem_req_rw_c, mem_req_pmask_c, mem_req_byteen_c, mem_req_wsel_c, mem_req_data_c }),
    .ready_in(\genblk5[0].curr_bank_mem_req_ready ),
    .ready_out(mem_req_ready_c),
    .reset(mreq_reset),
    .valid_in(\genblk5[0].curr_bank_mem_req_valid ),
    .valid_out(mem_req_valid_c)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:12826.4-12835.3" *)
  \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000001001011100\PASSTHRU=1'1  mem_req_sbuf (
    .clk(clk),
    .data_in({ 65'h0xxxxxxxxxxxxxxxx, mem_req_addr_c, 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, mem_req_id }),
    .data_out({ mem_req_rw, mem_req_byteen, mem_req_addr, mem_req_data, mem_req_tag }),
    .ready_in(mem_req_ready_c),
    .ready_out(mem_req_ready),
    .reset(reset),
    .valid_in(mem_req_valid_c),
    .valid_out(mem_req_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13144.4-13153.3" *)
  \$paramod$28a15c66cdd267c59880a4edb702519f948c56d0\VX_elastic_buffer  mem_rsp_queue (
    .clk(clk),
    .data_in({ mem_rsp_tag, mem_rsp_data }),
    .data_out({ \genblk5[0].curr_bank_mem_rsp_id , \genblk5[0].curr_bank_mem_rsp_data  }),
    .ready_in(mem_rsp_ready),
    .ready_out(\genblk5[0].curr_bank_mem_rsp_ready ),
    .reset(mrsq_reset),
    .valid_in(mem_rsp_valid),
    .valid_out(\genblk5[0].curr_bank_mem_rsp_valid )
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_serial_div" *)
(* src = "Vortex_axi_fpu.v:7379.1-7558.10" *)
module \$paramod$a8f727a441a4eb80649567fd0c535a4272d51e6c\VX_serial_div (clk, reset, valid_in, ready_in, numer, denom, signed_mode, tag_in, quotient, remainder, ready_out, valid_out, tag_out);
  (* src = "Vortex_axi_fpu.v:7482.2-7538.5" *)
  (* unused_bits = "0 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129" *)
  wire [129:0] _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  (* src = "Vortex_axi_fpu.v:7518.23-7518.70" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:7518.22-7518.128" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:7518.23-7518.70" *)
  wire _06_;
  (* src = "Vortex_axi_fpu.v:7518.22-7518.128" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:7498.13-7498.18" *)
  wire _08_;
  (* src = "Vortex_axi_fpu.v:7518.24-7518.54" *)
  wire _09_;
  (* src = "Vortex_axi_fpu.v:7518.24-7518.54" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:7470.60-7470.95" *)
  wire [31:0] _11_;
  (* src = "Vortex_axi_fpu.v:7470.60-7470.95" *)
  wire [31:0] _12_;
  (* src = "Vortex_axi_fpu.v:7472.60-7472.95" *)
  wire [31:0] _13_;
  (* src = "Vortex_axi_fpu.v:7472.60-7472.95" *)
  wire [31:0] _14_;
  (* src = "Vortex_axi_fpu.v:7547.57-7547.68" *)
  wire [31:0] _15_;
  (* src = "Vortex_axi_fpu.v:7547.57-7547.68" *)
  wire [31:0] _16_;
  (* src = "Vortex_axi_fpu.v:7549.57-7549.68" *)
  wire [31:0] _17_;
  (* src = "Vortex_axi_fpu.v:7549.57-7549.68" *)
  wire [31:0] _18_;
  wire [64:0] _19_;
  wire [64:0] _20_;
  wire [5:0] _21_;
  (* unused_bits = "0 1 2 3 4" *)
  wire [5:0] _22_;
  (* src = "Vortex_axi_fpu.v:7500.13-7500.45" *)
  wire [5:0] _23_;
  (* src = "Vortex_axi_fpu.v:7535.222-7535.1402" *)
  wire [64:0] _24_;
  (* src = "Vortex_axi_fpu.v:7535.222-7535.1402" *)
  wire [64:0] _25_;
  (* src = "Vortex_axi_fpu.v:7518.76-7518.127" *)
  wire _26_;
  (* src = "Vortex_axi_fpu.v:7518.76-7518.127" *)
  wire _27_;
  (* src = "Vortex_axi_fpu.v:7407.13-7407.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:7450.20-7450.24" *)
  reg [5:0] cntr;
  (* src = "Vortex_axi_fpu.v:7417.38-7417.43" *)
  input [63:0] denom;
  wire [63:0] denom;
  (* src = "Vortex_axi_fpu.v:7443.32-7443.42" *)
  wire [63:0] denom_qual;
  (* src = "Vortex_axi_fpu.v:7439.31-7439.38" *)
  reg [63:0] denom_r;
  (* src = "Vortex_axi_fpu.v:7456.7-7456.11" *)
  wire done;
  (* src = "Vortex_axi_fpu.v:7468.9-7468.21" *)
  wire \genblk1[0].negate_denom ;
  (* src = "Vortex_axi_fpu.v:7466.9-7466.21" *)
  wire \genblk1[0].negate_numer ;
  (* src = "Vortex_axi_fpu.v:7468.9-7468.21" *)
  wire \genblk1[1].negate_denom ;
  (* src = "Vortex_axi_fpu.v:7466.9-7466.21" *)
  wire \genblk1[1].negate_numer ;
  (* src = "Vortex_axi_fpu.v:7543.24-7543.25" *)
  wire [31:0] \genblk2[0].q ;
  (* src = "Vortex_axi_fpu.v:7545.24-7545.25" *)
  wire [31:0] \genblk2[0].r ;
  (* src = "Vortex_axi_fpu.v:7543.24-7543.25" *)
  wire [31:0] \genblk2[1].q ;
  (* src = "Vortex_axi_fpu.v:7545.24-7545.25" *)
  wire [31:0] \genblk2[1].r ;
  (* src = "Vortex_axi_fpu.v:7447.20-7447.28" *)
  reg [1:0] inv_quot;
  (* src = "Vortex_axi_fpu.v:7448.20-7448.27" *)
  reg [1:0] inv_rem;
  (* src = "Vortex_axi_fpu.v:7452.6-7452.13" *)
  reg is_busy;
  (* src = "Vortex_axi_fpu.v:7415.38-7415.43" *)
  input [63:0] numer;
  wire [63:0] numer;
  (* src = "Vortex_axi_fpu.v:7441.32-7441.42" *)
  wire [63:0] numer_qual;
  (* src = "Vortex_axi_fpu.v:7460.7-7460.10" *)
  wire pop;
  (* src = "Vortex_axi_fpu.v:7458.7-7458.11" *)
  wire push;
  (* src = "Vortex_axi_fpu.v:7423.39-7423.47" *)
  output [63:0] quotient;
  wire [63:0] quotient;
  (* src = "Vortex_axi_fpu.v:7413.14-7413.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:7427.13-7427.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:7425.39-7425.48" *)
  output [63:0] remainder;
  wire [63:0] remainder;
  (* src = "Vortex_axi_fpu.v:7409.13-7409.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:7419.13-7419.24" *)
  input signed_mode;
  wire signed_mode;
  (* src = "Vortex_axi_fpu.v:7445.123-7445.133" *)
  wire [65:0] sub_result;
  (* src = "Vortex_axi_fpu.v:7421.26-7421.32" *)
  input [106:0] tag_in;
  wire [106:0] tag_in;
  (* src = "Vortex_axi_fpu.v:7431.27-7431.34" *)
  output [106:0] tag_out;
  reg [106:0] tag_out;
  (* src = "Vortex_axi_fpu.v:7411.13-7411.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:7429.14-7429.23" *)
  output valid_out;
  wire valid_out;
  (* src = "Vortex_axi_fpu.v:7437.188-7437.195" *)
  wire [129:0] working;
  (* src = "Vortex_axi_fpu.v:7482.2-7538.5" *)
  always @(posedge clk)
    if (push) denom_r[31:0] <= denom_qual[31:0];
  (* src = "Vortex_axi_fpu.v:7482.2-7538.5" *)
  always @(posedge clk)
    if (push) denom_r[63:32] <= denom_qual[63:32];
  (* src = "Vortex_axi_fpu.v:7482.2-7538.5" *)
  always @(posedge clk)
    if (push) inv_rem[1] <= \genblk1[1].negate_numer ;
  (* src = "Vortex_axi_fpu.v:7482.2-7538.5" *)
  always @(posedge clk)
    if (push) inv_rem[0] <= \genblk1[0].negate_numer ;
  (* src = "Vortex_axi_fpu.v:7482.2-7538.5" *)
  always @(posedge clk)
    if (push) inv_quot[0] <= _05_;
  (* src = "Vortex_axi_fpu.v:7482.2-7538.5" *)
  always @(posedge clk)
    if (push) inv_quot[1] <= _07_;
  reg [63:0] _34_;
  (* src = "Vortex_axi_fpu.v:7482.2-7538.5" *)
  always @(posedge clk)
    if (_01_) _34_ <= { _00_[97:66], _00_[32:1] };
  assign { working[97], \genblk2[1].q [31:1], working[32], \genblk2[0].q [31:1] } = _34_;
  reg [32:0] _35_;
  (* src = "Vortex_axi_fpu.v:7482.2-7538.5" *)
  always @(posedge clk)
    if (push) _35_ <= 33'h000000000;
    else if (_08_) _35_ <= { _25_[64:33], _25_[0] };
  assign { \genblk2[1].r , \genblk2[1].q [0] } = _35_;
  reg [32:0] _36_;
  (* src = "Vortex_axi_fpu.v:7482.2-7538.5" *)
  always @(posedge clk)
    if (push) _36_ <= 33'h000000000;
    else if (_08_) _36_ <= { _24_[64:33], _24_[0] };
  assign { \genblk2[0].r , \genblk2[0].q [0] } = _36_;
  (* src = "Vortex_axi_fpu.v:7482.2-7538.5" *)
  always @(posedge clk)
    if (reset) cntr[5] <= 1'h0;
    else if (_01_) cntr[5] <= _22_[5];
  (* src = "Vortex_axi_fpu.v:7482.2-7538.5" *)
  always @(posedge clk)
    if (_02_) cntr[4:0] <= 5'h00;
    else if (_08_) cntr[4:0] <= _23_[4:0];
  (* src = "Vortex_axi_fpu.v:7482.2-7538.5" *)
  always @(posedge clk)
    if (push) tag_out <= tag_in;
  (* src = "Vortex_axi_fpu.v:7482.2-7538.5" *)
  always @(posedge clk)
    if (_03_) is_busy <= 1'h0;
    else if (push) is_busy <= 1'h1;
  assign _01_ = | { _08_, push };
  assign _02_ = | { push, reset };
  assign _03_ = | { pop, reset };
  assign push = valid_in && (* src = "Vortex_axi_fpu.v:7458.14-7458.34" *) ready_in;
  assign pop = valid_out && (* src = "Vortex_axi_fpu.v:7460.13-7460.35" *) ready_out;
  assign \genblk1[0].negate_numer  = signed_mode && (* src = "Vortex_axi_fpu.v:7466.24-7466.73" *) numer[31];
  assign \genblk1[1].negate_numer  = signed_mode && (* src = "Vortex_axi_fpu.v:7466.24-7466.73" *) numer[63];
  assign \genblk1[0].negate_denom  = signed_mode && (* src = "Vortex_axi_fpu.v:7468.24-7468.73" *) denom[31];
  assign \genblk1[1].negate_denom  = signed_mode && (* src = "Vortex_axi_fpu.v:7468.24-7468.73" *) denom[63];
  assign _04_ = _09_ && (* src = "Vortex_axi_fpu.v:7518.23-7518.70" *) signed_mode;
  assign _05_ = _04_ && (* src = "Vortex_axi_fpu.v:7518.22-7518.128" *) _26_;
  assign _06_ = _10_ && (* src = "Vortex_axi_fpu.v:7518.23-7518.70" *) signed_mode;
  assign _07_ = _06_ && (* src = "Vortex_axi_fpu.v:7518.22-7518.128" *) _27_;
  assign valid_out = is_busy && (* src = "Vortex_axi_fpu.v:7557.21-7557.36" *) done;
  assign ready_in = ! (* src = "Vortex_axi_fpu.v:7553.20-7553.28" *) is_busy;
  assign _09_ = | (* src = "Vortex_axi_fpu.v:7518.24-7518.54" *) denom[31:0];
  assign _10_ = | (* src = "Vortex_axi_fpu.v:7518.24-7518.54" *) denom[63:32];
  assign _11_ = - (* src = "Vortex_axi_fpu.v:7470.60-7470.95" *) numer[31:0];
  assign _12_ = - (* src = "Vortex_axi_fpu.v:7470.60-7470.95" *) numer[63:32];
  assign _13_ = - (* src = "Vortex_axi_fpu.v:7472.60-7472.95" *) denom[31:0];
  assign _14_ = - (* src = "Vortex_axi_fpu.v:7472.60-7472.95" *) denom[63:32];
  assign _15_ = - (* src = "Vortex_axi_fpu.v:7547.57-7547.68" *) \genblk2[0].q ;
  assign _16_ = - (* src = "Vortex_axi_fpu.v:7547.57-7547.68" *) \genblk2[1].q ;
  assign _17_ = - (* src = "Vortex_axi_fpu.v:7549.57-7549.68" *) \genblk2[0].r ;
  assign _18_ = - (* src = "Vortex_axi_fpu.v:7549.57-7549.68" *) \genblk2[1].r ;
  assign done = ~ (* src = "Vortex_axi_fpu.v:7456.14-7456.22" *) _08_;
  assign _19_ = _08_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7526.12-7526.17|Vortex_axi_fpu.v:7526.8-7537.7" *) _24_ : { \genblk2[0].r , 32'hxxxxxxxx, \genblk2[0].q [0] };
  assign _00_[64:0] = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7505.7-7505.11|Vortex_axi_fpu.v:7505.3-7537.7" *) { 32'h00000000, numer_qual[31:0], 1'h0 } : _19_;
  assign _20_ = _08_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7526.12-7526.17|Vortex_axi_fpu.v:7526.8-7537.7" *) _25_ : { \genblk2[1].r , 32'hxxxxxxxx, \genblk2[1].q [0] };
  assign _00_[129:65] = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7505.7-7505.11|Vortex_axi_fpu.v:7505.3-7537.7" *) { 32'h00000000, numer_qual[63:32], 1'h0 } : _20_;
  assign _21_ = _08_ ? (* src = "Vortex_axi_fpu.v:7498.13-7498.18|Vortex_axi_fpu.v:7498.9-7500.46" *) _23_ : { 1'hx, cntr[4:0] };
  assign _22_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7492.8-7492.12|Vortex_axi_fpu.v:7492.4-7500.46" *) 6'h20 : _21_;
  assign _08_ = | (* src = "Vortex_axi_fpu.v:7456.16-7456.21" *) cntr;
  assign sub_result[32:0] = { \genblk2[0].r , working[32] } - (* src = "Vortex_axi_fpu.v:7474.141-7474.1383" *) denom_r[31:0];
  assign sub_result[65:33] = { \genblk2[1].r , working[97] } - (* src = "Vortex_axi_fpu.v:7474.141-7474.1383" *) denom_r[63:32];
  assign _23_ = cntr - (* src = "Vortex_axi_fpu.v:7500.13-7500.45" *) 6'h01;
  assign numer_qual[31:0] = \genblk1[0].negate_numer  ? (* src = "Vortex_axi_fpu.v:7470.45-7470.123" *) _11_ : numer[31:0];
  assign numer_qual[63:32] = \genblk1[1].negate_numer  ? (* src = "Vortex_axi_fpu.v:7470.45-7470.123" *) _12_ : numer[63:32];
  assign denom_qual[31:0] = \genblk1[0].negate_denom  ? (* src = "Vortex_axi_fpu.v:7472.45-7472.123" *) _13_ : denom[31:0];
  assign denom_qual[63:32] = \genblk1[1].negate_denom  ? (* src = "Vortex_axi_fpu.v:7472.45-7472.123" *) _14_ : denom[63:32];
  assign _24_ = sub_result[32] ? (* src = "Vortex_axi_fpu.v:7535.222-7535.1402" *) { \genblk2[0].r [30:0], working[32], \genblk2[0].q , 1'h0 } : { sub_result[31:0], \genblk2[0].q , 1'h1 };
  assign _25_ = sub_result[65] ? (* src = "Vortex_axi_fpu.v:7535.222-7535.1402" *) { \genblk2[1].r [30:0], working[97], \genblk2[1].q , 1'h0 } : { sub_result[64:33], \genblk2[1].q , 1'h1 };
  assign quotient[31:0] = inv_quot[0] ? (* src = "Vortex_axi_fpu.v:7547.43-7547.72" *) _15_ : \genblk2[0].q ;
  assign quotient[63:32] = inv_quot[1] ? (* src = "Vortex_axi_fpu.v:7547.43-7547.72" *) _16_ : \genblk2[1].q ;
  assign remainder[31:0] = inv_rem[0] ? (* src = "Vortex_axi_fpu.v:7549.44-7549.72" *) _17_ : \genblk2[0].r ;
  assign remainder[63:32] = inv_rem[1] ? (* src = "Vortex_axi_fpu.v:7549.44-7549.72" *) _18_ : \genblk2[1].r ;
  assign _26_ = numer[31] ^ (* src = "Vortex_axi_fpu.v:7518.76-7518.127" *) denom[31];
  assign _27_ = numer[63] ^ (* src = "Vortex_axi_fpu.v:7518.76-7518.127" *) denom[63];
  assign { working[129:98], working[96:33], working[31:0] } = { \genblk2[1].r , \genblk2[1].q , \genblk2[0].r , \genblk2[0].q  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_mem_arb" *)
(* src = "Vortex_axi_fpu.v:547.1-750.10" *)
module \$paramod$a9e7e8f3d8f00f842d2aaf8c37abcfc5fcf1ff48\VX_mem_arb (clk, reset, req_valid_in, req_tag_in, req_addr_in, req_rw_in, req_byteen_in, req_data_in, req_ready_in, req_valid_out, req_tag_out, req_addr_out, req_rw_out, req_byteen_out, req_data_out, req_ready_out, rsp_valid_in, rsp_tag_in, rsp_data_in, rsp_ready_in, rsp_valid_out
, rsp_tag_out, rsp_data_out, rsp_ready_out);
  (* src = "Vortex_axi_fpu.v:596.13-596.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:659.32-659.44" *)
  wire [53:0] \genblk1.genblk1[0].req_tag_in_w ;
  (* src = "Vortex_axi_fpu.v:659.32-659.44" *)
  wire [53:0] \genblk1.genblk1[1].req_tag_in_w ;
  (* src = "Vortex_axi_fpu.v:690.40-690.59" *)
  wire [1129:0] \genblk1.rsp_data_out_merged ;
  (* src = "Vortex_axi_fpu.v:694.30-694.42" *)
  wire [52:0] \genblk1.rsp_tag_in_w ;
  (* src = "Vortex_axi_fpu.v:604.45-604.56" *)
  input [51:0] req_addr_in;
  wire [51:0] req_addr_in;
  (* src = "Vortex_axi_fpu.v:618.33-618.45" *)
  output [25:0] req_addr_out;
  wire [25:0] req_addr_out;
  (* src = "Vortex_axi_fpu.v:608.44-608.57" *)
  input [127:0] req_byteen_in;
  wire [127:0] req_byteen_in;
  (* src = "Vortex_axi_fpu.v:622.32-622.46" *)
  output [63:0] req_byteen_out;
  wire [63:0] req_byteen_out;
  (* src = "Vortex_axi_fpu.v:610.45-610.56" *)
  input [1023:0] req_data_in;
  wire [1023:0] req_data_in;
  (* src = "Vortex_axi_fpu.v:624.33-624.45" *)
  output [511:0] req_data_out;
  wire [511:0] req_data_out;
  (* src = "Vortex_axi_fpu.v:612.31-612.43" *)
  output [1:0] req_ready_in;
  wire [1:0] req_ready_in;
  (* src = "Vortex_axi_fpu.v:626.13-626.26" *)
  input req_ready_out;
  wire req_ready_out;
  (* src = "Vortex_axi_fpu.v:606.30-606.39" *)
  input [1:0] req_rw_in;
  wire [1:0] req_rw_in;
  (* src = "Vortex_axi_fpu.v:620.14-620.24" *)
  output req_rw_out;
  wire req_rw_out;
  (* src = "Vortex_axi_fpu.v:602.47-602.57" *)
  input [105:0] req_tag_in;
  wire [105:0] req_tag_in;
  (* src = "Vortex_axi_fpu.v:616.36-616.47" *)
  output [53:0] req_tag_out;
  wire [53:0] req_tag_out;
  (* src = "Vortex_axi_fpu.v:600.30-600.42" *)
  input [1:0] req_valid_in;
  wire [1:0] req_valid_in;
  (* src = "Vortex_axi_fpu.v:614.14-614.27" *)
  output req_valid_out;
  wire req_valid_out;
  (* src = "Vortex_axi_fpu.v:598.13-598.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:632.32-632.43" *)
  input [511:0] rsp_data_in;
  wire [511:0] rsp_data_in;
  (* src = "Vortex_axi_fpu.v:640.46-640.58" *)
  output [1023:0] rsp_data_out;
  wire [1023:0] rsp_data_out;
  (* src = "Vortex_axi_fpu.v:634.14-634.26" *)
  output rsp_ready_in;
  wire rsp_ready_in;
  (* src = "Vortex_axi_fpu.v:642.30-642.43" *)
  input [1:0] rsp_ready_out;
  wire [1:0] rsp_ready_out;
  (* src = "Vortex_axi_fpu.v:630.35-630.45" *)
  input [53:0] rsp_tag_in;
  wire [53:0] rsp_tag_in;
  (* src = "Vortex_axi_fpu.v:638.48-638.59" *)
  output [105:0] rsp_tag_out;
  wire [105:0] rsp_tag_out;
  (* src = "Vortex_axi_fpu.v:628.13-628.25" *)
  input rsp_valid_in;
  wire rsp_valid_in;
  (* src = "Vortex_axi_fpu.v:636.31-636.44" *)
  output [1:0] rsp_valid_out;
  wire [1:0] rsp_valid_out;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:700.6-703.5" *)
  \$paramod$544d2b58ce93dfcf4988246be148acc7acec3689\VX_bits_remove  \genblk1.bits_remove  (
    .data_in(rsp_tag_in),
    .data_out(\genblk1.rsp_tag_in_w )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:665.7-669.6" *)
  \$paramod$f2b8fd5287c64c66951aa3c07026452653f7e814\VX_bits_insert  \genblk1.genblk1[0].bits_insert  (
    .data_in(req_tag_in[52:0]),
    .data_out(\genblk1.genblk1[0].req_tag_in_w ),
    .sel_in(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:665.7-669.6" *)
  \$paramod$f2b8fd5287c64c66951aa3c07026452653f7e814\VX_bits_insert  \genblk1.genblk1[1].bits_insert  (
    .data_in(req_tag_in[105:53]),
    .data_out(\genblk1.genblk1[1].req_tag_in_w ),
    .sel_in(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:679.6-688.5" *)
  \$paramod$f4fe710d1a1afcdf7ae917a2f9d0206929b93bb7\VX_stream_arbiter  \genblk1.req_arb  (
    .clk(clk),
    .data_in({ \genblk1.genblk1[1].req_tag_in_w , req_addr_in[51:26], req_rw_in[1], req_byteen_in[127:64], req_data_in[1023:512], \genblk1.genblk1[0].req_tag_in_w , req_addr_in[25:0], req_rw_in[0], req_byteen_in[63:0], req_data_in[511:0] }),
    .data_out({ req_tag_out, req_addr_out, req_rw_out, req_byteen_out, req_data_out }),
    .ready_in(req_ready_in),
    .ready_out(req_ready_out),
    .reset(reset),
    .valid_in(req_valid_in),
    .valid_out(req_valid_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:709.6-719.5" *)
  \$paramod$0a7282194623f4482ece2f54584a7653b4ed0ab6\VX_stream_demux  \genblk1.rsp_demux  (
    .clk(clk),
    .data_in({ \genblk1.rsp_tag_in_w , rsp_data_in }),
    .data_out(\genblk1.rsp_data_out_merged ),
    .ready_in(rsp_ready_in),
    .ready_out(rsp_ready_out),
    .reset(reset),
    .sel_in(rsp_tag_in[1]),
    .valid_in(rsp_valid_in),
    .valid_out(rsp_valid_out)
  );
  assign rsp_data_out = { \genblk1.rsp_data_out_merged [1076:565], \genblk1.rsp_data_out_merged [511:0] };
  assign rsp_tag_out = { \genblk1.rsp_data_out_merged [1129:1077], \genblk1.rsp_data_out_merged [564:512] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_classifier" *)
(* src = "Vortex_axi_fpu.v:19659.1-19775.10" *)
module \$paramod$aa198a329ffc044f9fef695fda54759a05728371\fpnew_classifier (operands_i, is_boxed_i, info_o);
  (* src = "Vortex_axi_fpu.v:19745.29-19745.387" *)
  wire _000_;
  (* src = "Vortex_axi_fpu.v:19745.394-19745.449" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:19745.29-19745.387" *)
  wire _002_;
  (* src = "Vortex_axi_fpu.v:19745.394-19745.449" *)
  wire _003_;
  (* src = "Vortex_axi_fpu.v:19745.29-19745.387" *)
  wire _004_;
  (* src = "Vortex_axi_fpu.v:19745.394-19745.449" *)
  wire _005_;
  (* src = "Vortex_axi_fpu.v:19749.28-19749.386" *)
  wire _006_;
  (* src = "Vortex_axi_fpu.v:19749.28-19749.386" *)
  wire _007_;
  (* src = "Vortex_axi_fpu.v:19749.28-19749.386" *)
  wire _008_;
  (* src = "Vortex_axi_fpu.v:19753.46-19753.111" *)
  wire _009_;
  (* src = "Vortex_axi_fpu.v:19753.46-19753.111" *)
  wire _010_;
  (* src = "Vortex_axi_fpu.v:19753.46-19753.111" *)
  wire _011_;
  (* src = "Vortex_axi_fpu.v:19743.18-19743.390" *)
  wire _012_;
  (* src = "Vortex_axi_fpu.v:19743.18-19743.390" *)
  wire _013_;
  (* src = "Vortex_axi_fpu.v:19743.18-19743.390" *)
  wire _014_;
  (* src = "Vortex_axi_fpu.v:19745.16-19745.388" *)
  wire _015_;
  (* src = "Vortex_axi_fpu.v:19745.16-19745.388" *)
  wire _016_;
  (* src = "Vortex_axi_fpu.v:19745.16-19745.388" *)
  wire _017_;
  (* src = "Vortex_axi_fpu.v:19749.27-19749.448" *)
  wire _018_;
  (* src = "Vortex_axi_fpu.v:19749.27-19749.448" *)
  wire _019_;
  (* src = "Vortex_axi_fpu.v:19749.27-19749.448" *)
  wire _020_;
  (* src = "Vortex_axi_fpu.v:19751.28-19751.449" *)
  wire _021_;
  (* src = "Vortex_axi_fpu.v:19751.28-19751.449" *)
  wire _022_;
  (* src = "Vortex_axi_fpu.v:19751.28-19751.449" *)
  wire _023_;
  (* src = "Vortex_axi_fpu.v:19753.22-19753.40" *)
  wire _024_;
  (* src = "Vortex_axi_fpu.v:19753.22-19753.40" *)
  wire _025_;
  (* src = "Vortex_axi_fpu.v:19753.22-19753.40" *)
  wire _026_;
  (* src = "Vortex_axi_fpu.v:19747.398-19747.406" *)
  wire _027_;
  (* src = "Vortex_axi_fpu.v:19747.398-19747.406" *)
  wire _028_;
  (* src = "Vortex_axi_fpu.v:19747.398-19747.406" *)
  wire _029_;
  (* src = "Vortex_axi_fpu.v:19751.14-19751.23" *)
  wire _030_;
  (* src = "Vortex_axi_fpu.v:19751.14-19751.23" *)
  wire _031_;
  (* src = "Vortex_axi_fpu.v:19751.14-19751.23" *)
  wire _032_;
  (* src = "Vortex_axi_fpu.v:19755.26-19755.40" *)
  wire _033_;
  (* src = "Vortex_axi_fpu.v:19755.26-19755.40" *)
  wire _034_;
  (* src = "Vortex_axi_fpu.v:19755.26-19755.40" *)
  wire _035_;
  (* src = "Vortex_axi_fpu.v:19743.31-19743.389" *)
  wire _036_;
  (* src = "Vortex_axi_fpu.v:19743.396-19743.754" *)
  wire _037_;
  (* src = "Vortex_axi_fpu.v:19743.31-19743.389" *)
  wire _038_;
  (* src = "Vortex_axi_fpu.v:19743.396-19743.754" *)
  wire _039_;
  (* src = "Vortex_axi_fpu.v:19743.31-19743.389" *)
  wire _040_;
  (* src = "Vortex_axi_fpu.v:19743.396-19743.754" *)
  wire _041_;
  (* src = "Vortex_axi_fpu.v:19751.393-19751.448" *)
  wire _042_;
  (* src = "Vortex_axi_fpu.v:19751.393-19751.448" *)
  wire _043_;
  (* src = "Vortex_axi_fpu.v:19751.393-19751.448" *)
  wire _044_;
  (* src = "Vortex_axi_fpu.v:19725.8-19725.14" *)
  wire \gen_num_values[0].is_inf ;
  (* src = "Vortex_axi_fpu.v:19727.8-19727.14" *)
  wire \gen_num_values[0].is_nan ;
  (* src = "Vortex_axi_fpu.v:19723.8-19723.17" *)
  wire \gen_num_values[0].is_normal ;
  (* src = "Vortex_axi_fpu.v:19731.8-19731.16" *)
  wire \gen_num_values[0].is_quiet ;
  (* src = "Vortex_axi_fpu.v:19729.8-19729.21" *)
  wire \gen_num_values[0].is_signalling ;
  (* src = "Vortex_axi_fpu.v:19735.8-19735.20" *)
  wire \gen_num_values[0].is_subnormal ;
  (* src = "Vortex_axi_fpu.v:19733.8-19733.15" *)
  wire \gen_num_values[0].is_zero ;
  (* src = "Vortex_axi_fpu.v:19725.8-19725.14" *)
  wire \gen_num_values[1].is_inf ;
  (* src = "Vortex_axi_fpu.v:19727.8-19727.14" *)
  wire \gen_num_values[1].is_nan ;
  (* src = "Vortex_axi_fpu.v:19723.8-19723.17" *)
  wire \gen_num_values[1].is_normal ;
  (* src = "Vortex_axi_fpu.v:19731.8-19731.16" *)
  wire \gen_num_values[1].is_quiet ;
  (* src = "Vortex_axi_fpu.v:19729.8-19729.21" *)
  wire \gen_num_values[1].is_signalling ;
  (* src = "Vortex_axi_fpu.v:19735.8-19735.20" *)
  wire \gen_num_values[1].is_subnormal ;
  (* src = "Vortex_axi_fpu.v:19733.8-19733.15" *)
  wire \gen_num_values[1].is_zero ;
  (* src = "Vortex_axi_fpu.v:19725.8-19725.14" *)
  wire \gen_num_values[2].is_inf ;
  (* src = "Vortex_axi_fpu.v:19727.8-19727.14" *)
  wire \gen_num_values[2].is_nan ;
  (* src = "Vortex_axi_fpu.v:19723.8-19723.17" *)
  wire \gen_num_values[2].is_normal ;
  (* src = "Vortex_axi_fpu.v:19731.8-19731.16" *)
  wire \gen_num_values[2].is_quiet ;
  (* src = "Vortex_axi_fpu.v:19729.8-19729.21" *)
  wire \gen_num_values[2].is_signalling ;
  (* src = "Vortex_axi_fpu.v:19735.8-19735.20" *)
  wire \gen_num_values[2].is_subnormal ;
  (* src = "Vortex_axi_fpu.v:19733.8-19733.15" *)
  wire \gen_num_values[2].is_zero ;
  (* src = "Vortex_axi_fpu.v:19691.39-19691.45" *)
  output [23:0] info_o;
  wire [23:0] info_o;
  (* src = "Vortex_axi_fpu.v:19688.33-19688.43" *)
  input [2:0] is_boxed_i;
  wire [2:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:19686.43-19686.53" *)
  input [95:0] operands_i;
  wire [95:0] operands_i;
  assign _000_ = ! (* src = "Vortex_axi_fpu.v:19747.34-19747.392" *) operands_i[30:23];
  assign _002_ = ! (* src = "Vortex_axi_fpu.v:19747.34-19747.392" *) operands_i[62:55];
  assign _004_ = ! (* src = "Vortex_axi_fpu.v:19747.34-19747.392" *) operands_i[94:87];
  assign _001_ = ! (* src = "Vortex_axi_fpu.v:19749.392-19749.447" *) operands_i[22:0];
  assign _003_ = ! (* src = "Vortex_axi_fpu.v:19749.392-19749.447" *) operands_i[54:32];
  assign _005_ = ! (* src = "Vortex_axi_fpu.v:19749.392-19749.447" *) operands_i[86:64];
  assign _006_ = operands_i[30:23] == (* src = "Vortex_axi_fpu.v:19751.29-19751.387" *) 8'hff;
  assign _007_ = operands_i[62:55] == (* src = "Vortex_axi_fpu.v:19751.29-19751.387" *) 8'hff;
  assign _008_ = operands_i[94:87] == (* src = "Vortex_axi_fpu.v:19751.29-19751.387" *) 8'hff;
  assign _009_ = ~ (* src = "Vortex_axi_fpu.v:19753.46-19753.111" *) operands_i[22];
  assign _010_ = ~ (* src = "Vortex_axi_fpu.v:19753.46-19753.111" *) operands_i[54];
  assign _011_ = ~ (* src = "Vortex_axi_fpu.v:19753.46-19753.111" *) operands_i[86];
  assign _012_ = is_boxed_i[0] && (* src = "Vortex_axi_fpu.v:19743.18-19743.390" *) _036_;
  assign \gen_num_values[0].is_normal  = _012_ && (* src = "Vortex_axi_fpu.v:19743.17-19743.755" *) _037_;
  assign _013_ = is_boxed_i[1] && (* src = "Vortex_axi_fpu.v:19743.18-19743.390" *) _038_;
  assign \gen_num_values[1].is_normal  = _013_ && (* src = "Vortex_axi_fpu.v:19743.17-19743.755" *) _039_;
  assign _014_ = is_boxed_i[2] && (* src = "Vortex_axi_fpu.v:19743.18-19743.390" *) _040_;
  assign \gen_num_values[2].is_normal  = _014_ && (* src = "Vortex_axi_fpu.v:19743.17-19743.755" *) _041_;
  assign \gen_num_values[0].is_zero  = _015_ && (* src = "Vortex_axi_fpu.v:19745.15-19745.450" *) _001_;
  assign \gen_num_values[1].is_zero  = _016_ && (* src = "Vortex_axi_fpu.v:19745.15-19745.450" *) _003_;
  assign \gen_num_values[2].is_zero  = _017_ && (* src = "Vortex_axi_fpu.v:19745.15-19745.450" *) _005_;
  assign _015_ = is_boxed_i[0] && (* src = "Vortex_axi_fpu.v:19747.21-19747.393" *) _000_;
  assign \gen_num_values[0].is_subnormal  = _015_ && (* src = "Vortex_axi_fpu.v:19747.20-19747.406" *) _027_;
  assign _016_ = is_boxed_i[1] && (* src = "Vortex_axi_fpu.v:19747.21-19747.393" *) _002_;
  assign \gen_num_values[1].is_subnormal  = _016_ && (* src = "Vortex_axi_fpu.v:19747.20-19747.406" *) _028_;
  assign _017_ = is_boxed_i[2] && (* src = "Vortex_axi_fpu.v:19747.21-19747.393" *) _004_;
  assign \gen_num_values[2].is_subnormal  = _017_ && (* src = "Vortex_axi_fpu.v:19747.20-19747.406" *) _029_;
  assign _018_ = _006_ && (* src = "Vortex_axi_fpu.v:19749.27-19749.448" *) _001_;
  assign \gen_num_values[0].is_inf  = is_boxed_i[0] && (* src = "Vortex_axi_fpu.v:19749.14-19749.449" *) _018_;
  assign _019_ = _007_ && (* src = "Vortex_axi_fpu.v:19749.27-19749.448" *) _003_;
  assign \gen_num_values[1].is_inf  = is_boxed_i[1] && (* src = "Vortex_axi_fpu.v:19749.14-19749.449" *) _019_;
  assign _020_ = _008_ && (* src = "Vortex_axi_fpu.v:19749.27-19749.448" *) _005_;
  assign \gen_num_values[2].is_inf  = is_boxed_i[2] && (* src = "Vortex_axi_fpu.v:19749.14-19749.449" *) _020_;
  assign _021_ = _006_ && (* src = "Vortex_axi_fpu.v:19751.28-19751.449" *) _042_;
  assign _022_ = _007_ && (* src = "Vortex_axi_fpu.v:19751.28-19751.449" *) _043_;
  assign _023_ = _008_ && (* src = "Vortex_axi_fpu.v:19751.28-19751.449" *) _044_;
  assign _024_ = is_boxed_i[0] && (* src = "Vortex_axi_fpu.v:19753.22-19753.40" *) \gen_num_values[0].is_nan ;
  assign \gen_num_values[0].is_signalling  = _024_ && (* src = "Vortex_axi_fpu.v:19753.21-19753.112" *) _009_;
  assign _025_ = is_boxed_i[1] && (* src = "Vortex_axi_fpu.v:19753.22-19753.40" *) \gen_num_values[1].is_nan ;
  assign \gen_num_values[1].is_signalling  = _025_ && (* src = "Vortex_axi_fpu.v:19753.21-19753.112" *) _010_;
  assign _026_ = is_boxed_i[2] && (* src = "Vortex_axi_fpu.v:19753.22-19753.40" *) \gen_num_values[2].is_nan ;
  assign \gen_num_values[2].is_signalling  = _026_ && (* src = "Vortex_axi_fpu.v:19753.21-19753.112" *) _011_;
  assign \gen_num_values[0].is_quiet  = \gen_num_values[0].is_nan  && (* src = "Vortex_axi_fpu.v:19755.16-19755.40" *) _033_;
  assign \gen_num_values[1].is_quiet  = \gen_num_values[1].is_nan  && (* src = "Vortex_axi_fpu.v:19755.16-19755.40" *) _034_;
  assign \gen_num_values[2].is_quiet  = \gen_num_values[2].is_nan  && (* src = "Vortex_axi_fpu.v:19755.16-19755.40" *) _035_;
  assign _027_ = ! (* src = "Vortex_axi_fpu.v:19747.398-19747.406" *) \gen_num_values[0].is_zero ;
  assign _028_ = ! (* src = "Vortex_axi_fpu.v:19747.398-19747.406" *) \gen_num_values[1].is_zero ;
  assign _029_ = ! (* src = "Vortex_axi_fpu.v:19747.398-19747.406" *) \gen_num_values[2].is_zero ;
  assign _030_ = ! (* src = "Vortex_axi_fpu.v:19751.14-19751.23" *) is_boxed_i[0];
  assign _031_ = ! (* src = "Vortex_axi_fpu.v:19751.14-19751.23" *) is_boxed_i[1];
  assign _032_ = ! (* src = "Vortex_axi_fpu.v:19751.14-19751.23" *) is_boxed_i[2];
  assign _033_ = ! (* src = "Vortex_axi_fpu.v:19755.26-19755.40" *) \gen_num_values[0].is_signalling ;
  assign _034_ = ! (* src = "Vortex_axi_fpu.v:19755.26-19755.40" *) \gen_num_values[1].is_signalling ;
  assign _035_ = ! (* src = "Vortex_axi_fpu.v:19755.26-19755.40" *) \gen_num_values[2].is_signalling ;
  assign \gen_num_values[0].is_nan  = _030_ || (* src = "Vortex_axi_fpu.v:19751.14-19751.450" *) _021_;
  assign \gen_num_values[1].is_nan  = _031_ || (* src = "Vortex_axi_fpu.v:19751.14-19751.450" *) _022_;
  assign \gen_num_values[2].is_nan  = _032_ || (* src = "Vortex_axi_fpu.v:19751.14-19751.450" *) _023_;
  assign _036_ = | (* src = "Vortex_axi_fpu.v:19743.31-19743.389" *) operands_i[30:23];
  assign _037_ = operands_i[30:23] != (* src = "Vortex_axi_fpu.v:19743.396-19743.754" *) 8'hff;
  assign _038_ = | (* src = "Vortex_axi_fpu.v:19743.31-19743.389" *) operands_i[62:55];
  assign _039_ = operands_i[62:55] != (* src = "Vortex_axi_fpu.v:19743.396-19743.754" *) 8'hff;
  assign _040_ = | (* src = "Vortex_axi_fpu.v:19743.31-19743.389" *) operands_i[94:87];
  assign _041_ = operands_i[94:87] != (* src = "Vortex_axi_fpu.v:19743.396-19743.754" *) 8'hff;
  assign _042_ = | (* src = "Vortex_axi_fpu.v:19751.393-19751.448" *) operands_i[22:0];
  assign _043_ = | (* src = "Vortex_axi_fpu.v:19751.393-19751.448" *) operands_i[54:32];
  assign _044_ = | (* src = "Vortex_axi_fpu.v:19751.393-19751.448" *) operands_i[86:64];
  assign info_o = { \gen_num_values[2].is_normal , \gen_num_values[2].is_subnormal , \gen_num_values[2].is_zero , \gen_num_values[2].is_inf , \gen_num_values[2].is_nan , \gen_num_values[2].is_signalling , \gen_num_values[2].is_quiet , is_boxed_i[2], \gen_num_values[1].is_normal , \gen_num_values[1].is_subnormal , \gen_num_values[1].is_zero , \gen_num_values[1].is_inf , \gen_num_values[1].is_nan , \gen_num_values[1].is_signalling , \gen_num_values[1].is_quiet , is_boxed_i[1], \gen_num_values[0].is_normal , \gen_num_values[0].is_subnormal , \gen_num_values[0].is_zero , \gen_num_values[0].is_inf , \gen_num_values[0].is_nan , \gen_num_values[0].is_signalling , \gen_num_values[0].is_quiet , is_boxed_i[0] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_fpu.v:9402.1-9502.10" *)
module \$paramod$acc96292bb436351f04080668c709f8b7b1f312f\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:9416.13-9416.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9422.27-9422.34" *)
  input [106:0] data_in;
  wire [106:0] data_in;
  (* src = "Vortex_axi_fpu.v:9424.28-9424.36" *)
  output [106:0] data_out;
  wire [106:0] data_out;
  (* src = "Vortex_axi_fpu.v:9420.13-9420.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:9465.34-9465.41" *)
  reg [105:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_fpu.v:9467.24-9467.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_fpu.v:9418.13-9418.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9478.5-9482.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[105:0];
  (* src = "Vortex_axi_fpu.v:9469.5-9476.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[106];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_data_access" *)
(* src = "Vortex_axi_fpu.v:12522.1-12684.10" *)
module \$paramod$ad8baa6106f0d26343d853db062c653907164e2a\VX_data_access (clk, reset, req_id, stall, read, fill, write, addr, wsel, pmask, byteen, fill_data, write_data, read_data);
  (* src = "Vortex_axi_fpu.v:12571.74-12571.78" *)
  input [25:0] addr;
  wire [25:0] addr;
  (* src = "Vortex_axi_fpu.v:12577.45-12577.51" *)
  input [3:0] byteen;
  wire [3:0] byteen;
  (* src = "Vortex_axi_fpu.v:12557.13-12557.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:12567.13-12567.17" *)
  input fill;
  wire fill;
  (* src = "Vortex_axi_fpu.v:12579.71-12579.80" *)
  input [511:0] fill_data;
  wire [511:0] fill_data;
  (* src = "Vortex_axi_fpu.v:12575.31-12575.36" *)
  input pmask;
  wire pmask;
  (* src = "Vortex_axi_fpu.v:12587.65-12587.70" *)
  wire [511:0] rdata;
  (* src = "Vortex_axi_fpu.v:12565.13-12565.17" *)
  input read;
  wire read;
  (* src = "Vortex_axi_fpu.v:12583.52-12583.61" *)
  output [31:0] read_data;
  wire [31:0] read_data;
  (* src = "Vortex_axi_fpu.v:12561.20-12561.26" *)
  input [43:0] req_id;
  wire [43:0] req_id;
  (* src = "Vortex_axi_fpu.v:12559.13-12559.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:12563.13-12563.18" *)
  input stall;
  wire stall;
  (* src = "Vortex_axi_fpu.v:12569.13-12569.18" *)
  input write;
  wire write;
  (* src = "Vortex_axi_fpu.v:12581.51-12581.61" *)
  input [31:0] write_data;
  wire [31:0] write_data;
  (* src = "Vortex_axi_fpu.v:12573.52-12573.56" *)
  input [3:0] wsel;
  wire [3:0] wsel;
  wire [511:0] _1_ = rdata;
  assign read_data = _1_[$signed({ 23'h000000, wsel, 5'h00 }) +: 32];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:12663.4-12669.3" *)
  \$paramod$295a5002cfa9ea363430799c943fa769013a93f5\VX_sp_ram  data_store (
    .addr(addr[7:0]),
    .clk(clk),
    .rdata(rdata),
    .wdata(fill_data),
    .wren(fill)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_elastic_buffer" *)
(* src = "Vortex_axi_fpu.v:10617.1-10707.10" *)
module \$paramod$add58cccbb97039d46375f7ba135be2b03a3b35c\VX_elastic_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:10636.13-10636.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10644.27-10644.34" *)
  input [232:0] data_in;
  wire [232:0] data_in;
  (* src = "Vortex_axi_fpu.v:10646.28-10646.36" *)
  output [232:0] data_out;
  wire [232:0] data_out;
  (* src = "Vortex_axi_fpu.v:10642.14-10642.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:10648.13-10648.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:10638.13-10638.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:10640.13-10640.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:10650.14-10650.23" *)
  output valid_out;
  wire valid_out;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:10666.6-10675.5" *)
  \$paramod$e1951b88937e146b39df0377456f4ebac20b845a\VX_skid_buffer  \genblk1.genblk1.queue  (
    .clk(clk),
    .data_in(data_in),
    .data_out(data_out),
    .ready_in(ready_in),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(valid_in),
    .valid_out(valid_out)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\rr_arb_tree_12F9A_F22A2" *)
(* src = "Vortex_axi_fpu.v:41922.1-42272.10" *)
module \$paramod$b0638be33412168dbf600798e97381077f6abb3e\rr_arb_tree_12F9A_F22A2 (clk_i, rst_ni, flush_i, rr_i, req_i, gnt_o, data_i, req_o, gnt_i, data_o, idx_o);
  (* src = "Vortex_axi_fpu.v:42141.5-42154.8" *)
  wire [1:0] _00_;
  (* src = "Vortex_axi_fpu.v:42173.38-42173.88" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:42173.38-42173.88" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:42206.40-42206.91" *)
  wire _03_;
  wire _04_;
  (* src = "Vortex_axi_fpu.v:42110.31-42110.39" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:42110.31-42110.39" *)
  wire _06_;
  (* src = "Vortex_axi_fpu.v:42110.31-42110.39" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:42110.31-42110.39" *)
  wire _08_;
  (* src = "Vortex_axi_fpu.v:42112.31-42112.40" *)
  wire _09_;
  (* src = "Vortex_axi_fpu.v:42112.31-42112.40" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:42112.31-42112.40" *)
  wire _11_;
  (* src = "Vortex_axi_fpu.v:42112.31-42112.40" *)
  wire _12_;
  (* src = "Vortex_axi_fpu.v:42134.21-42134.35" *)
  wire _13_;
  (* src = "Vortex_axi_fpu.v:42173.21-42173.34" *)
  wire _14_;
  (* src = "Vortex_axi_fpu.v:42173.21-42173.34" *)
  wire _15_;
  (* src = "Vortex_axi_fpu.v:42179.79-42179.83" *)
  wire _16_;
  (* src = "Vortex_axi_fpu.v:42179.79-42179.83" *)
  wire _17_;
  (* src = "Vortex_axi_fpu.v:42206.20-42206.36" *)
  wire _18_;
  (* src = "Vortex_axi_fpu.v:42212.50-42212.54" *)
  wire _19_;
  (* src = "Vortex_axi_fpu.v:41958.13-41958.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:41970.153-41970.159" *)
  input [167:0] data_i;
  wire [167:0] data_i;
  (* src = "Vortex_axi_fpu.v:41976.144-41976.150" *)
  output [41:0] data_o;
  wire [41:0] data_o;
  (* src = "Vortex_axi_fpu.v:41962.13-41962.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:42005.687-42005.697" *)
  wire [125:0] \gen_arbiter.data_nodes ;
  (* src = "Vortex_axi_fpu.v:42102.28-42102.37" *)
  wire [1:0] \gen_arbiter.gen_int_rr.gen_fair_arb.lower_idx ;
  (* src = "Vortex_axi_fpu.v:42099.25-42099.35" *)
  wire [3:0] \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask ;
  (* src = "Vortex_axi_fpu.v:42103.28-42103.36" *)
  wire [1:0] \gen_arbiter.gen_int_rr.gen_fair_arb.next_idx ;
  (* src = "Vortex_axi_fpu.v:42105.11-42105.22" *)
  wire \gen_arbiter.gen_int_rr.gen_fair_arb.upper_empty ;
  (* src = "Vortex_axi_fpu.v:42101.28-42101.37" *)
  wire [1:0] \gen_arbiter.gen_int_rr.gen_fair_arb.upper_idx ;
  (* src = "Vortex_axi_fpu.v:42098.25-42098.35" *)
  wire [3:0] \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask ;
  (* src = "Vortex_axi_fpu.v:42030.27-42030.31" *)
  wire [1:0] \gen_arbiter.gen_int_rr.rr_d ;
  (* src = "Vortex_axi_fpu.v:42163.11-42163.14" *)
  wire \gen_arbiter.gen_levels[0].gen_level[0].sel ;
  (* src = "Vortex_axi_fpu.v:42163.11-42163.14" *)
  wire \gen_arbiter.gen_levels[1].gen_level[0].sel ;
  (* src = "Vortex_axi_fpu.v:42163.11-42163.14" *)
  wire \gen_arbiter.gen_levels[1].gen_level[1].sel ;
  (* src = "Vortex_axi_fpu.v:42007.34-42007.43" *)
  wire [2:0] \gen_arbiter.gnt_nodes ;
  (* src = "Vortex_axi_fpu.v:42009.34-42009.43" *)
  wire [2:0] \gen_arbiter.req_nodes ;
  (* src = "Vortex_axi_fpu.v:42011.25-42011.29" *)
  reg [1:0] \gen_arbiter.rr_q ;
  (* src = "Vortex_axi_fpu.v:41974.13-41974.18" *)
  input gnt_i;
  wire gnt_i;
  (* src = "Vortex_axi_fpu.v:41968.28-41968.33" *)
  output [3:0] gnt_o;
  wire [3:0] gnt_o;
  (* src = "Vortex_axi_fpu.v:41978.31-41978.36" *)
  output [1:0] idx_o;
  wire [1:0] idx_o;
  (* src = "Vortex_axi_fpu.v:41966.27-41966.32" *)
  input [3:0] req_i;
  wire [3:0] req_i;
  (* src = "Vortex_axi_fpu.v:41972.14-41972.19" *)
  output req_o;
  wire req_o;
  (* src = "Vortex_axi_fpu.v:41964.30-41964.34" *)
  input [1:0] rr_i;
  wire [1:0] rr_i;
  (* src = "Vortex_axi_fpu.v:41960.13-41960.19" *)
  input rst_ni;
  wire rst_ni;
  assign _01_ = req_i[1] & (* src = "Vortex_axi_fpu.v:42173.38-42173.88" *) \gen_arbiter.rr_q [0];
  assign _02_ = req_i[3] & (* src = "Vortex_axi_fpu.v:42173.38-42173.88" *) \gen_arbiter.rr_q [0];
  assign gnt_o[0] = \gen_arbiter.gnt_nodes [1] & (* src = "Vortex_axi_fpu.v:42179.30-42179.83" *) _16_;
  assign gnt_o[2] = \gen_arbiter.gnt_nodes [2] & (* src = "Vortex_axi_fpu.v:42179.30-42179.83" *) _17_;
  assign gnt_o[1] = \gen_arbiter.gnt_nodes [1] & (* src = "Vortex_axi_fpu.v:42181.36-42181.94" *) \gen_arbiter.gen_levels[1].gen_level[0].sel ;
  assign gnt_o[3] = \gen_arbiter.gnt_nodes [2] & (* src = "Vortex_axi_fpu.v:42181.36-42181.94" *) \gen_arbiter.gen_levels[1].gen_level[1].sel ;
  assign _03_ = \gen_arbiter.req_nodes [2] & (* src = "Vortex_axi_fpu.v:42206.40-42206.91" *) \gen_arbiter.rr_q [1];
  assign \gen_arbiter.gnt_nodes [1] = gnt_i & (* src = "Vortex_axi_fpu.v:42212.32-42212.54" *) _19_;
  assign \gen_arbiter.gnt_nodes [2] = gnt_i & (* src = "Vortex_axi_fpu.v:42214.36-42214.57" *) \gen_arbiter.gen_levels[0].gen_level[0].sel ;
  (* src = "Vortex_axi_fpu.v:42141.5-42154.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \gen_arbiter.rr_q  <= 2'h0;
    else if (_04_) \gen_arbiter.rr_q  <= _00_;
  assign _04_ = | { _13_, flush_i };
  assign _05_ = 32'd0 > (* src = "Vortex_axi_fpu.v:42110.31-42110.39" *) \gen_arbiter.rr_q ;
  assign _06_ = 32'd1 > (* src = "Vortex_axi_fpu.v:42110.31-42110.39" *) \gen_arbiter.rr_q ;
  assign _07_ = 32'd2 > (* src = "Vortex_axi_fpu.v:42110.31-42110.39" *) \gen_arbiter.rr_q ;
  assign _08_ = 32'd3 > (* src = "Vortex_axi_fpu.v:42110.31-42110.39" *) \gen_arbiter.rr_q ;
  assign _09_ = 32'd0 <= (* src = "Vortex_axi_fpu.v:42112.31-42112.40" *) \gen_arbiter.rr_q ;
  assign _10_ = 32'd1 <= (* src = "Vortex_axi_fpu.v:42112.31-42112.40" *) \gen_arbiter.rr_q ;
  assign _11_ = 32'd2 <= (* src = "Vortex_axi_fpu.v:42112.31-42112.40" *) \gen_arbiter.rr_q ;
  assign _12_ = 32'd3 <= (* src = "Vortex_axi_fpu.v:42112.31-42112.40" *) \gen_arbiter.rr_q ;
  assign _13_ = gnt_i && (* src = "Vortex_axi_fpu.v:42134.21-42134.35" *) req_o;
  assign _14_ = ~ (* src = "Vortex_axi_fpu.v:42173.21-42173.34" *) req_i[0];
  assign _15_ = ~ (* src = "Vortex_axi_fpu.v:42173.21-42173.34" *) req_i[2];
  assign _16_ = ~ (* src = "Vortex_axi_fpu.v:42179.79-42179.83" *) \gen_arbiter.gen_levels[1].gen_level[0].sel ;
  assign _17_ = ~ (* src = "Vortex_axi_fpu.v:42179.79-42179.83" *) \gen_arbiter.gen_levels[1].gen_level[1].sel ;
  assign _18_ = ~ (* src = "Vortex_axi_fpu.v:42206.20-42206.36" *) \gen_arbiter.req_nodes [1];
  assign _19_ = ~ (* src = "Vortex_axi_fpu.v:42212.50-42212.54" *) \gen_arbiter.gen_levels[0].gen_level[0].sel ;
  assign \gen_arbiter.req_nodes [1] = req_i[0] | (* src = "Vortex_axi_fpu.v:42171.33-42171.66" *) req_i[1];
  assign \gen_arbiter.req_nodes [2] = req_i[2] | (* src = "Vortex_axi_fpu.v:42171.33-42171.66" *) req_i[3];
  assign \gen_arbiter.gen_levels[1].gen_level[0].sel  = _14_ | (* src = "Vortex_axi_fpu.v:42173.21-42173.89" *) _01_;
  assign \gen_arbiter.gen_levels[1].gen_level[1].sel  = _15_ | (* src = "Vortex_axi_fpu.v:42173.21-42173.89" *) _02_;
  assign req_o = \gen_arbiter.req_nodes [1] | (* src = "Vortex_axi_fpu.v:42204.32-42204.69" *) \gen_arbiter.req_nodes [2];
  assign \gen_arbiter.gen_levels[0].gen_level[0].sel  = _18_ | (* src = "Vortex_axi_fpu.v:42206.20-42206.92" *) _03_;
  assign _00_ = flush_i ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:42148.11-42148.18|Vortex_axi_fpu.v:42148.7-42153.21" *) 2'h0 : \gen_arbiter.gen_int_rr.rr_d ;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [0] = _05_ ? (* src = "Vortex_axi_fpu.v:42110.31-42110.57" *) req_i[0] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [1] = _06_ ? (* src = "Vortex_axi_fpu.v:42110.31-42110.57" *) req_i[1] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [2] = _07_ ? (* src = "Vortex_axi_fpu.v:42110.31-42110.57" *) req_i[2] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [3] = _08_ ? (* src = "Vortex_axi_fpu.v:42110.31-42110.57" *) req_i[3] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [0] = _09_ ? (* src = "Vortex_axi_fpu.v:42112.31-42112.58" *) req_i[0] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [1] = _10_ ? (* src = "Vortex_axi_fpu.v:42112.31-42112.58" *) req_i[1] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [2] = _11_ ? (* src = "Vortex_axi_fpu.v:42112.31-42112.58" *) req_i[2] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [3] = _12_ ? (* src = "Vortex_axi_fpu.v:42112.31-42112.58" *) req_i[3] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.next_idx  = \gen_arbiter.gen_int_rr.gen_fair_arb.upper_empty  ? (* src = "Vortex_axi_fpu.v:42132.25-42132.60" *) \gen_arbiter.gen_int_rr.gen_fair_arb.lower_idx  : \gen_arbiter.gen_int_rr.gen_fair_arb.upper_idx ;
  assign \gen_arbiter.gen_int_rr.rr_d  = _13_ ? (* src = "Vortex_axi_fpu.v:42134.21-42134.53" *) \gen_arbiter.gen_int_rr.gen_fair_arb.next_idx  : 2'hx;
  assign \gen_arbiter.data_nodes [83:42] = \gen_arbiter.gen_levels[1].gen_level[0].sel  ? (* src = "Vortex_axi_fpu.v:42177.344-42177.879" *) data_i[83:42] : data_i[41:0];
  assign \gen_arbiter.data_nodes [125:84] = \gen_arbiter.gen_levels[1].gen_level[1].sel  ? (* src = "Vortex_axi_fpu.v:42177.344-42177.879" *) data_i[167:126] : data_i[125:84];
  assign idx_o = \gen_arbiter.gen_levels[0].gen_level[0].sel  ? (* src = "Vortex_axi_fpu.v:42208.120-42208.1111" *) { 1'h1, \gen_arbiter.gen_levels[1].gen_level[1].sel  } : { 1'h0, \gen_arbiter.gen_levels[1].gen_level[0].sel  };
  assign data_o = \gen_arbiter.gen_levels[0].gen_level[0].sel  ? (* src = "Vortex_axi_fpu.v:42210.343-42210.1012" *) \gen_arbiter.data_nodes [125:84] : \gen_arbiter.data_nodes [83:42];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:42127.8-42130.7" *)
  \$paramod\lzc\WIDTH=32'00000000000000000000000000000100\MODE=1'0  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower  (
    .cnt_o(\gen_arbiter.gen_int_rr.gen_fair_arb.lower_idx ),
    .in_i(\gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:42118.8-42122.7" *)
  \$paramod\lzc\WIDTH=32'00000000000000000000000000000100\MODE=1'0  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper  (
    .cnt_o(\gen_arbiter.gen_int_rr.gen_fair_arb.upper_idx ),
    .empty_o(\gen_arbiter.gen_int_rr.gen_fair_arb.upper_empty ),
    .in_i(\gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask )
  );
  assign \gen_arbiter.data_nodes [41:0] = data_o;
  assign \gen_arbiter.gnt_nodes [0] = gnt_i;
  assign \gen_arbiter.req_nodes [0] = req_o;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_dp_ram" *)
(* src = "Vortex_axi_fpu.v:7636.1-8092.10" *)
module \$paramod$b101c56edf9902259c683d00872525cebf2c735f\VX_dp_ram (clk, wren, waddr, wdata, raddr, rdata);
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [1:0] _0_;
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [95:0] _1_;
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [95:0] _2_;
  (* src = "Vortex_axi_fpu.v:7665.13-7665.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:7673.27-7673.32" *)
  input [1:0] raddr;
  wire [1:0] raddr;
  (* src = "Vortex_axi_fpu.v:7675.28-7675.33" *)
  output [95:0] rdata;
  wire [95:0] rdata;
  (* src = "Vortex_axi_fpu.v:7669.27-7669.32" *)
  input [1:0] waddr;
  wire [1:0] waddr;
  (* src = "Vortex_axi_fpu.v:7671.27-7671.32" *)
  input [95:0] wdata;
  wire [95:0] wdata;
  (* src = "Vortex_axi_fpu.v:7667.29-7667.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_fpu.v:7810.24-7810.27" *)
  reg [95:0] \genblk1.genblk1.genblk1.ram  [3:0];
  always @(posedge clk) begin
    if (_2_[95])
      \genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.ram [raddr];
  assign _2_[95] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) wdata : 96'hxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) waddr : 2'hx;
  assign _2_[94:0] = { _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95], _2_[95] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_stream_arbiter" *)
(* src = "Vortex_axi_fpu.v:8838.1-9024.10" *)
module \$paramod$b115ea9863df7f57296f754cfc459eb4f6b709d5\VX_stream_arbiter (clk, reset, valid_in, data_in, ready_in, valid_out, data_out, ready_out);
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0_;
  (* src = "Vortex_axi_fpu.v:8861.13-8861.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:8867.50-8867.57" *)
  input [529:0] data_in;
  wire [529:0] data_in;
  (* src = "Vortex_axi_fpu.v:8873.38-8873.46" *)
  output [105:0] data_out;
  wire [105:0] data_out;
  (* src = "Vortex_axi_fpu.v:8974.33-8974.44" *)
  wire [105:0] \genblk1.data_in_sel ;
  (* src = "Vortex_axi_fpu.v:8892.23-8892.35" *)
  wire \genblk1.ready_in_sel ;
  (* src = "Vortex_axi_fpu.v:8886.30-8886.39" *)
  wire [2:0] \genblk1.sel_index ;
  (* src = "Vortex_axi_fpu.v:8888.26-8888.36" *)
  wire [4:0] \genblk1.sel_onehot ;
  (* src = "Vortex_axi_fpu.v:8882.9-8882.18" *)
  wire \genblk1.sel_valid ;
  (* src = "Vortex_axi_fpu.v:8869.41-8869.49" *)
  output [4:0] ready_in;
  wire [4:0] ready_in;
  (* src = "Vortex_axi_fpu.v:8875.27-8875.36" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:8863.13-8863.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:8865.40-8865.48" *)
  input [4:0] valid_in;
  wire [4:0] valid_in;
  (* src = "Vortex_axi_fpu.v:8871.28-8871.37" *)
  output valid_out;
  wire valid_out;
  assign ready_in[0] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_fpu.v:8995.41-8995.79" *) \genblk1.sel_onehot [0];
  assign ready_in[1] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_fpu.v:8995.41-8995.79" *) \genblk1.sel_onehot [1];
  assign ready_in[2] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_fpu.v:8995.41-8995.79" *) \genblk1.sel_onehot [2];
  assign ready_in[3] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_fpu.v:8995.41-8995.79" *) \genblk1.sel_onehot [3];
  assign ready_in[4] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_fpu.v:8995.41-8995.79" *) \genblk1.sel_onehot [4];
  assign _0_[31:1] = 31'h00000035 * (* src = "Vortex_axi_fpu.v:8988.34-8988.61" *) { 29'h00000000, \genblk1.sel_index  };
  wire [529:0] _8_ = data_in;
  assign \genblk1.data_in_sel  = _8_[$signed({ _0_[31:1], 1'h0 }) +: 106];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:8931.7-8939.6" *)
  \$paramod$90a88d5f307127f41e981a037a66d616cbb019d3\VX_rr_arbiter  \genblk1.genblk2.genblk2.sel_arb  (
    .clk(clk),
    .enable(\genblk1.ready_in_sel ),
    .grant_index(\genblk1.sel_index ),
    .grant_onehot(\genblk1.sel_onehot ),
    .grant_valid(\genblk1.sel_valid ),
    .requests(valid_in),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:9003.7-9012.6" *)
  \$paramod$3702c359c33dbb0ad8c1326296cbac94701cefcd\VX_skid_buffer  \genblk1.genblk5[0].out_buffer  (
    .clk(clk),
    .data_in(\genblk1.data_in_sel ),
    .data_out(data_out),
    .ready_in(\genblk1.ready_in_sel ),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(\genblk1.sel_valid ),
    .valid_out(valid_out)
  );
  assign _0_[0] = 1'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_elastic_buffer" *)
(* src = "Vortex_axi_fpu.v:10617.1-10707.10" *)
module \$paramod$b13a4af6bd3018f11c268d575b82a1c29bae26e4\VX_elastic_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:10636.13-10636.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10644.27-10644.34" *)
  input [79:0] data_in;
  wire [79:0] data_in;
  (* src = "Vortex_axi_fpu.v:10646.28-10646.36" *)
  output [79:0] data_out;
  wire [79:0] data_out;
  (* src = "Vortex_axi_fpu.v:10642.14-10642.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:10648.13-10648.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:10638.13-10638.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:10640.13-10640.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:10650.14-10650.23" *)
  output valid_out;
  wire valid_out;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:10666.6-10675.5" *)
  \$paramod$c34fab247c22137a45b9b26556cdd639381b4288\VX_skid_buffer  \genblk1.genblk1.queue  (
    .clk(clk),
    .data_in(data_in),
    .data_out(data_out),
    .ready_in(ready_in),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(valid_in),
    .valid_out(valid_out)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_data_access" *)
(* src = "Vortex_axi_fpu.v:12522.1-12684.10" *)
module \$paramod$b18c4d0394c83fca92b0e923db5381ce8d7a54db\VX_data_access (clk, reset, req_id, stall, read, fill, write, addr, wsel, pmask, byteen, fill_data, write_data, read_data);
  (* src = "Vortex_axi_fpu.v:12629.6-12636.9" *)
  wire [63:0] _00_;
  (* src = "Vortex_axi_fpu.v:12629.6-12636.9" *)
  wire [63:0] _01_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _02_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _03_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _04_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _05_;
  (* src = "Vortex_axi_fpu.v:12571.74-12571.78" *)
  input [24:0] addr;
  wire [24:0] addr;
  (* src = "Vortex_axi_fpu.v:12577.45-12577.51" *)
  input [3:0] byteen;
  wire [3:0] byteen;
  (* src = "Vortex_axi_fpu.v:12557.13-12557.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:12567.13-12567.17" *)
  input fill;
  wire fill;
  (* src = "Vortex_axi_fpu.v:12579.71-12579.80" *)
  input [511:0] fill_data;
  wire [511:0] fill_data;
  (* src = "Vortex_axi_fpu.v:12601.61-12601.67" *)
  wire [63:0] \genblk1.genblk1.wren_r ;
  (* src = "Vortex_axi_fpu.v:12575.31-12575.36" *)
  input pmask;
  wire pmask;
  (* src = "Vortex_axi_fpu.v:12587.65-12587.70" *)
  wire [511:0] rdata;
  (* src = "Vortex_axi_fpu.v:12565.13-12565.17" *)
  input read;
  wire read;
  (* src = "Vortex_axi_fpu.v:12583.52-12583.61" *)
  output [31:0] read_data;
  wire [31:0] read_data;
  (* src = "Vortex_axi_fpu.v:12561.20-12561.26" *)
  input [43:0] req_id;
  wire [43:0] req_id;
  (* src = "Vortex_axi_fpu.v:12559.13-12559.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:12563.13-12563.18" *)
  input stall;
  wire stall;
  (* src = "Vortex_axi_fpu.v:12589.65-12589.70" *)
  wire [511:0] wdata;
  (* src = "Vortex_axi_fpu.v:12591.23-12591.27" *)
  wire [63:0] wren;
  (* src = "Vortex_axi_fpu.v:12569.13-12569.18" *)
  input write;
  wire write;
  (* src = "Vortex_axi_fpu.v:12581.51-12581.61" *)
  input [31:0] write_data;
  wire [31:0] write_data;
  (* src = "Vortex_axi_fpu.v:12573.52-12573.56" *)
  input [3:0] wsel;
  wire [3:0] wsel;
  assign _02_ = 4'hf & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) byteen;
  assign _03_ = 64'h0000000000000000 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _05_;
  assign _04_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 27'h0000000, wsel, 2'h0 });
  assign _05_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _01_;
  assign \genblk1.genblk1.wren_r  = _03_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _00_;
  assign _01_ = $signed(_04_) < 0 ? 4'hf << - _04_ : 4'hf >> _04_;
  assign _00_ = $signed(_04_) < 0 ? _02_ << - _04_ : _02_ >> _04_;
  wire [511:0] _16_ = rdata;
  assign read_data = _16_[$signed({ 23'h000000, wsel, 5'h00 }) +: 32];
  assign wdata = write ? (* src = "Vortex_axi_fpu.v:12639.21-12639.48" *) { write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data } : fill_data;
  assign wren = write ? (* src = "Vortex_axi_fpu.v:12641.20-12641.53" *) \genblk1.genblk1.wren_r  : { fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill };
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:12663.4-12669.3" *)
  \$paramod$81ca6181cb86a556b62374c3fd66285fcd9f0772\VX_sp_ram  data_store (
    .addr(addr[6:0]),
    .clk(clk),
    .rdata(rdata),
    .wdata(wdata),
    .wren(wren)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod$b45d69f517d68c31410a4974be16bfca7666951c\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  wire [284:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *)
  wire _06_;
  wire [284:0] _07_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [284:0] data_in;
  wire [284:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [284:0] data_out;
  reg [284:0] data_out;
  (* src = "Vortex_axi_fpu.v:11568.23-11568.29" *)
  reg [284:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_fpu.v:11576.10-11576.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11574.10-11574.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11572.9-11572.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11574.17-11574.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_fpu.v:11612.23-11612.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_fpu.v:11576.16-11576.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_fpu.v:11607.15-11607.24|Vortex_axi_fpu.v:11607.11-11609.28" *) \genblk1.genblk1.genblk1.buffer  : 285'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11604.10-11604.28|Vortex_axi_fpu.v:11604.6-11609.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_opgroup_fmt_slice_09303" *)
(* src = "Vortex_axi_fpu.v:19851.1-20190.10" *)
module \$paramod$b586d5063161a24fb5ccae3bdd70c191aa8ca7be\fpnew_opgroup_fmt_slice_09303 (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, out_valid_o, out_ready_i, busy_o);
  (* src = "Vortex_axi_fpu.v:19950.14-19950.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:19910.13-19910.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:19942.14-19942.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:19935.13-19935.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:20024.27-20024.36" *)
  wire [31:0] \gen_num_lanes[0].active_lane.op_result ;
  (* src = "Vortex_axi_fpu.v:20026.16-20026.25" *)
  wire [4:0] \gen_num_lanes[0].active_lane.op_status ;
  (* src = "Vortex_axi_fpu.v:19933.14-19933.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:19931.13-19931.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:19916.34-19916.44" *)
  input [2:0] is_boxed_i;
  wire [2:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:19994.25-19994.39" *)
  (* unused_bits = "0" *)
  wire lane_vectorial;
  (* src = "Vortex_axi_fpu.v:19923.19-19923.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:19925.13-19925.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:19914.44-19914.54" *)
  input [95:0] operands_i;
  wire [95:0] operands_i;
  (* src = "Vortex_axi_fpu.v:19948.13-19948.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:19946.14-19946.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:19937.28-19937.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:19919.19-19919.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:19912.13-19912.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:19940.19-19940.27" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:19929.13-19929.18" *)
  input tag_i;
  wire tag_i;
  (* src = "Vortex_axi_fpu.v:19944.14-19944.19" *)
  output tag_o;
  wire tag_o;
  (* src = "Vortex_axi_fpu.v:19927.13-19927.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  assign result_o = out_valid_o ? (* src = "Vortex_axi_fpu.v:20115.28-20115.91" *) \gen_num_lanes[0].active_lane.op_result  : { extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o };
  assign status_o = out_valid_o ? (* src = "Vortex_axi_fpu.v:20117.40-20117.86" *) \gen_num_lanes[0].active_lane.op_status  : 5'h00;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:20049.8-20070.7" *)
  \$paramod$31dd9b5aca6d9482a133f59507b7b19ea75adac3\fpnew_fma_141C6  \gen_num_lanes[0].active_lane.lane_instance.i_fma  (
    .aux_i(1'h0),
    .aux_o(lane_vectorial),
    .busy_o(busy_o),
    .clk_i(clk_i),
    .extension_bit_o(extension_bit_o),
    .flush_i(flush_i),
    .in_ready_o(in_ready_o),
    .in_valid_i(in_valid_i),
    .is_boxed_i(is_boxed_i),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i),
    .out_ready_i(out_ready_i),
    .out_valid_o(out_valid_o),
    .result_o(\gen_num_lanes[0].active_lane.op_result ),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .status_o(\gen_num_lanes[0].active_lane.op_status ),
    .tag_i(tag_i),
    .tag_o(tag_o)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_core_req_bank_sel" *)
(* src = "Vortex_axi_fpu.v:11714.1-12193.10" *)
module \$paramod$b88b4cc8b0b8a26dc75e2efda9b2f77ae1965f6d\VX_core_req_bank_sel (clk, reset, core_req_valid, core_req_rw, core_req_addr, core_req_byteen, core_req_data, core_req_tag, core_req_ready, per_bank_core_req_valid, per_bank_core_req_pmask, per_bank_core_req_rw, per_bank_core_req_addr, per_bank_core_req_wsel, per_bank_core_req_byteen, per_bank_core_req_data, per_bank_core_req_tid, per_bank_core_req_tag, per_bank_core_req_ready);
  (* src = "Vortex_axi_fpu.v:12075.6-12091.9" *)
  wire [1:0] _000_;
  (* src = "Vortex_axi_fpu.v:12025.5-12072.8" *)
  wire [57:0] _001_;
  (* src = "Vortex_axi_fpu.v:12025.5-12072.8" *)
  wire [7:0] _002_;
  (* src = "Vortex_axi_fpu.v:12025.5-12072.8" *)
  wire [63:0] _003_;
  (* src = "Vortex_axi_fpu.v:12025.5-12072.8" *)
  wire [1:0] _004_;
  (* src = "Vortex_axi_fpu.v:12025.5-12072.8" *)
  wire [93:0] _005_;
  (* src = "Vortex_axi_fpu.v:12025.5-12072.8" *)
  wire [1:0] _006_;
  (* src = "Vortex_axi_fpu.v:12025.5-12072.8" *)
  wire [1:0] _007_;
  (* src = "Vortex_axi_fpu.v:12025.5-12072.8" *)
  wire [1:0] _008_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _009_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _010_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _011_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _012_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _013_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _014_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [57:0] _015_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [57:0] _016_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _017_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _018_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _019_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _020_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _021_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [93:0] _022_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [93:0] _023_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _024_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _025_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [57:0] _026_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [57:0] _027_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _028_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _029_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _030_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _031_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _032_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [93:0] _033_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [93:0] _034_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _035_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _036_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _037_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _038_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _039_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _040_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _041_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _042_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _043_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _044_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _045_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _046_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _047_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _048_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _049_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _050_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _051_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _052_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [57:0] _053_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _054_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _055_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _056_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [93:0] _057_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _058_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [57:0] _059_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _060_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _061_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _062_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [93:0] _063_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _064_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _065_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _066_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _067_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [57:0] _068_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _069_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _070_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _071_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [93:0] _072_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _073_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _074_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _075_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [57:0] _076_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _077_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _078_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _079_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [93:0] _080_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _081_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _082_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _083_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _084_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _085_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _086_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [57:0] _087_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [57:0] _088_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _089_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _090_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _091_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _092_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _093_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _094_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [93:0] _095_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [93:0] _096_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _097_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _098_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _099_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [57:0] _100_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [57:0] _101_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _102_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _103_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _104_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _105_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _106_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _107_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [93:0] _108_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [93:0] _109_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _110_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _111_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _112_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _113_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _114_;
  (* src = "Vortex_axi_fpu.v:11752.13-11752.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11760.59-11760.72" *)
  input [59:0] core_req_addr;
  wire [59:0] core_req_addr;
  (* src = "Vortex_axi_fpu.v:11762.44-11762.59" *)
  input [7:0] core_req_byteen;
  wire [7:0] core_req_byteen;
  (* src = "Vortex_axi_fpu.v:11764.50-11764.63" *)
  input [63:0] core_req_data;
  wire [63:0] core_req_data;
  (* src = "Vortex_axi_fpu.v:11768.31-11768.45" *)
  output [1:0] core_req_ready;
  wire [1:0] core_req_ready;
  (* src = "Vortex_axi_fpu.v:11758.30-11758.41" *)
  input [1:0] core_req_rw;
  wire [1:0] core_req_rw;
  (* src = "Vortex_axi_fpu.v:11766.49-11766.61" *)
  input [93:0] core_req_tag;
  wire [93:0] core_req_tag;
  (* src = "Vortex_axi_fpu.v:11756.30-11756.44" *)
  input [1:0] core_req_valid;
  wire [1:0] core_req_valid;
  (* src = "Vortex_axi_fpu.v:11776.89-11776.111" *)
  output [57:0] per_bank_core_req_addr;
  wire [57:0] per_bank_core_req_addr;
  (* src = "Vortex_axi_fpu.v:11780.60-11780.84" *)
  output [7:0] per_bank_core_req_byteen;
  wire [7:0] per_bank_core_req_byteen;
  (* src = "Vortex_axi_fpu.v:11782.66-11782.88" *)
  output [63:0] per_bank_core_req_data;
  wire [63:0] per_bank_core_req_data;
  (* src = "Vortex_axi_fpu.v:11772.46-11772.69" *)
  output [1:0] per_bank_core_req_pmask;
  wire [1:0] per_bank_core_req_pmask;
  (* src = "Vortex_axi_fpu.v:11788.31-11788.54" *)
  input [1:0] per_bank_core_req_ready;
  wire [1:0] per_bank_core_req_ready;
  (* src = "Vortex_axi_fpu.v:11774.32-11774.52" *)
  output [1:0] per_bank_core_req_rw;
  wire [1:0] per_bank_core_req_rw;
  (* src = "Vortex_axi_fpu.v:11786.65-11786.86" *)
  output [93:0] per_bank_core_req_tag;
  wire [93:0] per_bank_core_req_tag;
  (* src = "Vortex_axi_fpu.v:11784.88-11784.109" *)
  output [1:0] per_bank_core_req_tid;
  wire [1:0] per_bank_core_req_tid;
  (* src = "Vortex_axi_fpu.v:11770.32-11770.55" *)
  output [1:0] per_bank_core_req_valid;
  wire [1:0] per_bank_core_req_valid;
  (* src = "Vortex_axi_fpu.v:11778.134-11778.156" *)
  output [1:0] per_bank_core_req_wsel;
  wire [1:0] per_bank_core_req_wsel;
  (* src = "Vortex_axi_fpu.v:11754.13-11754.18" *)
  input reset;
  wire reset;
  assign _013_ = 2'h0 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _052_;
  assign _014_ = 2'hx & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _052_;
  assign _015_ = 29'h1fffffff & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) { core_req_addr[59:39], core_req_addr[37:30] };
  assign _016_ = 58'hxxxxxxxxxxxxxxx & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _053_;
  assign _018_ = 4'hf & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) core_req_byteen[7:4];
  assign _019_ = 8'hxx & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _055_;
  assign _020_ = 32'd4294967295 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) core_req_data[63:32];
  assign _021_ = 64'hxxxxxxxxxxxxxxxx & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _056_;
  assign _022_ = 47'h7fffffffffff & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) core_req_tag[93:47];
  assign _023_ = 94'hxxxxxxxxxxxxxxxxxxxxxxxx & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _057_;
  assign _017_ = 2'hx & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _054_;
  assign _024_ = _007_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _058_;
  assign _025_ = _004_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _058_;
  assign _026_ = 29'h1fffffff & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) { core_req_addr[29:9], core_req_addr[7:0] };
  assign _027_ = _001_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _059_;
  assign _028_ = _008_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _060_;
  assign _029_ = 4'hf & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) core_req_byteen[3:0];
  assign _030_ = _002_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _061_;
  assign _031_ = 32'd4294967295 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) core_req_data[31:0];
  assign _032_ = _003_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _062_;
  assign _033_ = 47'h7fffffffffff & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) core_req_tag[46:0];
  assign _034_ = _005_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _063_;
  assign _035_ = _006_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _060_;
  assign _036_ = 2'h0 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _064_;
  assign _037_ = _000_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _065_;
  assign _009_ = core_req_addr[38] * (* src = "Vortex_axi_fpu.v:12056.35-12056.204" *) 32'd29;
  assign _011_ = core_req_addr[8] * (* src = "Vortex_axi_fpu.v:12056.35-12056.204" *) 32'd29;
  assign _010_ = 32'd47 * (* src = "Vortex_axi_fpu.v:12064.34-12064.179" *) { 31'h00000000, core_req_addr[38] };
  assign _012_ = 32'd47 * (* src = "Vortex_axi_fpu.v:12064.34-12064.179" *) { 31'h00000000, core_req_addr[8] };
  assign _038_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, core_req_addr[38] });
  assign _039_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _009_ });
  assign _041_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, core_req_addr[38], 2'h0 });
  assign _042_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 27'h0000000, core_req_addr[38], 5'h00 });
  assign _043_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _010_ });
  assign _040_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 32'h00000000, core_req_addr[38] });
  assign _044_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, core_req_addr[8] });
  assign _045_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _011_ });
  assign _047_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, core_req_addr[8], 2'h0 });
  assign _048_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 27'h0000000, core_req_addr[8], 5'h00 });
  assign _049_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _012_ });
  assign _046_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 32'h00000000, core_req_addr[8] });
  assign _050_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, per_bank_core_req_tid[0] });
  assign _051_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, per_bank_core_req_tid[1] });
  assign _052_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _084_;
  assign _053_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _087_;
  assign _055_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _091_;
  assign _056_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _093_;
  assign _057_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _095_;
  assign _054_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _089_;
  assign _058_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _097_;
  assign _059_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _100_;
  assign _061_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _104_;
  assign _062_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _106_;
  assign _063_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _108_;
  assign _060_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _102_;
  assign _064_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _111_;
  assign _065_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _113_;
  assign _066_ = _013_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _085_[1:0];
  assign _067_ = _014_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _086_;
  assign _068_ = _016_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _088_;
  assign _069_ = _017_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _090_;
  assign _070_ = _019_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _092_;
  assign _071_ = _021_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _094_;
  assign _072_ = _023_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _096_;
  assign _073_ = _017_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _089_;
  assign _074_ = _024_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _098_[1:0];
  assign _075_ = _025_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _099_;
  assign _076_ = _027_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _101_;
  assign _077_ = _028_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _103_;
  assign _078_ = _030_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _105_;
  assign _079_ = _032_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _107_;
  assign _080_ = _034_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _109_;
  assign _081_ = _035_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _110_;
  assign _082_ = _036_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _112_;
  assign _083_ = _037_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _114_;
  assign core_req_ready = per_bank_core_req_pmask[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12086.14-12086.42|Vortex_axi_fpu.v:12086.10-12088.190" *) _083_ : _000_;
  assign _000_ = per_bank_core_req_pmask[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12086.14-12086.42|Vortex_axi_fpu.v:12086.10-12088.190" *) _082_ : 2'h0;
  assign per_bank_core_req_tid = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _081_ : _006_;
  assign per_bank_core_req_tag = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _080_ : _005_;
  assign per_bank_core_req_data = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _079_ : _003_;
  assign per_bank_core_req_byteen = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _078_ : _002_;
  assign per_bank_core_req_wsel = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _077_ : _008_;
  assign per_bank_core_req_addr = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _076_ : _001_;
  assign per_bank_core_req_rw = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _075_ : _004_;
  assign per_bank_core_req_pmask = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _074_ : _007_;
  assign _006_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _073_ : 2'hx;
  assign _005_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _072_ : 94'hxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _003_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _071_ : 64'hxxxxxxxxxxxxxxxx;
  assign _002_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _070_ : 8'hxx;
  assign _008_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _069_ : 2'hx;
  assign _001_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _068_ : 58'hxxxxxxxxxxxxxxx;
  assign _004_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _067_ : 2'hx;
  assign _007_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:12050.13-12050.30|Vortex_axi_fpu.v:12050.9-12067.12" *) _066_ : 2'h0;
  assign _085_ = $signed(_038_) < 0 ? 1'h1 << - _038_ : 1'h1 >> _038_;
  assign _084_ = $signed(_038_) < 0 ? 1'h1 << - _038_ : 1'h1 >> _038_;
  assign _086_ = $signed(_038_) < 0 ? core_req_rw[1] << - _038_ : core_req_rw[1] >> _038_;
  assign _087_ = $signed(_039_) < 0 ? 29'h1fffffff << - _039_ : 29'h1fffffff >> _039_;
  assign _088_ = $signed(_039_) < 0 ? _015_ << - _039_ : _015_ >> _039_;
  assign _090_ = $signed(_040_) < 0 ? core_req_addr[30] << - _040_ : core_req_addr[30] >> _040_;
  assign _091_ = $signed(_041_) < 0 ? 4'hf << - _041_ : 4'hf >> _041_;
  assign _092_ = $signed(_041_) < 0 ? _018_ << - _041_ : _018_ >> _041_;
  assign _093_ = $signed(_042_) < 0 ? 32'd4294967295 << - _042_ : 32'd4294967295 >> _042_;
  assign _094_ = $signed(_042_) < 0 ? _020_ << - _042_ : _020_ >> _042_;
  assign _095_ = $signed(_043_) < 0 ? 47'h7fffffffffff << - _043_ : 47'h7fffffffffff >> _043_;
  assign _096_ = $signed(_043_) < 0 ? _022_ << - _043_ : _022_ >> _043_;
  assign _089_ = $signed(_040_) < 0 ? 1'h1 << - _040_ : 1'h1 >> _040_;
  assign _098_ = $signed(_044_) < 0 ? 1'h1 << - _044_ : 1'h1 >> _044_;
  assign _097_ = $signed(_044_) < 0 ? 1'h1 << - _044_ : 1'h1 >> _044_;
  assign _099_ = $signed(_044_) < 0 ? core_req_rw[0] << - _044_ : core_req_rw[0] >> _044_;
  assign _100_ = $signed(_045_) < 0 ? 29'h1fffffff << - _045_ : 29'h1fffffff >> _045_;
  assign _101_ = $signed(_045_) < 0 ? _026_ << - _045_ : _026_ >> _045_;
  assign _103_ = $signed(_046_) < 0 ? core_req_addr[0] << - _046_ : core_req_addr[0] >> _046_;
  assign _104_ = $signed(_047_) < 0 ? 4'hf << - _047_ : 4'hf >> _047_;
  assign _105_ = $signed(_047_) < 0 ? _029_ << - _047_ : _029_ >> _047_;
  assign _106_ = $signed(_048_) < 0 ? 32'd4294967295 << - _048_ : 32'd4294967295 >> _048_;
  assign _107_ = $signed(_048_) < 0 ? _031_ << - _048_ : _031_ >> _048_;
  assign _108_ = $signed(_049_) < 0 ? 47'h7fffffffffff << - _049_ : 47'h7fffffffffff >> _049_;
  assign _109_ = $signed(_049_) < 0 ? _033_ << - _049_ : _033_ >> _049_;
  assign _102_ = $signed(_046_) < 0 ? 1'h1 << - _046_ : 1'h1 >> _046_;
  assign _110_ = $signed(_046_) < 0 ? 1'h0 << - _046_ : 1'h0 >> _046_;
  assign _111_ = $signed(_050_) < 0 ? 1'h1 << - _050_ : 1'h1 >> _050_;
  assign _112_ = $signed(_050_) < 0 ? per_bank_core_req_ready[0] << - _050_ : per_bank_core_req_ready[0] >> _050_;
  assign _113_ = $signed(_051_) < 0 ? 1'h1 << - _051_ : 1'h1 >> _051_;
  assign _114_ = $signed(_051_) < 0 ? per_bank_core_req_ready[1] << - _051_ : per_bank_core_req_ready[1] >> _051_;
  assign per_bank_core_req_valid = per_bank_core_req_pmask;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_stream_arbiter" *)
(* src = "Vortex_axi_fpu.v:8838.1-9024.10" *)
module \$paramod$b8e2ed34812e31697b47cff10128023781e86811\VX_stream_arbiter (clk, reset, valid_in, data_in, ready_in, valid_out, data_out, ready_out);
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0_;
  (* src = "Vortex_axi_fpu.v:8861.13-8861.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:8867.50-8867.57" *)
  input [139:0] data_in;
  wire [139:0] data_in;
  (* src = "Vortex_axi_fpu.v:8873.38-8873.46" *)
  output [69:0] data_out;
  wire [69:0] data_out;
  (* src = "Vortex_axi_fpu.v:8974.33-8974.44" *)
  wire [69:0] \genblk1.data_in_sel ;
  (* src = "Vortex_axi_fpu.v:8892.23-8892.35" *)
  wire \genblk1.ready_in_sel ;
  (* src = "Vortex_axi_fpu.v:8886.30-8886.39" *)
  wire \genblk1.sel_index ;
  (* src = "Vortex_axi_fpu.v:8888.26-8888.36" *)
  wire [1:0] \genblk1.sel_onehot ;
  (* src = "Vortex_axi_fpu.v:8882.9-8882.18" *)
  wire \genblk1.sel_valid ;
  (* src = "Vortex_axi_fpu.v:8869.41-8869.49" *)
  output [1:0] ready_in;
  wire [1:0] ready_in;
  (* src = "Vortex_axi_fpu.v:8875.27-8875.36" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:8863.13-8863.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:8865.40-8865.48" *)
  input [1:0] valid_in;
  wire [1:0] valid_in;
  (* src = "Vortex_axi_fpu.v:8871.28-8871.37" *)
  output valid_out;
  wire valid_out;
  assign ready_in[0] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_fpu.v:8995.41-8995.79" *) \genblk1.sel_onehot [0];
  assign ready_in[1] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_fpu.v:8995.41-8995.79" *) \genblk1.sel_onehot [1];
  assign _0_[31:1] = 31'h00000023 * (* src = "Vortex_axi_fpu.v:8988.34-8988.61" *) { 31'h00000000, \genblk1.sel_index  };
  wire [139:0] _5_ = data_in;
  assign \genblk1.data_in_sel  = _5_[$signed({ _0_[31:1], 1'h0 }) +: 70];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:8931.7-8939.6" *)
  \$paramod$43dc815766513a81dd400768ab5932ef91bce62c\VX_rr_arbiter  \genblk1.genblk2.genblk2.sel_arb  (
    .clk(clk),
    .enable(\genblk1.ready_in_sel ),
    .grant_index(\genblk1.sel_index ),
    .grant_onehot(\genblk1.sel_onehot ),
    .grant_valid(\genblk1.sel_valid ),
    .requests(valid_in),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:9003.7-9012.6" *)
  \$paramod$f2e724aa80db0b16fa911e92298ad7ce3811f447\VX_skid_buffer  \genblk1.genblk5[0].out_buffer  (
    .clk(clk),
    .data_in(\genblk1.data_in_sel ),
    .data_out(data_out),
    .ready_in(\genblk1.ready_in_sel ),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(\genblk1.sel_valid ),
    .valid_out(valid_out)
  );
  assign _0_[0] = 1'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bank" *)
(* src = "Vortex_axi_fpu.v:13543.1-14079.10" *)
module \$paramod$bb5b595c49ed29f831538e96867c05ad5298d0f4\VX_bank (clk, reset, core_req_valid, core_req_pmask, core_req_wsel, core_req_byteen, core_req_data, core_req_tid, core_req_tag, core_req_rw, core_req_addr, core_req_ready, core_rsp_valid, core_rsp_pmask, core_rsp_tid, core_rsp_data, core_rsp_tag, core_rsp_ready, mem_req_valid, mem_req_rw, mem_req_pmask
, mem_req_byteen, mem_req_wsel, mem_req_addr, mem_req_id, mem_req_data, mem_req_ready, mem_rsp_valid, mem_rsp_id, mem_rsp_data, mem_rsp_ready, flush_enable, flush_addr);
  (* src = "Vortex_axi_fpu.v:13796.27-13796.52" *)
  wire _000_;
  (* src = "Vortex_axi_fpu.v:13810.23-13810.53" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:13814.25-13814.56" *)
  wire _002_;
  (* src = "Vortex_axi_fpu.v:13814.24-13814.75" *)
  wire _003_;
  (* src = "Vortex_axi_fpu.v:13814.23-13814.94" *)
  wire _004_;
  (* src = "Vortex_axi_fpu.v:13849.136-13849.158" *)
  wire _005_;
  (* src = "Vortex_axi_fpu.v:13849.111-13849.134" *)
  wire _006_;
  (* src = "Vortex_axi_fpu.v:13928.10-13928.35" *)
  wire _007_;
  (* src = "Vortex_axi_fpu.v:13944.23-13944.47" *)
  wire _008_;
  (* src = "Vortex_axi_fpu.v:13949.9-13949.30" *)
  wire _009_;
  (* src = "Vortex_axi_fpu.v:14044.23-14044.46" *)
  wire _010_;
  (* src = "Vortex_axi_fpu.v:14044.22-14044.68" *)
  wire _011_;
  (* src = "Vortex_axi_fpu.v:13802.37-13802.49" *)
  wire _012_;
  (* src = "Vortex_axi_fpu.v:13806.55-13806.67" *)
  wire _013_;
  (* src = "Vortex_axi_fpu.v:13810.37-13810.53" *)
  wire _014_;
  (* src = "Vortex_axi_fpu.v:13810.58-13810.69" *)
  wire _015_;
  (* src = "Vortex_axi_fpu.v:13814.39-13814.56" *)
  wire _016_;
  (* src = "Vortex_axi_fpu.v:13814.61-13814.75" *)
  wire _017_;
  (* src = "Vortex_axi_fpu.v:13814.80-13814.94" *)
  wire _018_;
  (* src = "Vortex_axi_fpu.v:13928.26-13928.35" *)
  wire _019_;
  (* src = "Vortex_axi_fpu.v:14001.36-14001.47" *)
  wire _020_;
  (* src = "Vortex_axi_fpu.v:14044.51-14044.68" *)
  wire _021_;
  (* src = "Vortex_axi_fpu.v:13849.15-13849.38" *)
  wire _022_;
  (* src = "Vortex_axi_fpu.v:13849.14-13849.55" *)
  wire _023_;
  (* src = "Vortex_axi_fpu.v:13849.13-13849.69" *)
  wire _024_;
  (* src = "Vortex_axi_fpu.v:13859.38-13859.65" *)
  wire _025_;
  (* src = "Vortex_axi_fpu.v:13883.21-13883.48" *)
  wire _026_;
  (* src = "Vortex_axi_fpu.v:13926.9-13926.35" *)
  wire _027_;
  (* src = "Vortex_axi_fpu.v:13950.9-13950.34" *)
  wire _028_;
  (* src = "Vortex_axi_fpu.v:13796.57-13796.65" *)
  wire _029_;
  (* src = "Vortex_axi_fpu.v:13859.36-13859.66" *)
  wire _030_;
  (* src = "Vortex_axi_fpu.v:13883.53-13883.67" *)
  wire _031_;
  (* src = "Vortex_axi_fpu.v:13849.453-13849.494" *)
  wire [1:0] _032_;
  (* src = "Vortex_axi_fpu.v:13849.417-13849.449" *)
  wire [45:0] _033_;
  (* src = "Vortex_axi_fpu.v:13849.377-13849.413" *)
  wire _034_;
  (* src = "Vortex_axi_fpu.v:13849.341-13849.373" *)
  wire _035_;
  (* src = "Vortex_axi_fpu.v:13849.290-13849.324" *)
  wire [3:0] _036_;
  (* src = "Vortex_axi_fpu.v:13849.233-13849.273" *)
  wire [24:0] _037_;
  (* src = "Vortex_axi_fpu.v:13849.207-13849.274" *)
  wire [24:0] _038_;
  (* src = "Vortex_axi_fpu.v:13849.161-13849.275" *)
  wire [24:0] _039_;
  (* src = "Vortex_axi_fpu.v:13745.68-13745.76" *)
  wire [24:0] addr_st0;
  (* src = "Vortex_axi_fpu.v:13746.68-13746.76" *)
  wire [24:0] addr_st1;
  (* src = "Vortex_axi_fpu.v:13757.39-13757.49" *)
  wire [3:0] byteen_st0;
  (* src = "Vortex_axi_fpu.v:13758.39-13758.49" *)
  wire [3:0] byteen_st1;
  (* src = "Vortex_axi_fpu.v:13613.13-13613.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:13633.74-13633.87" *)
  input [24:0] core_req_addr;
  wire [24:0] core_req_addr;
  (* src = "Vortex_axi_fpu.v:13623.45-13623.60" *)
  input [3:0] core_req_byteen;
  wire [3:0] core_req_byteen;
  (* src = "Vortex_axi_fpu.v:13625.51-13625.64" *)
  input [31:0] core_req_data;
  wire [31:0] core_req_data;
  (* src = "Vortex_axi_fpu.v:13619.31-13619.45" *)
  input core_req_pmask;
  wire core_req_pmask;
  (* src = "Vortex_axi_fpu.v:13635.14-13635.28" *)
  output core_req_ready;
  wire core_req_ready;
  (* src = "Vortex_axi_fpu.v:13631.13-13631.24" *)
  input core_req_rw;
  wire core_req_rw;
  (* src = "Vortex_axi_fpu.v:13629.50-13629.62" *)
  input [45:0] core_req_tag;
  wire [45:0] core_req_tag;
  (* src = "Vortex_axi_fpu.v:13627.73-13627.85" *)
  input core_req_tid;
  wire core_req_tid;
  (* src = "Vortex_axi_fpu.v:13617.13-13617.27" *)
  input core_req_valid;
  wire core_req_valid;
  (* src = "Vortex_axi_fpu.v:13621.52-13621.65" *)
  input [3:0] core_req_wsel;
  wire [3:0] core_req_wsel;
  (* src = "Vortex_axi_fpu.v:13643.52-13643.65" *)
  output [31:0] core_rsp_data;
  wire [31:0] core_rsp_data;
  (* src = "Vortex_axi_fpu.v:13639.32-13639.46" *)
  output core_rsp_pmask;
  wire core_rsp_pmask;
  (* src = "Vortex_axi_fpu.v:13647.13-13647.27" *)
  input core_rsp_ready;
  wire core_rsp_ready;
  (* src = "Vortex_axi_fpu.v:13645.51-13645.63" *)
  output [45:0] core_rsp_tag;
  wire [45:0] core_rsp_tag;
  (* src = "Vortex_axi_fpu.v:13641.74-13641.86" *)
  output core_rsp_tid;
  wire core_rsp_tid;
  (* src = "Vortex_axi_fpu.v:13637.14-13637.28" *)
  output core_rsp_valid;
  wire core_rsp_valid;
  (* src = "Vortex_axi_fpu.v:13697.68-13697.77" *)
  wire [24:0] creq_addr;
  (* src = "Vortex_axi_fpu.v:13687.39-13687.50" *)
  wire [3:0] creq_byteen;
  (* src = "Vortex_axi_fpu.v:13689.45-13689.54" *)
  wire [31:0] creq_data;
  (* src = "Vortex_axi_fpu.v:13910.45-13910.58" *)
  wire [31:0] creq_data_st1;
  (* src = "Vortex_axi_fpu.v:13808.7-13808.18" *)
  wire creq_enable;
  (* src = "Vortex_axi_fpu.v:13822.7-13822.16" *)
  wire creq_fire;
  (* src = "Vortex_axi_fpu.v:13806.7-13806.17" *)
  wire creq_grant;
  (* src = "Vortex_axi_fpu.v:13683.25-13683.35" *)
  wire creq_pmask;
  (* src = "Vortex_axi_fpu.v:13700.7-13700.17" *)
  wire creq_ready;
  (* src = "Vortex_axi_fpu.v:13695.7-13695.14" *)
  wire creq_rw;
  (* src = "Vortex_axi_fpu.v:13693.44-13693.52" *)
  wire [45:0] creq_tag;
  (* src = "Vortex_axi_fpu.v:13691.67-13691.75" *)
  wire creq_tid;
  (* src = "Vortex_axi_fpu.v:13699.7-13699.17" *)
  wire creq_valid;
  (* src = "Vortex_axi_fpu.v:13685.46-13685.55" *)
  wire [3:0] creq_wsel;
  (* src = "Vortex_axi_fpu.v:13993.45-13993.54" *)
  wire [31:0] crsq_data;
  (* src = "Vortex_axi_fpu.v:13991.25-13991.35" *)
  wire crsq_pmask;
  (* src = "Vortex_axi_fpu.v:13721.7-13721.17" *)
  wire crsq_ready;
  (* src = "Vortex_axi_fpu.v:13723.7-13723.17" *)
  wire crsq_stall;
  (* src = "Vortex_axi_fpu.v:13997.44-13997.52" *)
  wire [45:0] crsq_tag;
  (* src = "Vortex_axi_fpu.v:13995.67-13995.75" *)
  wire crsq_tid;
  (* src = "Vortex_axi_fpu.v:13720.7-13720.17" *)
  wire crsq_valid;
  (* src = "Vortex_axi_fpu.v:13855.7-13855.18" *)
  wire do_fill_st0;
  (* src = "Vortex_axi_fpu.v:13904.7-13904.18" *)
  wire do_fill_st1;
  (* src = "Vortex_axi_fpu.v:13857.7-13857.19" *)
  wire do_flush_st0;
  (* src = "Vortex_axi_fpu.v:13859.7-13859.20" *)
  wire do_lookup_st0;
  (* src = "Vortex_axi_fpu.v:13908.7-13908.18" *)
  wire do_mshr_st1;
  (* src = "Vortex_axi_fpu.v:13900.7-13900.18" *)
  wire do_read_st0;
  (* src = "Vortex_axi_fpu.v:13902.7-13902.18" *)
  wire do_read_st1;
  (* src = "Vortex_axi_fpu.v:13906.7-13906.19" *)
  wire do_write_st1;
  (* src = "Vortex_axi_fpu.v:13677.72-13677.82" *)
  input [6:0] flush_addr;
  wire [6:0] flush_addr;
  (* src = "Vortex_axi_fpu.v:13675.13-13675.25" *)
  input flush_enable;
  wire flush_enable;
  (* src = "Vortex_axi_fpu.v:13780.7-13780.18" *)
  wire is_fill_st0;
  (* src = "Vortex_axi_fpu.v:13781.7-13781.18" *)
  wire is_fill_st1;
  (* src = "Vortex_axi_fpu.v:13789.7-13789.19" *)
  wire is_flush_st0;
  (* src = "Vortex_axi_fpu.v:13783.7-13783.18" *)
  wire is_mshr_st0;
  (* src = "Vortex_axi_fpu.v:13784.7-13784.18" *)
  wire is_mshr_st1;
  (* src = "Vortex_axi_fpu.v:13748.7-13748.18" *)
  wire is_read_st0;
  (* src = "Vortex_axi_fpu.v:13749.7-13749.18" *)
  wire is_read_st1;
  (* src = "Vortex_axi_fpu.v:13751.7-13751.19" *)
  wire is_write_st0;
  (* src = "Vortex_axi_fpu.v:13752.7-13752.19" *)
  wire is_write_st1;
  (* src = "Vortex_axi_fpu.v:13659.75-13659.87" *)
  output [24:0] mem_req_addr;
  wire [24:0] mem_req_addr;
  (* src = "Vortex_axi_fpu.v:13655.46-13655.60" *)
  output [3:0] mem_req_byteen;
  wire [3:0] mem_req_byteen;
  (* src = "Vortex_axi_fpu.v:13663.52-13663.64" *)
  output [31:0] mem_req_data;
  wire [31:0] mem_req_data;
  (* src = "Vortex_axi_fpu.v:13661.38-13661.48" *)
  output [1:0] mem_req_id;
  wire [1:0] mem_req_id;
  (* src = "Vortex_axi_fpu.v:13653.32-13653.45" *)
  output mem_req_pmask;
  wire mem_req_pmask;
  (* src = "Vortex_axi_fpu.v:13665.13-13665.26" *)
  input mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_fpu.v:13651.14-13651.24" *)
  output mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_fpu.v:13649.14-13649.27" *)
  output mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_fpu.v:13657.53-13657.65" *)
  output [3:0] mem_req_wsel;
  wire [3:0] mem_req_wsel;
  (* src = "Vortex_axi_fpu.v:13718.68-13718.80" *)
  wire [24:0] mem_rsp_addr;
  (* src = "Vortex_axi_fpu.v:13671.43-13671.55" *)
  input [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_fpu.v:13820.7-13820.19" *)
  wire mem_rsp_fire;
  (* src = "Vortex_axi_fpu.v:13669.37-13669.47" *)
  input [1:0] mem_rsp_id;
  wire [1:0] mem_rsp_id;
  (* src = "Vortex_axi_fpu.v:13673.14-13673.27" *)
  output mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_fpu.v:13667.13-13667.26" *)
  input mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_fpu.v:13786.7-13786.15" *)
  wire miss_st0;
  (* src = "Vortex_axi_fpu.v:13787.7-13787.15" *)
  wire miss_st1;
  (* src = "Vortex_axi_fpu.v:13716.7-13716.20" *)
  wire mreq_alm_full;
  (* src = "Vortex_axi_fpu.v:14028.7-14028.17" *)
  wire mreq_empty;
  (* src = "Vortex_axi_fpu.v:14040.31-14040.38" *)
  wire [1:0] mreq_id;
  (* src = "Vortex_axi_fpu.v:14027.7-14027.15" *)
  wire mreq_pop;
  (* src = "Vortex_axi_fpu.v:14026.7-14026.16" *)
  wire mreq_push;
  (* src = "Vortex_axi_fpu.v:14042.7-14042.14" *)
  wire mreq_rw;
  (* src = "Vortex_axi_fpu.v:14034.46-14034.55" *)
  wire [3:0] mreq_wsel;
  (* src = "Vortex_axi_fpu.v:13804.7-13804.18" *)
  wire mrsq_enable;
  (* src = "Vortex_axi_fpu.v:13802.7-13802.17" *)
  wire mrsq_grant;
  (* src = "Vortex_axi_fpu.v:13735.68-13735.77" *)
  wire [24:0] mshr_addr;
  (* src = "Vortex_axi_fpu.v:13729.31-13729.44" *)
  wire [1:0] mshr_alloc_id;
  (* src = "Vortex_axi_fpu.v:13938.7-13938.20" *)
  wire mshr_allocate;
  (* src = "Vortex_axi_fpu.v:13731.7-13731.20" *)
  wire mshr_alm_full;
  (* src = "Vortex_axi_fpu.v:13733.31-13733.46" *)
  wire [1:0] mshr_dequeue_id;
  (* src = "Vortex_axi_fpu.v:13800.7-13800.18" *)
  wire mshr_enable;
  (* src = "Vortex_axi_fpu.v:13818.7-13818.16" *)
  wire mshr_fire;
  (* src = "Vortex_axi_fpu.v:13798.7-13798.17" *)
  wire mshr_grant;
  (* src = "Vortex_axi_fpu.v:13885.31-13885.44" *)
  wire [1:0] mshr_id_a_st0;
  (* src = "Vortex_axi_fpu.v:13774.31-13774.42" *)
  wire [1:0] mshr_id_st0;
  (* src = "Vortex_axi_fpu.v:13791.7-13791.23" *)
  wire mshr_pending_st0;
  (* src = "Vortex_axi_fpu.v:13792.7-13792.23" *)
  wire mshr_pending_st1;
  (* src = "Vortex_axi_fpu.v:13743.25-13743.35" *)
  wire mshr_pmask;
  (* src = "Vortex_axi_fpu.v:13727.7-13727.17" *)
  wire mshr_ready;
  (* src = "Vortex_axi_fpu.v:13944.7-13944.19" *)
  wire mshr_release;
  (* src = "Vortex_axi_fpu.v:13940.7-13940.18" *)
  wire mshr_replay;
  (* src = "Vortex_axi_fpu.v:13737.44-13737.52" *)
  wire [45:0] mshr_tag;
  (* src = "Vortex_axi_fpu.v:13741.67-13741.75" *)
  wire mshr_tid;
  (* src = "Vortex_axi_fpu.v:13725.7-13725.17" *)
  wire mshr_valid;
  (* src = "Vortex_axi_fpu.v:13739.46-13739.55" *)
  wire [3:0] mshr_wsel;
  (* src = "Vortex_axi_fpu.v:13763.25-13763.34" *)
  wire pmask_st0;
  (* src = "Vortex_axi_fpu.v:13796.7-13796.23" *)
  wire rdw_write_hazard;
  (* src = "Vortex_axi_fpu.v:13679.14-13679.24" *)
  wire [43:0] req_id_sel;
  (* src = "Vortex_axi_fpu.v:13680.14-13680.24" *)
  wire [43:0] req_id_st0;
  (* src = "Vortex_axi_fpu.v:13760.67-13760.78" *)
  wire req_tid_st0;
  (* src = "Vortex_axi_fpu.v:13615.13-13615.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:13861.7-13861.20" *)
  wire tag_match_st0;
  (* src = "Vortex_axi_fpu.v:13766.44-13766.51" *)
  wire [45:0] tag_st0;
  (* src = "Vortex_axi_fpu.v:13777.7-13777.16" *)
  wire valid_st0;
  (* src = "Vortex_axi_fpu.v:13778.7-13778.16" *)
  wire valid_st1;
  (* src = "Vortex_axi_fpu.v:13826.37-13826.46" *)
  wire [511:0] wdata_sel;
  (* src = "Vortex_axi_fpu.v:13771.37-13771.46" *)
  wire [511:0] wdata_st0;
  (* src = "Vortex_axi_fpu.v:13772.37-13772.46" *)
  wire [511:0] wdata_st1;
  (* src = "Vortex_axi_fpu.v:13754.46-13754.54" *)
  wire [3:0] wsel_st0;
  assign _000_ = valid_st0 && (* src = "Vortex_axi_fpu.v:13796.27-13796.52" *) is_write_st0;
  assign rdw_write_hazard = _000_ && (* src = "Vortex_axi_fpu.v:13796.26-13796.65" *) _029_;
  assign mshr_enable = mshr_grant && (* src = "Vortex_axi_fpu.v:13800.21-13800.45" *) mshr_valid;
  assign mrsq_enable = mrsq_grant && (* src = "Vortex_axi_fpu.v:13804.21-13804.48" *) mem_rsp_valid;
  assign mrsq_grant = mshr_grant && (* src = "Vortex_axi_fpu.v:13806.21-13806.50" *) _012_;
  assign creq_grant = mrsq_grant && (* src = "Vortex_axi_fpu.v:13806.20-13806.67" *) _013_;
  assign creq_enable = creq_grant && (* src = "Vortex_axi_fpu.v:13808.21-13808.45" *) creq_valid;
  assign _001_ = mshr_grant && (* src = "Vortex_axi_fpu.v:13810.23-13810.53" *) _014_;
  assign mshr_ready = _001_ && (* src = "Vortex_axi_fpu.v:13810.22-13810.69" *) _015_;
  assign mem_rsp_ready = mrsq_grant && (* src = "Vortex_axi_fpu.v:13812.25-13812.50" *) _015_;
  assign _002_ = creq_grant && (* src = "Vortex_axi_fpu.v:13814.25-13814.56" *) _016_;
  assign _003_ = _002_ && (* src = "Vortex_axi_fpu.v:13814.24-13814.75" *) _017_;
  assign _004_ = _003_ && (* src = "Vortex_axi_fpu.v:13814.23-13814.94" *) _018_;
  assign creq_ready = _004_ && (* src = "Vortex_axi_fpu.v:13814.22-13814.110" *) _015_;
  assign mshr_fire = mshr_valid && (* src = "Vortex_axi_fpu.v:13818.19-13818.43" *) mshr_ready;
  assign mem_rsp_fire = mem_rsp_valid && (* src = "Vortex_axi_fpu.v:13820.22-13820.52" *) mem_rsp_ready;
  assign creq_fire = creq_valid && (* src = "Vortex_axi_fpu.v:13822.19-13822.43" *) creq_ready;
  assign _005_ = creq_enable && (* src = "Vortex_axi_fpu.v:13849.136-13849.158" *) creq_rw;
  assign _006_ = creq_enable && (* src = "Vortex_axi_fpu.v:13849.111-13849.134" *) _029_;
  assign do_fill_st0 = valid_st0 && (* src = "Vortex_axi_fpu.v:13855.21-13855.45" *) is_fill_st0;
  assign do_flush_st0 = valid_st0 && (* src = "Vortex_axi_fpu.v:13857.22-13857.47" *) is_flush_st0;
  assign do_lookup_st0 = valid_st0 && (* src = "Vortex_axi_fpu.v:13859.23-13859.66" *) _030_;
  assign miss_st0 = _026_ && (* src = "Vortex_axi_fpu.v:13883.20-13883.67" *) _031_;
  assign do_read_st0 = valid_st0 && (* src = "Vortex_axi_fpu.v:13900.21-13900.45" *) is_read_st0;
  assign do_read_st1 = valid_st1 && (* src = "Vortex_axi_fpu.v:13902.21-13902.45" *) is_read_st1;
  assign do_fill_st1 = valid_st1 && (* src = "Vortex_axi_fpu.v:13904.21-13904.45" *) is_fill_st1;
  assign do_write_st1 = valid_st1 && (* src = "Vortex_axi_fpu.v:13906.22-13906.47" *) is_write_st1;
  assign do_mshr_st1 = valid_st1 && (* src = "Vortex_axi_fpu.v:13908.21-13908.45" *) is_mshr_st1;
  assign _007_ = do_write_st1 && (* src = "Vortex_axi_fpu.v:13928.10-13928.35" *) _019_;
  assign mshr_allocate = do_read_st0 && (* src = "Vortex_axi_fpu.v:13938.23-13938.49" *) _015_;
  assign mshr_replay = do_fill_st0 && (* src = "Vortex_axi_fpu.v:13940.21-13940.47" *) _015_;
  assign _008_ = do_read_st1 && (* src = "Vortex_axi_fpu.v:13944.23-13944.47" *) _019_;
  assign mshr_release = _008_ && (* src = "Vortex_axi_fpu.v:13944.22-13944.63" *) _015_;
  assign _009_ = creq_fire && (* src = "Vortex_axi_fpu.v:13949.9-13949.30" *) _029_;
  assign crsq_stall = crsq_valid && (* src = "Vortex_axi_fpu.v:14001.22-14001.47" *) _020_;
  assign _010_ = do_read_st1 && (* src = "Vortex_axi_fpu.v:14044.23-14044.46" *) miss_st1;
  assign _011_ = _010_ && (* src = "Vortex_axi_fpu.v:14044.22-14044.68" *) _021_;
  assign mreq_pop = mem_req_valid && (* src = "Vortex_axi_fpu.v:14046.20-14046.50" *) mem_req_ready;
  assign mreq_rw = $signed(32'd1) && (* src = "Vortex_axi_fpu.v:14048.19-14048.47" *) is_write_st1;
  assign mshr_grant = ! (* src = "Vortex_axi_fpu.v:13806.21-13806.34" *) flush_enable;
  assign _012_ = ! (* src = "Vortex_axi_fpu.v:13806.38-13806.50" *) mshr_enable;
  assign _013_ = ! (* src = "Vortex_axi_fpu.v:13806.55-13806.67" *) mrsq_enable;
  assign _014_ = ! (* src = "Vortex_axi_fpu.v:13810.37-13810.53" *) do_fill_st0;
  assign _016_ = ! (* src = "Vortex_axi_fpu.v:13814.39-13814.56" *) rdw_write_hazard;
  assign _017_ = ! (* src = "Vortex_axi_fpu.v:13814.61-13814.75" *) mreq_alm_full;
  assign _018_ = ! (* src = "Vortex_axi_fpu.v:13814.80-13814.94" *) mshr_alm_full;
  assign _015_ = ! (* src = "Vortex_axi_fpu.v:13944.52-13944.63" *) crsq_stall;
  assign _019_ = ! (* src = "Vortex_axi_fpu.v:13999.38-13999.47" *) miss_st1;
  assign _020_ = ! (* src = "Vortex_axi_fpu.v:14001.36-14001.47" *) crsq_ready;
  assign _021_ = ! (* src = "Vortex_axi_fpu.v:14044.51-14044.68" *) mshr_pending_st1;
  assign mem_req_valid = ! (* src = "Vortex_axi_fpu.v:14078.25-14078.36" *) mreq_empty;
  assign _022_ = flush_enable || (* src = "Vortex_axi_fpu.v:13849.15-13849.38" *) mshr_fire;
  assign _023_ = _022_ || (* src = "Vortex_axi_fpu.v:13849.14-13849.55" *) mem_rsp_fire;
  assign _024_ = _023_ || (* src = "Vortex_axi_fpu.v:13849.13-13849.69" *) creq_fire;
  assign _025_ = is_fill_st0 || (* src = "Vortex_axi_fpu.v:13859.38-13859.65" *) is_flush_st0;
  assign _026_ = is_read_st0 || (* src = "Vortex_axi_fpu.v:13885.48-13885.75" *) is_write_st0;
  assign _027_ = do_read_st1 || (* src = "Vortex_axi_fpu.v:13926.9-13926.35" *) do_mshr_st1;
  assign _028_ = mshr_fire || (* src = "Vortex_axi_fpu.v:13950.9-13950.34" *) mshr_release;
  assign crsq_valid = _008_ || (* src = "Vortex_axi_fpu.v:13999.22-13999.63" *) do_mshr_st1;
  assign mreq_push = _011_ || (* src = "Vortex_axi_fpu.v:14044.21-14044.85" *) do_write_st1;
  assign _030_ = ~ (* src = "Vortex_axi_fpu.v:13859.36-13859.66" *) _025_;
  assign _031_ = ~ (* src = "Vortex_axi_fpu.v:13883.53-13883.67" *) tag_match_st0;
  assign _029_ = ~ (* src = "Vortex_axi_fpu.v:13949.22-13949.30" *) creq_rw;
  assign req_id_sel = mshr_enable ? (* src = "Vortex_axi_fpu.v:13824.23-13824.884" *) mshr_tag[45:2] : creq_tag[45:2];
  assign wdata_sel[31:0] = mem_rsp_valid ? (* src = "Vortex_axi_fpu.v:13828.59-13828.153" *) mem_rsp_data[31:0] : creq_data;
  assign _032_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.453-13849.494" *) mshr_dequeue_id : mem_rsp_id;
  assign _033_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.417-13849.449" *) mshr_tag : creq_tag;
  assign _034_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.377-13849.413" *) mshr_pmask : creq_pmask;
  assign _035_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.341-13849.373" *) mshr_tid : creq_tid;
  assign _036_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.290-13849.324" *) mshr_wsel : creq_wsel;
  assign _037_ = mem_rsp_valid ? (* src = "Vortex_axi_fpu.v:13849.233-13849.273" *) mem_rsp_addr : creq_addr;
  assign _038_ = mshr_valid ? (* src = "Vortex_axi_fpu.v:13849.207-13849.274" *) mshr_addr : _037_;
  assign _039_ = flush_enable ? (* src = "Vortex_axi_fpu.v:13849.161-13849.275" *) { 18'h00000, flush_addr } : _038_;
  assign mshr_id_a_st0 = _026_ ? (* src = "Vortex_axi_fpu.v:13885.48-13885.105" *) mshr_alloc_id : mshr_id_st0;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13705.4-13714.3" *)
  \$paramod$5c33fe284aad55cc2812318bbe49b92b18387f71\VX_elastic_buffer  core_req_queue (
    .clk(clk),
    .data_in({ core_req_rw, core_req_addr, core_req_pmask, core_req_wsel, core_req_byteen, core_req_data, core_req_tid, core_req_tag }),
    .data_out({ creq_rw, creq_addr, creq_pmask, creq_wsel, creq_byteen, creq_data, creq_tid, creq_tag }),
    .ready_in(core_req_ready),
    .ready_out(creq_ready),
    .reset(reset),
    .valid_in(core_req_valid),
    .valid_out(creq_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14015.4-14024.3" *)
  \$paramod$b13a4af6bd3018f11c268d575b82a1c29bae26e4\VX_elastic_buffer  core_rsp_req (
    .clk(clk),
    .data_in({ crsq_tag, crsq_pmask, crsq_data, crsq_tid }),
    .data_out({ core_rsp_tag, core_rsp_pmask, core_rsp_data, core_rsp_tid }),
    .ready_in(crsq_ready),
    .ready_out(core_rsp_ready),
    .reset(reset),
    .valid_in(crsq_valid),
    .valid_out(core_rsp_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13921.4-13936.3" *)
  \$paramod$42ed52709f209bc34f63b7f460e4f965099e9df6\VX_data_access  data_access (
    .addr(addr_st1),
    .byteen(byteen_st1),
    .clk(clk),
    .fill(do_fill_st1),
    .fill_data({ wdata_st1[511:32], creq_data_st1 }),
    .pmask(crsq_pmask),
    .read(_027_),
    .read_data(crsq_data),
    .req_id(crsq_tag[45:2]),
    .reset(reset),
    .stall(crsq_stall),
    .write(_007_),
    .write_data(creq_data_st1),
    .wsel(mreq_wsel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14067.4-14076.3" *)
  \$paramod$79ac7cfa0c1426a28896f0459d754b1d25c0b97f\VX_fifo_queue  mem_req_queue (
    .alm_full(mreq_alm_full),
    .clk(clk),
    .data_in({ mreq_rw, addr_st1, mreq_id, crsq_pmask, byteen_st1, mreq_wsel, creq_data_st1 }),
    .data_out({ mem_req_rw, mem_req_addr, mem_req_id, mem_req_pmask, mem_req_byteen, mem_req_wsel, mem_req_data }),
    .empty(mreq_empty),
    .pop(mreq_pop),
    .push(mreq_push),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13964.4-13989.3" *)
  \$paramod$889f9280ef65fb7c4e53499e90adc0353edfbea5\VX_miss_resrv  miss_resrv (
    .allocate_addr(addr_st0),
    .allocate_data({ wsel_st0, req_id_st0, tag_st0[1:0], req_tid_st0, pmask_st0 }),
    .allocate_id(mshr_alloc_id),
    .allocate_valid(mshr_allocate),
    .clk(clk),
    .deq_req_id(req_id_sel),
    .dequeue_addr(mshr_addr),
    .dequeue_data({ mshr_wsel, mshr_tag, mshr_tid, mshr_pmask }),
    .dequeue_id(mshr_dequeue_id),
    .dequeue_ready(mshr_ready),
    .dequeue_valid(mshr_valid),
    .fill_addr(mem_rsp_addr),
    .fill_id(mem_rsp_id),
    .fill_valid(mem_rsp_fire),
    .lkp_req_id(req_id_st0),
    .lookup_addr(addr_st0),
    .lookup_id(mshr_alloc_id),
    .lookup_match(mshr_pending_st0),
    .lookup_replay(mshr_replay),
    .lookup_valid(mshr_allocate),
    .rel_req_id(crsq_tag[45:2]),
    .release_id(mreq_id),
    .release_valid(mshr_release),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13946.38-13952.3" *)
  \$paramod\VX_pending_size\SIZE=s32'00000000000000000000000000000100  mshr_pending_size (
    .clk(clk),
    .decr(_028_),
    .full(mshr_alm_full),
    .incr(_009_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13845.4-13851.3" *)
  \$paramod$2c9c05b71171db5dc12365f603c732bd72be1571\VX_pipe_register  pipe_reg0 (
    .clk(clk),
    .data_in({ _024_, flush_enable, mshr_enable, mrsq_enable, _006_, _005_, _039_, mem_rsp_data[511:32], wdata_sel[31:0], _036_, creq_byteen, _035_, _034_, _033_, _032_ }),
    .data_out({ valid_st0, is_flush_st0, is_mshr_st0, is_fill_st0, is_read_st0, is_write_st0, addr_st0, wdata_st0, wsel_st0, byteen_st0, req_tid_st0, pmask_st0, req_id_st0, tag_st0[1:0], mshr_id_st0 }),
    .enable(_015_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13890.4-13896.3" *)
  \$paramod$92a0be00105fedbca586dc88e7a57e833dd976d7\VX_pipe_register  pipe_reg1 (
    .clk(clk),
    .data_in({ valid_st0, is_mshr_st0, is_fill_st0, is_read_st0, is_write_st0, miss_st0, addr_st0, wdata_st0, wsel_st0, byteen_st0, req_tid_st0, pmask_st0, req_id_st0, tag_st0[1:0], mshr_id_a_st0, mshr_pending_st0 }),
    .data_out({ valid_st1, is_mshr_st1, is_fill_st1, is_read_st1, is_write_st1, miss_st1, addr_st1, wdata_st1[511:32], creq_data_st1, mreq_wsel, byteen_st1, crsq_tid, crsq_pmask, crsq_tag, mreq_id, mshr_pending_st1 }),
    .enable(_015_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13871.4-13881.3" *)
  \$paramod$8dcdce6059d2b44225aa0a9d90c1d222942fd289\VX_tag_access  tag_access (
    .addr(addr_st0),
    .clk(clk),
    .fill(do_fill_st0),
    .flush(do_flush_st0),
    .lookup(do_lookup_st0),
    .req_id(req_id_st0),
    .reset(reset),
    .stall(crsq_stall),
    .tag_match(tag_match_st0)
  );
  assign tag_st0[45:2] = req_id_st0;
  assign wdata_sel[511:32] = mem_rsp_data[511:32];
  assign wdata_st1[31:0] = creq_data_st1;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_fpu.v:9402.1-9502.10" *)
module \$paramod$bde779e51cbaac161a8d29c8092e0c88934be3b0\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:9416.13-9416.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9422.27-9422.34" *)
  input [167:0] data_in;
  wire [167:0] data_in;
  (* src = "Vortex_axi_fpu.v:9424.28-9424.36" *)
  output [167:0] data_out;
  wire [167:0] data_out;
  (* src = "Vortex_axi_fpu.v:9420.13-9420.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:9465.34-9465.41" *)
  reg [166:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_fpu.v:9467.24-9467.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_fpu.v:9418.13-9418.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9478.5-9482.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[166:0];
  (* src = "Vortex_axi_fpu.v:9469.5-9476.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[167];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_opgroup_block_398FA_A5D02" *)
(* src = "Vortex_axi_fpu.v:23275.1-23727.10" *)
module \$paramod$bf516c88851367397c7cedbc6a92f1f028dfdf69\fpnew_opgroup_block_398FA_A5D02 (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, src_fmt_i, dst_fmt_i, int_fmt_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, out_valid_o, out_ready_i
, busy_o);
  (* src = "Vortex_axi_fpu.v:23543.37-23543.53" *)
  wire _0_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire _1_;
  (* src = "Vortex_axi_fpu.v:23694.125-23694.139" *)
  wire [42:0] arbiter_output;
  (* src = "Vortex_axi_fpu.v:23395.14-23395.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:23345.13-23345.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:23366.19-23366.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:23387.14-23387.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:23380.13-23380.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:23399.13-23399.25" *)
  wire [4:0] fmt_in_ready;
  (* src = "Vortex_axi_fpu.v:23401.13-23401.26" *)
  (* unused_bits = "1 2 3 4" *)
  wire [4:0] fmt_out_ready;
  (* src = "Vortex_axi_fpu.v:23400.13-23400.26" *)
  wire [4:0] fmt_out_valid;
  (* src = "Vortex_axi_fpu.v:23404.131-23404.142" *)
  wire [214:0] fmt_outputs;
  (* src = "Vortex_axi_fpu.v:23541.10-23541.18" *)
  wire \gen_parallel_slices[0].active_format.in_valid ;
  (* src = "Vortex_axi_fpu.v:23378.14-23378.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:23376.13-23376.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:23370.19-23370.28" *)
  input [1:0] int_fmt_i;
  wire [1:0] int_fmt_i;
  (* src = "Vortex_axi_fpu.v:23351.50-23351.60" *)
  input [14:0] is_boxed_i;
  wire [14:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:23358.19-23358.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:23360.13-23360.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:23349.44-23349.54" *)
  input [95:0] operands_i;
  wire [95:0] operands_i;
  (* src = "Vortex_axi_fpu.v:23393.13-23393.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:23391.14-23391.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:23382.28-23382.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:23354.19-23354.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:23347.13-23347.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:23364.19-23364.28" *)
  input [2:0] src_fmt_i;
  wire [2:0] src_fmt_i;
  (* src = "Vortex_axi_fpu.v:23385.20-23385.28" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:23374.42-23374.47" *)
  input [4:0] tag_i;
  wire [4:0] tag_i;
  (* src = "Vortex_axi_fpu.v:23389.43-23389.48" *)
  output [4:0] tag_o;
  wire [4:0] tag_o;
  (* src = "Vortex_axi_fpu.v:23372.13-23372.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  assign in_ready_o = in_valid_i & (* src = "Vortex_axi_fpu.v:23406.22-23406.58" *) _1_;
  assign \gen_parallel_slices[0].active_format.in_valid  = in_valid_i & (* src = "Vortex_axi_fpu.v:23543.23-23543.54" *) _0_;
  assign _0_ = ! (* src = "Vortex_axi_fpu.v:23543.37-23543.53" *) dst_fmt_i;
  wire [4:0] _6_ = { 4'h0, fmt_in_ready[0] };
  assign _1_ = _6_[dst_fmt_i +: 1];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:23553.7-23573.6" *)
  \$paramod$0830faa5bf97cbec9fdaeb8ea7b6ee1a71ac720d\fpnew_opgroup_fmt_slice_970CB_15734  \gen_parallel_slices[0].active_format.i_fmt_slice  (
    .busy_o(busy_o),
    .clk_i(clk_i),
    .extension_bit_o(fmt_outputs[5]),
    .flush_i(flush_i),
    .in_ready_o(fmt_in_ready[0]),
    .in_valid_i(\gen_parallel_slices[0].active_format.in_valid ),
    .is_boxed_i(is_boxed_i[2:0]),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i),
    .out_ready_i(fmt_out_ready[0]),
    .out_valid_o(fmt_out_valid[0]),
    .result_o(fmt_outputs[42:11]),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .status_o(fmt_outputs[10:6]),
    .tag_i(tag_i),
    .tag_o(fmt_outputs[4:0]),
    .vectorial_op_i(vectorial_op_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:23705.4-23716.3" *)
  \$paramod$8280417cbb76effbc23be231aa97e3eb976b666c\rr_arb_tree_4FDAD_74659  i_arbiter (
    .clk_i(clk_i),
    .data_i({ 172'hfffffffffc3fffffffff87fffffffff0fffffffffe1, fmt_outputs[42:0] }),
    .data_o(arbiter_output),
    .flush_i(flush_i),
    .gnt_i(out_ready_i),
    .gnt_o(fmt_out_ready),
    .req_i({ 4'h0, fmt_out_valid[0] }),
    .req_o(out_valid_o),
    .rr_i(3'h0),
    .rst_ni(rst_ni)
  );
  assign extension_bit_o = arbiter_output[5];
  assign fmt_in_ready[4:1] = 4'h0;
  assign fmt_out_valid[4:1] = 4'h0;
  assign fmt_outputs[214:43] = 172'hfffffffffc3fffffffff87fffffffff0fffffffffe1;
  assign result_o = arbiter_output[42:11];
  assign status_o = arbiter_output[10:6];
  assign tag_o = arbiter_output[4:0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_stream_arbiter" *)
(* src = "Vortex_axi_fpu.v:8838.1-9024.10" *)
module \$paramod$c23d348937c39739f94da357f4a581706f6f8191\VX_stream_arbiter (clk, reset, valid_in, data_in, ready_in, valid_out, data_out, ready_out);
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0_;
  (* src = "Vortex_axi_fpu.v:8861.13-8861.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:8867.50-8867.57" *)
  input [227:0] data_in;
  wire [227:0] data_in;
  (* src = "Vortex_axi_fpu.v:8873.38-8873.46" *)
  output [113:0] data_out;
  wire [113:0] data_out;
  (* src = "Vortex_axi_fpu.v:8974.33-8974.44" *)
  wire [113:0] \genblk1.data_in_sel ;
  (* src = "Vortex_axi_fpu.v:8892.23-8892.35" *)
  wire \genblk1.ready_in_sel ;
  (* src = "Vortex_axi_fpu.v:8886.30-8886.39" *)
  wire \genblk1.sel_index ;
  (* src = "Vortex_axi_fpu.v:8888.26-8888.36" *)
  wire [1:0] \genblk1.sel_onehot ;
  (* src = "Vortex_axi_fpu.v:8882.9-8882.18" *)
  wire \genblk1.sel_valid ;
  (* src = "Vortex_axi_fpu.v:8869.41-8869.49" *)
  output [1:0] ready_in;
  wire [1:0] ready_in;
  (* src = "Vortex_axi_fpu.v:8875.27-8875.36" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:8863.13-8863.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:8865.40-8865.48" *)
  input [1:0] valid_in;
  wire [1:0] valid_in;
  (* src = "Vortex_axi_fpu.v:8871.28-8871.37" *)
  output valid_out;
  wire valid_out;
  assign ready_in[0] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_fpu.v:8995.41-8995.79" *) \genblk1.sel_onehot [0];
  assign ready_in[1] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_fpu.v:8995.41-8995.79" *) \genblk1.sel_onehot [1];
  assign _0_[31:1] = 31'h00000039 * (* src = "Vortex_axi_fpu.v:8988.34-8988.61" *) { 31'h00000000, \genblk1.sel_index  };
  wire [227:0] _5_ = data_in;
  assign \genblk1.data_in_sel  = _5_[$signed({ _0_[31:1], 1'h0 }) +: 114];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:8916.7-8924.6" *)
  \$paramod$43dc815766513a81dd400768ab5932ef91bce62c\VX_fixed_arbiter  \genblk1.genblk2.sel_arb  (
    .clk(clk),
    .enable(\genblk1.ready_in_sel ),
    .grant_index(\genblk1.sel_index ),
    .grant_onehot(\genblk1.sel_onehot ),
    .grant_valid(\genblk1.sel_valid ),
    .requests(valid_in),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:9003.7-9012.6" *)
  \$paramod$5096dd89f755e6e84ea5df45eda3714f0ee9dc3b\VX_skid_buffer  \genblk1.genblk5[0].out_buffer  (
    .clk(clk),
    .data_in(\genblk1.data_in_sel ),
    .data_out(data_out),
    .ready_in(\genblk1.ready_in_sel ),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(\genblk1.sel_valid ),
    .valid_out(valid_out)
  );
  assign _0_[0] = 1'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_find_first" *)
(* src = "Vortex_axi_fpu.v:9025.1-9091.10" *)
module \$paramod$c26fe4e4a370eb497445dc9c7be966c282c36b01\VX_find_first (data_i, valid_i, data_o, valid_o);
  (* src = "Vortex_axi_fpu.v:9040.33-9040.39" *)
  input [91:0] data_i;
  wire [91:0] data_i;
  (* src = "Vortex_axi_fpu.v:9044.28-9044.34" *)
  output [45:0] data_o;
  wire [45:0] data_o;
  (* src = "Vortex_axi_fpu.v:9042.23-9042.30" *)
  input [1:0] valid_i;
  wire [1:0] valid_i;
  (* src = "Vortex_axi_fpu.v:9046.14-9046.21" *)
  output valid_o;
  wire valid_o;
  assign valid_o = valid_i[0] | (* src = "Vortex_axi_fpu.v:9081.38-9081.117" *) valid_i[1];
  assign data_o = valid_i[0] ? (* src = "Vortex_axi_fpu.v:9083.56-9083.207" *) data_i[45:0] : data_i[91:46];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod$c34fab247c22137a45b9b26556cdd639381b4288\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  wire [79:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *)
  wire _06_;
  wire [79:0] _07_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [79:0] data_in;
  wire [79:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [79:0] data_out;
  reg [79:0] data_out;
  (* src = "Vortex_axi_fpu.v:11568.23-11568.29" *)
  reg [79:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_fpu.v:11576.10-11576.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11574.10-11574.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11572.9-11572.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11574.17-11574.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_fpu.v:11612.23-11612.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_fpu.v:11576.16-11576.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_fpu.v:11607.15-11607.24|Vortex_axi_fpu.v:11607.11-11609.28" *) \genblk1.genblk1.genblk1.buffer  : 80'hxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11604.10-11604.28|Vortex_axi_fpu.v:11604.6-11609.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_opgroup_fmt_slice_09303" *)
(* src = "Vortex_axi_fpu.v:19851.1-20190.10" *)
module \$paramod$c45b5c0102868fc556af5e7ef4f74554fb72fdd5\fpnew_opgroup_fmt_slice_09303 (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, out_valid_o, out_ready_i, busy_o);
  (* src = "Vortex_axi_fpu.v:20137.28-20137.76" *)
  wire _00_;
  (* src = "Vortex_axi_fpu.v:20137.82-20137.130" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:20137.137-20137.185" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:20137.192-20137.240" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:20139.513-20139.561" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:20139.407-20139.455" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:20139.301-20139.349" *)
  wire _06_;
  (* src = "Vortex_axi_fpu.v:20139.195-20139.243" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:20137.27-20137.131" *)
  wire _08_;
  (* src = "Vortex_axi_fpu.v:20137.26-20137.186" *)
  wire _09_;
  (* src = "Vortex_axi_fpu.v:19950.14-19950.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:19910.13-19910.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:19942.14-19942.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:19935.13-19935.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:20024.27-20024.36" *)
  wire [31:0] \gen_num_lanes[0].active_lane.op_result ;
  (* src = "Vortex_axi_fpu.v:20026.16-20026.25" *)
  wire [4:0] \gen_num_lanes[0].active_lane.op_status ;
  (* src = "Vortex_axi_fpu.v:20013.26-20013.38" *)
  wire [31:0] \gen_num_lanes[0].local_result ;
  (* src = "Vortex_axi_fpu.v:20015.9-20015.19" *)
  wire \gen_num_lanes[0].local_sign ;
  (* src = "Vortex_axi_fpu.v:19933.14-19933.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:19931.13-19931.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:19916.34-19916.44" *)
  input [1:0] is_boxed_i;
  wire [1:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:19990.32-19990.47" *)
  wire [9:0] lane_class_mask;
  (* src = "Vortex_axi_fpu.v:19996.25-19996.38" *)
  wire lane_is_class;
  (* src = "Vortex_axi_fpu.v:19994.25-19994.39" *)
  wire lane_vectorial;
  (* src = "Vortex_axi_fpu.v:19923.19-19923.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:19925.13-19925.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:19914.44-19914.54" *)
  input [63:0] operands_i;
  wire [63:0] operands_i;
  (* src = "Vortex_axi_fpu.v:19948.13-19948.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:19946.14-19946.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:19937.28-19937.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:19919.19-19919.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:19912.13-19912.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:19982.21-19982.39" *)
  wire [31:0] slice_class_result;
  (* src = "Vortex_axi_fpu.v:19983.21-19983.43" *)
  wire [31:0] slice_vec_class_result;
  (* src = "Vortex_axi_fpu.v:19940.19-19940.27" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:19929.13-19929.18" *)
  input tag_i;
  wire tag_i;
  (* src = "Vortex_axi_fpu.v:19944.14-19944.19" *)
  output tag_o;
  wire tag_o;
  (* src = "Vortex_axi_fpu.v:19927.13-19927.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  assign _02_ = lane_class_mask == (* src = "Vortex_axi_fpu.v:20137.137-20137.185" *) 10'h004;
  assign _03_ = lane_class_mask == (* src = "Vortex_axi_fpu.v:20137.192-20137.240" *) 10'h008;
  assign _04_ = lane_class_mask == (* src = "Vortex_axi_fpu.v:20139.513-20139.561" *) 10'h080;
  assign _00_ = lane_class_mask == (* src = "Vortex_axi_fpu.v:20139.567-20139.615" *) 10'h001;
  assign _05_ = lane_class_mask == (* src = "Vortex_axi_fpu.v:20139.407-20139.455" *) 10'h040;
  assign _01_ = lane_class_mask == (* src = "Vortex_axi_fpu.v:20139.461-20139.509" *) 10'h002;
  assign _06_ = lane_class_mask == (* src = "Vortex_axi_fpu.v:20139.301-20139.349" *) 10'h020;
  assign _07_ = lane_class_mask == (* src = "Vortex_axi_fpu.v:20139.195-20139.243" *) 10'h010;
  assign slice_vec_class_result[4] = lane_class_mask == (* src = "Vortex_axi_fpu.v:20139.144-20139.192" *) 10'h100;
  assign slice_vec_class_result[5] = lane_class_mask == (* src = "Vortex_axi_fpu.v:20139.94-20139.142" *) 10'h200;
  assign _08_ = _00_ || (* src = "Vortex_axi_fpu.v:20137.27-20137.131" *) _01_;
  assign _09_ = _08_ || (* src = "Vortex_axi_fpu.v:20137.26-20137.186" *) _02_;
  assign \gen_num_lanes[0].local_sign  = _09_ || (* src = "Vortex_axi_fpu.v:20137.25-20137.241" *) _03_;
  assign slice_vec_class_result[0] = _04_ || (* src = "Vortex_axi_fpu.v:20139.512-20139.616" *) _00_;
  assign slice_vec_class_result[1] = _05_ || (* src = "Vortex_axi_fpu.v:20139.406-20139.510" *) _01_;
  assign slice_vec_class_result[2] = _06_ || (* src = "Vortex_axi_fpu.v:20139.300-20139.404" *) _02_;
  assign slice_vec_class_result[3] = _07_ || (* src = "Vortex_axi_fpu.v:20139.194-20139.298" *) _03_;
  assign slice_vec_class_result[6] = ~ (* src = "Vortex_axi_fpu.v:20139.81-20139.92" *) \gen_num_lanes[0].local_sign ;
  assign \gen_num_lanes[0].local_result  = out_valid_o ? (* src = "Vortex_axi_fpu.v:20115.28-20115.91" *) \gen_num_lanes[0].active_lane.op_result  : { extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o };
  assign status_o = out_valid_o ? (* src = "Vortex_axi_fpu.v:20117.40-20117.86" *) \gen_num_lanes[0].active_lane.op_status  : 5'h00;
  assign slice_class_result = lane_vectorial ? (* src = "Vortex_axi_fpu.v:20159.31-20159.97" *) { 24'h000000, \gen_num_lanes[0].local_sign , slice_vec_class_result[6:0] } : { 22'h000000, lane_class_mask };
  assign result_o = lane_is_class ? (* src = "Vortex_axi_fpu.v:20161.21-20161.80" *) slice_class_result : \gen_num_lanes[0].local_result ;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:20085.8-20108.7" *)
  \$paramod$50b0a0aee5269d7c4321a9bfec95a778e76b611b\fpnew_noncomp_1F07E  \gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp  (
    .aux_i(1'h0),
    .aux_o(lane_vectorial),
    .busy_o(busy_o),
    .class_mask_o(lane_class_mask),
    .clk_i(clk_i),
    .extension_bit_o(extension_bit_o),
    .flush_i(flush_i),
    .in_ready_o(in_ready_o),
    .in_valid_i(in_valid_i),
    .is_boxed_i(is_boxed_i),
    .is_class_o(lane_is_class),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i),
    .out_ready_i(out_ready_i),
    .out_valid_o(out_valid_o),
    .result_o(\gen_num_lanes[0].active_lane.op_result ),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .status_o(\gen_num_lanes[0].active_lane.op_status ),
    .tag_i(tag_i),
    .tag_o(tag_o)
  );
  assign slice_vec_class_result[31:7] = { 24'h000000, \gen_num_lanes[0].local_sign  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_find_first" *)
(* src = "Vortex_axi_fpu.v:9025.1-9091.10" *)
module \$paramod$c65a5fc8e3d9f047b788feb3342b4cbb87047ec7\VX_find_first (data_i, valid_i, data_o, valid_o);
  (* src = "Vortex_axi_fpu.v:9054.28-9054.31" *)
  wire [13:0] d_n;
  (* src = "Vortex_axi_fpu.v:9040.33-9040.39" *)
  input [7:0] data_i;
  wire [7:0] data_i;
  (* src = "Vortex_axi_fpu.v:9044.28-9044.34" *)
  output [1:0] data_o;
  wire [1:0] data_o;
  (* src = "Vortex_axi_fpu.v:9052.18-9052.21" *)
  wire [6:0] s_n;
  (* src = "Vortex_axi_fpu.v:9042.23-9042.30" *)
  input [3:0] valid_i;
  wire [3:0] valid_i;
  (* src = "Vortex_axi_fpu.v:9046.14-9046.21" *)
  output valid_o;
  wire valid_o;
  assign valid_o = s_n[1] | (* src = "Vortex_axi_fpu.v:9081.38-9081.117" *) s_n[2];
  assign s_n[1] = valid_i[0] | (* src = "Vortex_axi_fpu.v:9081.38-9081.117" *) valid_i[1];
  assign s_n[2] = valid_i[2] | (* src = "Vortex_axi_fpu.v:9081.38-9081.117" *) valid_i[3];
  assign data_o = s_n[1] ? (* src = "Vortex_axi_fpu.v:9083.56-9083.207" *) d_n[3:2] : d_n[5:4];
  assign d_n[3:2] = valid_i[0] ? (* src = "Vortex_axi_fpu.v:9083.56-9083.207" *) data_i[1:0] : data_i[3:2];
  assign d_n[5:4] = valid_i[2] ? (* src = "Vortex_axi_fpu.v:9083.56-9083.207" *) data_i[5:4] : data_i[7:6];
  assign { d_n[13:6], d_n[1:0] } = { data_i, data_o };
  assign { s_n[6:3], s_n[0] } = { valid_i, valid_o };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bits_insert" *)
(* src = "Vortex_axi_fpu.v:9191.1-9223.10" *)
module \$paramod$c69d822ebeff72bc9df737551cd9244e686bfc7b\VX_bits_insert (data_in, sel_in, data_out);
  (* src = "Vortex_axi_fpu.v:9203.23-9203.30" *)
  input [45:0] data_in;
  wire [45:0] data_in;
  (* src = "Vortex_axi_fpu.v:9207.30-9207.38" *)
  output [46:0] data_out;
  wire [46:0] data_out;
  (* src = "Vortex_axi_fpu.v:9205.23-9205.29" *)
  input sel_in;
  wire sel_in;
  assign data_out = { data_in, sel_in };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_dp_ram" *)
(* src = "Vortex_axi_fpu.v:7636.1-8092.10" *)
module \$paramod$c9ba42512d5917aa3d07ed6727ad1108d63d8caa\VX_dp_ram (clk, wren, waddr, wdata, raddr, rdata);
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [1:0] _0_;
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [51:0] _1_;
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [51:0] _2_;
  (* src = "Vortex_axi_fpu.v:7665.13-7665.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:7673.27-7673.32" *)
  input [1:0] raddr;
  wire [1:0] raddr;
  (* src = "Vortex_axi_fpu.v:7675.28-7675.33" *)
  output [51:0] rdata;
  wire [51:0] rdata;
  (* src = "Vortex_axi_fpu.v:7669.27-7669.32" *)
  input [1:0] waddr;
  wire [1:0] waddr;
  (* src = "Vortex_axi_fpu.v:7671.27-7671.32" *)
  input [51:0] wdata;
  wire [51:0] wdata;
  (* src = "Vortex_axi_fpu.v:7667.29-7667.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_fpu.v:7810.24-7810.27" *)
  reg [51:0] \genblk1.genblk1.genblk1.ram  [3:0];
  always @(posedge clk) begin
    if (_2_[51])
      \genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.ram [raddr];
  assign _2_[51] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) wdata : 52'hxxxxxxxxxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) waddr : 2'hx;
  assign _2_[50:0] = { _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_multiplier" *)
(* src = "Vortex_axi_fpu.v:10708.1-10776.10" *)
module \$paramod$ce8073f8aacfa8d143bf74b1ce7f6f77d1fccd16\VX_multiplier (clk, enable, dataa, datab, result);
  (* src = "Vortex_axi_fpu.v:10726.13-10726.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10730.28-10730.33" *)
  input [32:0] dataa;
  wire [32:0] dataa;
  (* src = "Vortex_axi_fpu.v:10732.28-10732.33" *)
  input [32:0] datab;
  wire [32:0] datab;
  (* src = "Vortex_axi_fpu.v:10728.13-10728.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:10756.23-10756.34" *)
  reg [65:0] \genblk2.result_pipe[0] ;
  (* src = "Vortex_axi_fpu.v:10756.23-10756.34" *)
  reg [65:0] \genblk2.result_pipe[1] ;
  (* src = "Vortex_axi_fpu.v:10734.29-10734.35" *)
  output [65:0] result;
  reg [65:0] result;
  (* src = "Vortex_axi_fpu.v:10736.22-10736.35" *)
  wire [65:0] result_unqual;
  (* src = "Vortex_axi_fpu.v:10766.5-10770.44" *)
  always @(posedge clk)
    if (enable) result <= \genblk2.result_pipe[1] ;
  (* src = "Vortex_axi_fpu.v:10766.5-10770.44" *)
  always @(posedge clk)
    if (enable) \genblk2.result_pipe[1]  <= \genblk2.result_pipe[0] ;
  (* src = "Vortex_axi_fpu.v:10758.4-10762.38" *)
  always @(posedge clk)
    if (enable) \genblk2.result_pipe[0]  <= result_unqual;
  assign result_unqual = $signed({ dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa }) * (* src = "Vortex_axi_fpu.v:10741.27-10741.58" *) $signed({ datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab });
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_tag_access" *)
(* src = "Vortex_axi_fpu.v:14872.1-14937.10" *)
module \$paramod$cf4035d087687f1a4f0b8465d35b2b7e0a4d9f7f\VX_tag_access (clk, reset, req_id, stall, lookup, addr, fill, flush, tag_match);
  (* src = "Vortex_axi_fpu.v:14936.36-14936.56" *)
  wire _0_;
  (* src = "Vortex_axi_fpu.v:14932.11-14932.17" *)
  wire _1_;
  (* src = "Vortex_axi_fpu.v:14931.9-14931.22" *)
  wire _2_;
  (* src = "Vortex_axi_fpu.v:14908.74-14908.78" *)
  input [25:0] addr;
  wire [25:0] addr;
  (* src = "Vortex_axi_fpu.v:14898.13-14898.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:14910.13-14910.17" *)
  input fill;
  wire fill;
  (* src = "Vortex_axi_fpu.v:14912.13-14912.18" *)
  input flush;
  wire flush;
  (* src = "Vortex_axi_fpu.v:14906.13-14906.19" *)
  input lookup;
  wire lookup;
  (* src = "Vortex_axi_fpu.v:14916.229-14916.237" *)
  wire [17:0] read_tag;
  (* src = "Vortex_axi_fpu.v:14918.7-14918.17" *)
  wire read_valid;
  (* src = "Vortex_axi_fpu.v:14902.20-14902.26" *)
  input [43:0] req_id;
  wire [43:0] req_id;
  (* src = "Vortex_axi_fpu.v:14900.13-14900.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:14904.13-14904.18" *)
  input stall;
  wire stall;
  (* src = "Vortex_axi_fpu.v:14914.14-14914.23" *)
  output tag_match;
  wire tag_match;
  assign _0_ = addr[25:8] == (* src = "Vortex_axi_fpu.v:14936.36-14936.56" *) read_tag;
  assign tag_match = read_valid && (* src = "Vortex_axi_fpu.v:14936.21-14936.57" *) _0_;
  assign _1_ = ! (* src = "Vortex_axi_fpu.v:14932.11-14932.17" *) flush;
  assign _2_ = fill || (* src = "Vortex_axi_fpu.v:14931.9-14931.22" *) flush;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14928.4-14934.3" *)
  \$paramod$9618732e23e812833c7a7088c42565fdb2a33474\VX_sp_ram  tag_store (
    .addr(addr[7:0]),
    .clk(clk),
    .rdata({ read_valid, read_tag }),
    .wdata({ _1_, addr[25:8] }),
    .wren(_2_)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_fpu_fpnew" *)
(* src = "Vortex_axi_fpu.v:16358.1-16733.10" *)
module \$paramod$d0203e9240524101065fe3e2111d94aa88b147b1\VX_fpu_fpnew (clk, reset, valid_in, ready_in, tag_in, op_type, frm, dataa, datab, datac, result, has_fflags, fflags, tag_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:16510.2-16650.5" *)
  wire _00_;
  (* src = "Vortex_axi_fpu.v:16510.2-16650.5" *)
  wire [3:0] _01_;
  (* src = "Vortex_axi_fpu.v:16510.2-16650.5" *)
  wire [2:0] _02_;
  (* unused_bits = "0" *)
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  (* src = "Vortex_axi_fpu.v:16387.13-16387.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:16401.20-16401.25" *)
  input [63:0] dataa;
  wire [63:0] dataa;
  (* src = "Vortex_axi_fpu.v:16403.20-16403.25" *)
  input [63:0] datab;
  wire [63:0] datab;
  (* src = "Vortex_axi_fpu.v:16405.20-16405.25" *)
  input [63:0] datac;
  wire [63:0] datac;
  (* src = "Vortex_axi_fpu.v:16412.20-16412.26" *)
  output [9:0] fflags;
  wire [9:0] fflags;
  (* src = "Vortex_axi_fpu.v:16502.6-16502.20" *)
  wire fpu_has_fflags;
  (* src = "Vortex_axi_fpu.v:16496.12-16496.18" *)
  wire [3:0] fpu_op;
  (* src = "Vortex_axi_fpu.v:16500.6-16500.16" *)
  wire fpu_op_mod;
  (* src = "Vortex_axi_fpu.v:16471.14-16471.26" *)
  wire [191:0] fpu_operands;
  (* src = "Vortex_axi_fpu.v:16498.12-16498.19" *)
  wire [2:0] fpu_rnd;
  (* src = "Vortex_axi_fpu.v:16399.19-16399.22" *)
  input [2:0] frm;
  wire [2:0] frm;
  (* src = "Vortex_axi_fpu.v:16409.14-16409.24" *)
  output has_fflags;
  wire has_fflags;
  (* src = "Vortex_axi_fpu.v:16397.19-16397.26" *)
  input [3:0] op_type;
  wire [3:0] op_type;
  (* src = "Vortex_axi_fpu.v:16393.14-16393.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:16416.13-16416.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:16389.13-16389.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:16407.21-16407.27" *)
  output [63:0] result;
  wire [63:0] result;
  (* src = "Vortex_axi_fpu.v:16395.26-16395.32" *)
  input [2:0] tag_in;
  wire [2:0] tag_in;
  (* src = "Vortex_axi_fpu.v:16414.27-16414.34" *)
  output [2:0] tag_out;
  wire [2:0] tag_out;
  (* src = "Vortex_axi_fpu.v:16391.13-16391.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:16418.14-16418.23" *)
  output valid_out;
  wire valid_out;
  assign _04_ = | { _37_, _36_, _35_, _34_, _33_, _32_, _31_, _30_, _29_, _28_, _27_, _26_, _25_, _23_ };
  assign _05_ = | { _37_, _35_, _34_, _33_, _32_, _29_, _28_, _26_, _24_, _23_, _19_ };
  assign _06_ = | { _36_, _31_, _30_, _27_, _25_ };
  assign _07_ = | { _37_, _36_, _35_, _34_, _33_, _32_, _31_, _30_, _29_, _28_, _27_, _26_, _25_, _24_, _23_ };
  assign _10_ = | { _26_, _25_ };
  assign _11_ = | { _28_, _27_ };
  assign _12_ = | { _30_, _29_ };
  assign _13_ = | { _32_, _31_ };
  assign _15_ = | { _21_, _17_ };
  assign _16_ = | { _22_, _18_ };
  assign _08_ = | { _35_, _34_, _33_, _32_, _31_, _30_, _29_, _28_, _27_, _26_, _25_, _24_, _23_, _19_ };
  assign _09_ = | { _37_, _36_ };
  assign _14_ = | { _18_, _17_ };
  assign _00_ = _14_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16601.5-16646.12" *) 1'h1 : 1'h0;
  function [2:0] _52_;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16601.5-16646.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _52_ = b[2:0];
      3'b?1?:
        _52_ = b[5:3];
      3'b1??:
        _52_ = b[8:6];
      default:
        _52_ = a;
    endcase
  endfunction
  assign _02_ = _52_(3'h3, 9'h081, { _20_, _16_, _15_ });
  assign _20_ = frm == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16601.5-16646.12" *) 3'h2;
  assign _21_ = frm == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16601.5-16646.12" *) 3'h1;
  assign _22_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16601.5-16646.12" *) frm;
  assign _01_ = _14_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16601.5-16646.12" *) 4'h7 : 4'h6;
  assign _17_ = frm == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16601.5-16646.12" *) 3'h4;
  assign _18_ = frm == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16601.5-16646.12" *) 3'h3;
  function [63:0] _59_;
    input [63:0] a;
    input [127:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _59_ = b[63:0];
      2'b1?:
        _59_ = b[127:64];
      default:
        _59_ = a;
    endcase
  endfunction
  assign fpu_operands[191:128] = _59_(64'hxxxxxxxxxxxxxxxx, { datab, datac }, { _09_, _08_ });
  function [63:0] _60_;
    input [63:0] a;
    input [127:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _60_ = b[63:0];
      2'b1?:
        _60_ = b[127:64];
      default:
        _60_ = a;
    endcase
  endfunction
  assign fpu_operands[127:64] = _60_(64'hxxxxxxxxxxxxxxxx, { dataa, datab }, { _09_, _08_ });
  function [3:0] _61_;
    input [3:0] a;
    input [43:0] b;
    input [10:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *)
    (* parallel_case *)
    casez (s)
      11'b??????????1:
        _61_ = b[3:0];
      11'b?????????1?:
        _61_ = b[7:4];
      11'b????????1??:
        _61_ = b[11:8];
      11'b???????1???:
        _61_ = b[15:12];
      11'b??????1????:
        _61_ = b[19:16];
      11'b?????1?????:
        _61_ = b[23:20];
      11'b????1??????:
        _61_ = b[27:24];
      11'b???1???????:
        _61_ = b[31:28];
      11'b??1????????:
        _61_ = b[35:32];
      11'b?1?????????:
        _61_ = b[39:36];
      11'b1??????????:
        _61_ = b[43:40];
      default:
        _61_ = a;
    endcase
  endfunction
  assign fpu_op = _61_(4'hx, { 40'h234501bc98, _01_ }, { _09_, _35_, _34_, _33_, _13_, _12_, _11_, _10_, _24_, _23_, _19_ });
  function [0:0] _62_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _62_ = b[0:0];
      3'b?1?:
        _62_ = b[1:1];
      3'b1??:
        _62_ = b[2:2];
      default:
        _62_ = a;
    endcase
  endfunction
  assign fpu_has_fflags = _62_(1'hx, { 2'h1, _00_ }, { _24_, _04_, _19_ });
  function [0:0] _63_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _63_ = b[0:0];
      2'b1?:
        _63_ = b[1:1];
      default:
        _63_ = a;
    endcase
  endfunction
  assign fpu_op_mod = _63_(1'hx, 2'h2, { _06_, _05_ });
  function [2:0] _64_;
    input [2:0] a;
    input [5:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _64_ = b[2:0];
      2'b1?:
        _64_ = b[5:3];
      default:
        _64_ = a;
    endcase
  endfunction
  assign fpu_rnd = _64_(3'hx, { frm, _02_ }, { _07_, _19_ });
  assign _19_ = op_type == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *) 4'he;
  assign _23_ = op_type == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *) 4'ha;
  assign _24_ = op_type == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *) 4'h6;
  assign _25_ = op_type == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *) 4'hd;
  assign _26_ = op_type == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *) 4'h9;
  assign _27_ = op_type == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *) 4'h5;
  assign _28_ = op_type == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *) 4'h1;
  assign _29_ = op_type == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *) 4'hb;
  assign _30_ = op_type == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *) 4'hf;
  assign _31_ = op_type == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *) 4'h7;
  assign _32_ = op_type == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *) 4'h3;
  assign _33_ = op_type == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *) 4'h2;
  assign _34_ = op_type == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *) 4'hc;
  assign _35_ = op_type == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *) 4'h8;
  assign _36_ = op_type == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *) 4'h4;
  assign _37_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:16526.3-16649.10" *) op_type;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:16665.7-16685.6" *)
  \$paramod$69951be9d6f4f94319df371f59423abb95bfb097\fpnew_top_3ED0B_1EC5F  \genblk1[0].genblk1.fpnew_core  (
    .clk_i(clk),
    .dst_fmt_i(3'h0),
    .flush_i(reset),
    .in_ready_o(ready_in),
    .in_valid_i(valid_in),
    .int_fmt_i(2'h2),
    .op_i(fpu_op),
    .op_mod_i(fpu_op_mod),
    .operands_i({ fpu_operands[159:128], fpu_operands[95:64], dataa[31:0] }),
    .out_ready_i(ready_out),
    .out_valid_o(valid_out),
    .result_o(result[31:0]),
    .rnd_mode_i(fpu_rnd),
    .rst_ni(1'h1),
    .src_fmt_i(3'h0),
    .status_o(fflags[4:0]),
    .tag_i({ 1'h0, tag_in, fpu_has_fflags }),
    .tag_o({ _03_, tag_out, has_fflags }),
    .vectorial_op_i(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:16692.7-16709.6" *)
  \$paramod$2cae6c23825a7dff6f006a48be50ad033a89ac96\fpnew_top_FF541  \genblk1[1].genblk1.fpnew_core  (
    .clk_i(clk),
    .dst_fmt_i(3'h0),
    .flush_i(reset),
    .in_valid_i(valid_in),
    .int_fmt_i(2'h2),
    .op_i(fpu_op),
    .op_mod_i(fpu_op_mod),
    .operands_i({ fpu_operands[191:160], fpu_operands[127:96], dataa[63:32] }),
    .out_ready_i(ready_out),
    .result_o(result[63:32]),
    .rnd_mode_i(fpu_rnd),
    .rst_ni(1'h1),
    .src_fmt_i(3'h0),
    .status_o(fflags[9:5]),
    .tag_i(1'h0),
    .vectorial_op_i(1'h0)
  );
  assign fpu_operands[63:0] = dataa;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_opgroup_block_398FA_A5D02" *)
(* src = "Vortex_axi_fpu.v:23275.1-23727.10" *)
module \$paramod$d81cccd37c279a3708582636a7c5b7888cb0f56f\fpnew_opgroup_block_398FA_A5D02 (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, src_fmt_i, dst_fmt_i, int_fmt_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, out_valid_o, out_ready_i
, busy_o);
  (* src = "Vortex_axi_fpu.v:23543.37-23543.53" *)
  wire _0_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire _1_;
  (* src = "Vortex_axi_fpu.v:23694.125-23694.139" *)
  wire [42:0] arbiter_output;
  (* src = "Vortex_axi_fpu.v:23395.14-23395.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:23345.13-23345.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:23366.19-23366.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:23387.14-23387.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:23380.13-23380.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:23399.13-23399.25" *)
  wire [4:0] fmt_in_ready;
  (* src = "Vortex_axi_fpu.v:23401.13-23401.26" *)
  (* unused_bits = "1 2 3 4" *)
  wire [4:0] fmt_out_ready;
  (* src = "Vortex_axi_fpu.v:23400.13-23400.26" *)
  wire [4:0] fmt_out_valid;
  (* src = "Vortex_axi_fpu.v:23404.131-23404.142" *)
  wire [214:0] fmt_outputs;
  (* src = "Vortex_axi_fpu.v:23541.10-23541.18" *)
  wire \gen_parallel_slices[0].active_format.in_valid ;
  (* src = "Vortex_axi_fpu.v:23378.14-23378.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:23376.13-23376.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:23370.19-23370.28" *)
  input [1:0] int_fmt_i;
  wire [1:0] int_fmt_i;
  (* src = "Vortex_axi_fpu.v:23351.50-23351.60" *)
  input [9:0] is_boxed_i;
  wire [9:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:23358.19-23358.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:23360.13-23360.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:23349.44-23349.54" *)
  input [63:0] operands_i;
  wire [63:0] operands_i;
  (* src = "Vortex_axi_fpu.v:23393.13-23393.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:23391.14-23391.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:23382.28-23382.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:23354.19-23354.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:23347.13-23347.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:23364.19-23364.28" *)
  input [2:0] src_fmt_i;
  wire [2:0] src_fmt_i;
  (* src = "Vortex_axi_fpu.v:23385.20-23385.28" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:23374.42-23374.47" *)
  input [4:0] tag_i;
  wire [4:0] tag_i;
  (* src = "Vortex_axi_fpu.v:23389.43-23389.48" *)
  output [4:0] tag_o;
  wire [4:0] tag_o;
  (* src = "Vortex_axi_fpu.v:23372.13-23372.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  assign in_ready_o = in_valid_i & (* src = "Vortex_axi_fpu.v:23406.22-23406.58" *) _1_;
  assign \gen_parallel_slices[0].active_format.in_valid  = in_valid_i & (* src = "Vortex_axi_fpu.v:23543.23-23543.54" *) _0_;
  assign _0_ = ! (* src = "Vortex_axi_fpu.v:23543.37-23543.53" *) dst_fmt_i;
  wire [4:0] _6_ = { 4'h0, fmt_in_ready[0] };
  assign _1_ = _6_[dst_fmt_i +: 1];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:23553.7-23573.6" *)
  \$paramod$1479392af717465cbec2280c9096adbdf477c578\fpnew_opgroup_fmt_slice_970CB_15734  \gen_parallel_slices[0].active_format.i_fmt_slice  (
    .busy_o(busy_o),
    .clk_i(clk_i),
    .extension_bit_o(fmt_outputs[5]),
    .flush_i(flush_i),
    .in_ready_o(fmt_in_ready[0]),
    .in_valid_i(\gen_parallel_slices[0].active_format.in_valid ),
    .is_boxed_i(is_boxed_i[1:0]),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i),
    .out_ready_i(fmt_out_ready[0]),
    .out_valid_o(fmt_out_valid[0]),
    .result_o(fmt_outputs[42:11]),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .status_o(fmt_outputs[10:6]),
    .tag_i(tag_i),
    .tag_o(fmt_outputs[4:0]),
    .vectorial_op_i(vectorial_op_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:23705.4-23716.3" *)
  \$paramod$8280417cbb76effbc23be231aa97e3eb976b666c\rr_arb_tree_4FDAD_74659  i_arbiter (
    .clk_i(clk_i),
    .data_i({ 172'hfffffffffc3fffffffff87fffffffff0fffffffffe1, fmt_outputs[42:0] }),
    .data_o(arbiter_output),
    .flush_i(flush_i),
    .gnt_i(out_ready_i),
    .gnt_o(fmt_out_ready),
    .req_i({ 4'h0, fmt_out_valid[0] }),
    .req_o(out_valid_o),
    .rr_i(3'h0),
    .rst_ni(rst_ni)
  );
  assign extension_bit_o = arbiter_output[5];
  assign fmt_in_ready[4:1] = 4'h0;
  assign fmt_out_valid[4:1] = 4'h0;
  assign fmt_outputs[214:43] = 172'hfffffffffc3fffffffff87fffffffff0fffffffffe1;
  assign result_o = arbiter_output[42:11];
  assign status_o = arbiter_output[10:6];
  assign tag_o = arbiter_output[4:0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_dp_ram" *)
(* src = "Vortex_axi_fpu.v:7636.1-8092.10" *)
module \$paramod$db043631ba72f6595de5eb8438e7ba190184ad36\VX_dp_ram (clk, wren, waddr, wdata, raddr, rdata);
  (* src = "Vortex_axi_fpu.v:8080.7-8084.29" *)
  wire [6:0] _000_;
  (* src = "Vortex_axi_fpu.v:8080.7-8084.29" *)
  wire [31:0] _001_;
  (* src = "Vortex_axi_fpu.v:8080.7-8084.29" *)
  wire [31:0] _002_;
  (* src = "Vortex_axi_fpu.v:7665.13-7665.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:7673.27-7673.32" *)
  input [6:0] raddr;
  wire [6:0] raddr;
  (* src = "Vortex_axi_fpu.v:7675.28-7675.33" *)
  output [31:0] rdata;
  wire [31:0] rdata;
  (* src = "Vortex_axi_fpu.v:7669.27-7669.32" *)
  input [6:0] waddr;
  wire [6:0] waddr;
  (* src = "Vortex_axi_fpu.v:7671.27-7671.32" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "Vortex_axi_fpu.v:7667.29-7667.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_fpu.v:8056.25-8056.28" *)
  reg [31:0] \genblk1.genblk1.genblk1.genblk1.ram  [127:0];
  initial begin
    \genblk1.genblk1.genblk1.genblk1.ram [0] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [1] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [2] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [3] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [4] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [5] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [6] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [7] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [8] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [9] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [10] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [11] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [12] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [13] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [14] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [15] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [16] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [17] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [18] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [19] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [20] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [21] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [22] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [23] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [24] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [25] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [26] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [27] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [28] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [29] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [30] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [31] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [32] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [33] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [34] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [35] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [36] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [37] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [38] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [39] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [40] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [41] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [42] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [43] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [44] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [45] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [46] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [47] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [48] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [49] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [50] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [51] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [52] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [53] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [54] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [55] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [56] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [57] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [58] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [59] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [60] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [61] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [62] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [63] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [64] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [65] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [66] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [67] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [68] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [69] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [70] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [71] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [72] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [73] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [74] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [75] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [76] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [77] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [78] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [79] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [80] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [81] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [82] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [83] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [84] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [85] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [86] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [87] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [88] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [89] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [90] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [91] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [92] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [93] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [94] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [95] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [96] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [97] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [98] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [99] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [100] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [101] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [102] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [103] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [104] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [105] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [106] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [107] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [108] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [109] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [110] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [111] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [112] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [113] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [114] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [115] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [116] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [117] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [118] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [119] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [120] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [121] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [122] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [123] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [124] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [125] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [126] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [127] = 32'd0;
  end
  always @(posedge clk) begin
    if (_002_[31])
      \genblk1.genblk1.genblk1.genblk1.ram [_000_] <= _001_;
  end
  assign rdata = \genblk1.genblk1.genblk1.genblk1.ram [raddr];
  assign _002_[31] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:8082.12-8082.16|Vortex_axi_fpu.v:8082.8-8084.29" *) 1'h1 : 1'h0;
  assign _001_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:8082.12-8082.16|Vortex_axi_fpu.v:8082.8-8084.29" *) wdata : 32'hxxxxxxxx;
  assign _000_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:8082.12-8082.16|Vortex_axi_fpu.v:8082.8-8084.29" *) waddr : 7'hxx;
  assign _002_[30:0] = { _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31], _002_[31] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_dp_ram" *)
(* src = "Vortex_axi_fpu.v:7636.1-8092.10" *)
module \$paramod$dfef5318fb0f97a738827f4c0c591a6f59c3afb7\VX_dp_ram (clk, wren, waddr, wdata, raddr, rdata);
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [1:0] _0_;
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [67:0] _1_;
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [67:0] _2_;
  (* src = "Vortex_axi_fpu.v:7665.13-7665.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:7673.27-7673.32" *)
  input [1:0] raddr;
  wire [1:0] raddr;
  (* src = "Vortex_axi_fpu.v:7675.28-7675.33" *)
  output [67:0] rdata;
  wire [67:0] rdata;
  (* src = "Vortex_axi_fpu.v:7669.27-7669.32" *)
  input [1:0] waddr;
  wire [1:0] waddr;
  (* src = "Vortex_axi_fpu.v:7671.27-7671.32" *)
  input [67:0] wdata;
  wire [67:0] wdata;
  (* src = "Vortex_axi_fpu.v:7667.29-7667.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_fpu.v:7810.24-7810.27" *)
  reg [67:0] \genblk1.genblk1.genblk1.ram  [3:0];
  always @(posedge clk) begin
    if (_2_[67])
      \genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.ram [raddr];
  assign _2_[67] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) wdata : 68'hxxxxxxxxxxxxxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) waddr : 2'hx;
  assign _2_[66:0] = { _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod$e1951b88937e146b39df0377456f4ebac20b845a\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  wire [232:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *)
  wire _06_;
  wire [232:0] _07_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [232:0] data_in;
  wire [232:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [232:0] data_out;
  reg [232:0] data_out;
  (* src = "Vortex_axi_fpu.v:11568.23-11568.29" *)
  reg [232:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_fpu.v:11576.10-11576.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11574.10-11574.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11572.9-11572.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11574.17-11574.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_fpu.v:11612.23-11612.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_fpu.v:11576.16-11576.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_fpu.v:11607.15-11607.24|Vortex_axi_fpu.v:11607.11-11609.28" *) \genblk1.genblk1.genblk1.buffer  : 233'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11604.10-11604.28|Vortex_axi_fpu.v:11604.6-11609.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_opgroup_block_E7A9E" *)
(* src = "Vortex_axi_fpu.v:23728.1-24171.10" *)
module \$paramod$e30fba5a4b678c1f796ee230de61fefb06a1aa61\fpnew_opgroup_block_E7A9E (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, src_fmt_i, dst_fmt_i, int_fmt_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, out_valid_o, out_ready_i
, busy_o);
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _00_;
  (* src = "Vortex_axi_fpu.v:24102.36-24102.80" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _03_;
  (* src = "Vortex_axi_fpu.v:24102.50-24102.63" *)
  (* unused_bits = "31" *)
  wire [31:0] _04_;
  (* src = "Vortex_axi_fpu.v:24139.21-24139.35" *)
  wire [38:0] arbiter_output;
  (* src = "Vortex_axi_fpu.v:23846.14-23846.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:23796.13-23796.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:23817.19-23817.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:23838.14-23838.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:23831.13-23831.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:23850.13-23850.25" *)
  wire [4:0] fmt_in_ready;
  (* src = "Vortex_axi_fpu.v:23852.13-23852.26" *)
  (* unused_bits = "1 2 3 4" *)
  wire [4:0] fmt_out_ready;
  (* src = "Vortex_axi_fpu.v:23851.13-23851.26" *)
  wire [4:0] fmt_out_valid;
  (* src = "Vortex_axi_fpu.v:23855.127-23855.138" *)
  wire [194:0] fmt_outputs;
  (* src = "Vortex_axi_fpu.v:24100.9-24100.17" *)
  wire \gen_merged_slice.in_valid ;
  (* src = "Vortex_axi_fpu.v:23829.14-23829.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:23827.13-23827.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:23821.19-23821.28" *)
  input [1:0] int_fmt_i;
  wire [1:0] int_fmt_i;
  (* src = "Vortex_axi_fpu.v:23802.50-23802.60" *)
  input [9:0] is_boxed_i;
  wire [9:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:23809.19-23809.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:23811.13-23811.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:23800.44-23800.54" *)
  input [63:0] operands_i;
  wire [63:0] operands_i;
  (* src = "Vortex_axi_fpu.v:23844.13-23844.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:23842.14-23842.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:23833.28-23833.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:23805.19-23805.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:23798.13-23798.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:23815.19-23815.28" *)
  input [2:0] src_fmt_i;
  wire [2:0] src_fmt_i;
  (* src = "Vortex_axi_fpu.v:23836.20-23836.28" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:23825.13-23825.18" *)
  input tag_i;
  wire tag_i;
  (* src = "Vortex_axi_fpu.v:23840.14-23840.19" *)
  output tag_o;
  wire tag_o;
  (* src = "Vortex_axi_fpu.v:23823.13-23823.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  assign in_ready_o = in_valid_i & (* src = "Vortex_axi_fpu.v:23857.22-23857.58" *) _02_;
  assign \gen_merged_slice.in_valid  = in_valid_i & (* src = "Vortex_axi_fpu.v:24102.22-24102.81" *) _01_;
  assign _01_ = _03_ == (* src = "Vortex_axi_fpu.v:24102.36-24102.80" *) 2'h2;
  wire [4:0] _11_ = { 4'h0, fmt_in_ready[0] };
  assign _02_ = _11_[dst_fmt_i +: 1];
  wire [9:0] _12_ = 10'h2aa;
  assign _03_ = _12_[$signed({ _00_[31:1], 1'h0 }) +: 2];
  assign { _04_[31], _00_[31:1] } = 32'd4 - (* src = "Vortex_axi_fpu.v:24102.50-24102.63" *) dst_fmt_i;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:24112.6-24135.5" *)
  \$paramod$f0d9d333d9e8fc1036769702b5979739d6d036f7\fpnew_opgroup_multifmt_slice_180FF  \gen_merged_slice.i_multifmt_slice  (
    .busy_o(busy_o),
    .clk_i(clk_i),
    .dst_fmt_i(dst_fmt_i),
    .extension_bit_o(fmt_outputs[1]),
    .flush_i(flush_i),
    .in_ready_o(fmt_in_ready[0]),
    .in_valid_i(\gen_merged_slice.in_valid ),
    .int_fmt_i(int_fmt_i),
    .is_boxed_i(is_boxed_i),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i),
    .out_ready_i(fmt_out_ready[0]),
    .out_valid_o(fmt_out_valid[0]),
    .result_o(fmt_outputs[38:7]),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .src_fmt_i(src_fmt_i),
    .status_o(fmt_outputs[6:2]),
    .tag_i(tag_i),
    .tag_o(fmt_outputs[0]),
    .vectorial_op_i(vectorial_op_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:24149.4-24160.3" *)
  \$paramod$282b73a20e4b0c6f071708df724a703bdc72e8f3\rr_arb_tree_3B043_A8992  i_arbiter (
    .clk_i(clk_i),
    .data_i({ 156'hfffffffffffffffffffffffffffffffffffffff, fmt_outputs[38:0] }),
    .data_o(arbiter_output),
    .flush_i(flush_i),
    .gnt_i(out_ready_i),
    .gnt_o(fmt_out_ready),
    .req_i({ 4'h0, fmt_out_valid[0] }),
    .req_o(out_valid_o),
    .rr_i(3'h0),
    .rst_ni(rst_ni)
  );
  assign _04_[30:0] = _00_[31:1];
  assign extension_bit_o = arbiter_output[1];
  assign _00_[0] = 1'h0;
  assign fmt_in_ready[4:1] = 4'h0;
  assign fmt_out_valid[4:1] = 4'h0;
  assign fmt_outputs[194:39] = 156'hfffffffffffffffffffffffffffffffffffffff;
  assign result_o = arbiter_output[38:7];
  assign status_o = arbiter_output[6:2];
  assign tag_o = arbiter_output[0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_core_rsp_merge" *)
(* src = "Vortex_axi_fpu.v:14080.1-14573.10" *)
module \$paramod$e384d86d9a9498a0468ad8b09a27aa812a227d53\VX_core_rsp_merge (clk, reset, per_bank_core_rsp_valid, per_bank_core_rsp_pmask, per_bank_core_rsp_data, per_bank_core_rsp_tid, per_bank_core_rsp_tag, per_bank_core_rsp_ready, core_rsp_valid, core_rsp_tmask, core_rsp_tag, core_rsp_data, core_rsp_ready);
  (* src = "Vortex_axi_fpu.v:14272.6-14297.9" *)
  wire [63:0] _00_;
  (* src = "Vortex_axi_fpu.v:14272.6-14297.9" *)
  wire [1:0] _01_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _02_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _03_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _04_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _05_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _06_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _07_;
  (* src = "Vortex_axi_fpu.v:14287.45-14287.192" *)
  wire _08_;
  (* src = "Vortex_axi_fpu.v:14287.45-14287.192" *)
  wire _09_;
  (* src = "Vortex_axi_fpu.v:14287.14-14287.193" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:14287.14-14287.193" *)
  wire _11_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _12_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _13_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _14_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _15_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _16_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _17_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _18_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _19_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _20_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _21_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _22_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _23_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _24_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _25_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _26_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _27_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _28_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _29_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _30_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _31_;
  (* src = "Vortex_axi_fpu.v:14112.13-14112.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:14134.51-14134.64" *)
  output [63:0] core_rsp_data;
  wire [63:0] core_rsp_data;
  (* src = "Vortex_axi_fpu.v:14136.60-14136.74" *)
  input core_rsp_ready;
  wire core_rsp_ready;
  (* src = "Vortex_axi_fpu.v:14132.80-14132.92" *)
  output [45:0] core_rsp_tag;
  wire [45:0] core_rsp_tag;
  (* src = "Vortex_axi_fpu.v:14130.31-14130.45" *)
  output [1:0] core_rsp_tmask;
  wire [1:0] core_rsp_tmask;
  (* src = "Vortex_axi_fpu.v:14128.61-14128.75" *)
  output core_rsp_valid;
  wire core_rsp_valid;
  (* src = "Vortex_axi_fpu.v:14151.45-14151.65" *)
  wire [63:0] \genblk1.core_rsp_data_unqual ;
  (* src = "Vortex_axi_fpu.v:14149.25-14149.46" *)
  wire [1:0] \genblk1.core_rsp_valid_unqual ;
  (* src = "Vortex_axi_fpu.v:14158.10-14158.31" *)
  wire \genblk1.genblk1.core_rsp_ready_unqual ;
  (* src = "Vortex_axi_fpu.v:14156.33-14156.52" *)
  wire [45:0] \genblk1.genblk1.core_rsp_tag_unqual ;
  (* src = "Vortex_axi_fpu.v:14300.10-14300.28" *)
  wire \genblk1.genblk1.core_rsp_valid_any ;
  (* src = "Vortex_axi_fpu.v:14120.65-14120.87" *)
  input [63:0] per_bank_core_rsp_data;
  wire [63:0] per_bank_core_rsp_data;
  (* src = "Vortex_axi_fpu.v:14118.45-14118.68" *)
  input [1:0] per_bank_core_rsp_pmask;
  wire [1:0] per_bank_core_rsp_pmask;
  (* src = "Vortex_axi_fpu.v:14126.32-14126.55" *)
  output [1:0] per_bank_core_rsp_ready;
  wire [1:0] per_bank_core_rsp_ready;
  (* src = "Vortex_axi_fpu.v:14124.64-14124.85" *)
  input [91:0] per_bank_core_rsp_tag;
  wire [91:0] per_bank_core_rsp_tag;
  (* src = "Vortex_axi_fpu.v:14122.87-14122.108" *)
  input [1:0] per_bank_core_rsp_tid;
  wire [1:0] per_bank_core_rsp_tid;
  (* src = "Vortex_axi_fpu.v:14116.31-14116.54" *)
  input [1:0] per_bank_core_rsp_valid;
  wire [1:0] per_bank_core_rsp_valid;
  (* src = "Vortex_axi_fpu.v:14114.13-14114.18" *)
  input reset;
  wire reset;
  assign _02_ = 2'h0 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _16_;
  assign _03_ = 32'd4294967295 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) per_bank_core_rsp_data[31:0];
  assign _04_ = 64'hxxxxxxxxxxxxxxxx & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _17_;
  assign _05_ = _01_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _18_;
  assign _06_ = 32'd4294967295 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) per_bank_core_rsp_data[63:32];
  assign _07_ = _00_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _19_;
  assign _08_ = per_bank_core_rsp_tag[1:0] == (* src = "Vortex_axi_fpu.v:14287.45-14287.192" *) \genblk1.genblk1.core_rsp_tag_unqual [1:0];
  assign _09_ = per_bank_core_rsp_tag[47:46] == (* src = "Vortex_axi_fpu.v:14287.45-14287.192" *) \genblk1.genblk1.core_rsp_tag_unqual [1:0];
  assign _10_ = per_bank_core_rsp_valid[0] && (* src = "Vortex_axi_fpu.v:14287.14-14287.193" *) _08_;
  assign _11_ = per_bank_core_rsp_valid[1] && (* src = "Vortex_axi_fpu.v:14287.14-14287.193" *) _09_;
  assign _12_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, per_bank_core_rsp_tid[0] });
  assign _13_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 27'h0000000, per_bank_core_rsp_tid[0], 5'h00 });
  assign _14_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, per_bank_core_rsp_tid[1] });
  assign _15_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 27'h0000000, per_bank_core_rsp_tid[1], 5'h00 });
  assign _16_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _24_;
  assign _17_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _26_;
  assign _18_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _28_;
  assign _19_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _30_;
  assign _20_ = _02_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _25_[1:0];
  assign _21_ = _04_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _27_;
  assign _22_ = _05_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _29_[1:0];
  assign _23_ = _07_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _31_;
  assign per_bank_core_rsp_ready[1] = _11_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:14287.14-14287.193|Vortex_axi_fpu.v:14287.10-14294.13" *) \genblk1.genblk1.core_rsp_ready_unqual  : 1'h0;
  assign \genblk1.core_rsp_data_unqual  = _11_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:14287.14-14287.193|Vortex_axi_fpu.v:14287.10-14294.13" *) _23_ : _00_;
  assign \genblk1.core_rsp_valid_unqual  = _11_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:14287.14-14287.193|Vortex_axi_fpu.v:14287.10-14294.13" *) _22_ : _01_;
  assign per_bank_core_rsp_ready[0] = _10_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:14287.14-14287.193|Vortex_axi_fpu.v:14287.10-14294.13" *) \genblk1.genblk1.core_rsp_ready_unqual  : 1'h0;
  assign _00_ = _10_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:14287.14-14287.193|Vortex_axi_fpu.v:14287.10-14294.13" *) _21_ : 64'hxxxxxxxxxxxxxxxx;
  assign _01_ = _10_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:14287.14-14287.193|Vortex_axi_fpu.v:14287.10-14294.13" *) _20_ : 2'h0;
  assign \genblk1.genblk1.core_rsp_valid_any  = | (* src = "Vortex_axi_fpu.v:14300.31-14300.55" *) per_bank_core_rsp_valid;
  assign _24_ = $signed(_12_) < 0 ? 1'h1 << - _12_ : 1'h1 >> _12_;
  assign _25_ = $signed(_12_) < 0 ? 1'h1 << - _12_ : 1'h1 >> _12_;
  assign _26_ = $signed(_13_) < 0 ? 32'd4294967295 << - _13_ : 32'd4294967295 >> _13_;
  assign _27_ = $signed(_13_) < 0 ? _03_ << - _13_ : _03_ >> _13_;
  assign _28_ = $signed(_14_) < 0 ? 1'h1 << - _14_ : 1'h1 >> _14_;
  assign _29_ = $signed(_14_) < 0 ? 1'h1 << - _14_ : 1'h1 >> _14_;
  assign _30_ = $signed(_15_) < 0 ? 32'd4294967295 << - _15_ : 32'd4294967295 >> _15_;
  assign _31_ = $signed(_15_) < 0 ? _06_ << - _15_ : _06_ >> _15_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14266.8-14270.7" *)
  \$paramod$c26fe4e4a370eb497445dc9c7be966c282c36b01\VX_find_first  \genblk1.genblk1.genblk1.find_first  (
    .data_i(per_bank_core_rsp_tag),
    .data_o(\genblk1.genblk1.core_rsp_tag_unqual ),
    .valid_i(per_bank_core_rsp_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:14305.7-14314.6" *)
  \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000000001110000\PASSTHRU=1'1  \genblk1.genblk1.out_sbuf  (
    .clk(clk),
    .data_in({ \genblk1.core_rsp_valid_unqual , \genblk1.genblk1.core_rsp_tag_unqual , \genblk1.core_rsp_data_unqual  }),
    .data_out({ core_rsp_tmask, core_rsp_tag, core_rsp_data }),
    .ready_in(\genblk1.genblk1.core_rsp_ready_unqual ),
    .ready_out(core_rsp_ready),
    .reset(reset),
    .valid_in(\genblk1.genblk1.core_rsp_valid_any ),
    .valid_out(core_rsp_valid)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_elastic_buffer" *)
(* src = "Vortex_axi_fpu.v:10617.1-10707.10" *)
module \$paramod$e4056083279e910344c5994087edc507def79248\VX_elastic_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:10636.13-10636.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10644.27-10644.34" *)
  input [514:0] data_in;
  wire [514:0] data_in;
  (* src = "Vortex_axi_fpu.v:10646.28-10646.36" *)
  output [514:0] data_out;
  wire [514:0] data_out;
  (* src = "Vortex_axi_fpu.v:10642.14-10642.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:10648.13-10648.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:10638.13-10638.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:10640.13-10640.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:10650.14-10650.23" *)
  output valid_out;
  wire valid_out;
  assign data_out = data_in;
  assign ready_in = ready_out;
  assign valid_out = valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_dp_ram" *)
(* src = "Vortex_axi_fpu.v:7636.1-8092.10" *)
module \$paramod$e4ed2127b55604c9d088a501b676c2ce105242fe\VX_dp_ram (clk, wren, waddr, wdata, raddr, rdata);
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [2:0] _0_;
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [85:0] _1_;
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [85:0] _2_;
  (* src = "Vortex_axi_fpu.v:7665.13-7665.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:7673.27-7673.32" *)
  input [2:0] raddr;
  wire [2:0] raddr;
  (* src = "Vortex_axi_fpu.v:7675.28-7675.33" *)
  output [85:0] rdata;
  wire [85:0] rdata;
  (* src = "Vortex_axi_fpu.v:7669.27-7669.32" *)
  input [2:0] waddr;
  wire [2:0] waddr;
  (* src = "Vortex_axi_fpu.v:7671.27-7671.32" *)
  input [85:0] wdata;
  wire [85:0] wdata;
  (* src = "Vortex_axi_fpu.v:7667.29-7667.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_fpu.v:7810.24-7810.27" *)
  reg [85:0] \genblk1.genblk1.genblk1.ram  [7:0];
  always @(posedge clk) begin
    if (_2_[85])
      \genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.ram [raddr];
  assign _2_[85] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) wdata : 86'hxxxxxxxxxxxxxxxxxxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) waddr : 3'hx;
  assign _2_[84:0] = { _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85], _2_[85] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_fpu.v:9402.1-9502.10" *)
module \$paramod$e56b6875b23870e8007a4b9bce7bf5de6bdab4b7\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:9416.13-9416.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9422.27-9422.34" *)
  input [599:0] data_in;
  wire [599:0] data_in;
  (* src = "Vortex_axi_fpu.v:9424.28-9424.36" *)
  output [599:0] data_out;
  wire [599:0] data_out;
  (* src = "Vortex_axi_fpu.v:9420.13-9420.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:9465.34-9465.41" *)
  reg [598:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_fpu.v:9467.24-9467.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_fpu.v:9418.13-9418.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9478.5-9482.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[598:0];
  (* src = "Vortex_axi_fpu.v:9469.5-9476.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[599];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\rr_arb_tree_02E82_EBE23" *)
(* src = "Vortex_axi_fpu.v:41573.1-41921.10" *)
module \$paramod$e68066626e30432567a5f52b35631eb4a26f3f94\rr_arb_tree_02E82_EBE23 (clk_i, rst_ni, flush_i, rr_i, req_i, gnt_o, data_i, req_o, gnt_i, data_o, idx_o);
  (* src = "Vortex_axi_fpu.v:41790.5-41803.8" *)
  wire [1:0] _00_;
  (* src = "Vortex_axi_fpu.v:41822.38-41822.88" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:41822.38-41822.88" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:41855.40-41855.91" *)
  wire _03_;
  wire _04_;
  (* src = "Vortex_axi_fpu.v:41759.31-41759.39" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:41759.31-41759.39" *)
  wire _06_;
  (* src = "Vortex_axi_fpu.v:41759.31-41759.39" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:41759.31-41759.39" *)
  wire _08_;
  (* src = "Vortex_axi_fpu.v:41761.31-41761.40" *)
  wire _09_;
  (* src = "Vortex_axi_fpu.v:41761.31-41761.40" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:41761.31-41761.40" *)
  wire _11_;
  (* src = "Vortex_axi_fpu.v:41761.31-41761.40" *)
  wire _12_;
  (* src = "Vortex_axi_fpu.v:41783.21-41783.35" *)
  wire _13_;
  (* src = "Vortex_axi_fpu.v:41822.21-41822.34" *)
  wire _14_;
  (* src = "Vortex_axi_fpu.v:41822.21-41822.34" *)
  wire _15_;
  (* src = "Vortex_axi_fpu.v:41828.79-41828.83" *)
  wire _16_;
  (* src = "Vortex_axi_fpu.v:41828.79-41828.83" *)
  wire _17_;
  (* src = "Vortex_axi_fpu.v:41855.20-41855.36" *)
  wire _18_;
  (* src = "Vortex_axi_fpu.v:41861.50-41861.54" *)
  wire _19_;
  (* src = "Vortex_axi_fpu.v:41607.13-41607.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:41619.195-41619.201" *)
  input [151:0] data_i;
  wire [151:0] data_i;
  (* src = "Vortex_axi_fpu.v:41625.37-41625.43" *)
  output [37:0] data_o;
  wire [37:0] data_o;
  (* src = "Vortex_axi_fpu.v:41611.13-41611.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:41654.725-41654.735" *)
  wire [113:0] \gen_arbiter.data_nodes ;
  (* src = "Vortex_axi_fpu.v:41751.28-41751.37" *)
  wire [1:0] \gen_arbiter.gen_int_rr.gen_fair_arb.lower_idx ;
  (* src = "Vortex_axi_fpu.v:41748.25-41748.35" *)
  wire [3:0] \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask ;
  (* src = "Vortex_axi_fpu.v:41752.28-41752.36" *)
  wire [1:0] \gen_arbiter.gen_int_rr.gen_fair_arb.next_idx ;
  (* src = "Vortex_axi_fpu.v:41754.11-41754.22" *)
  wire \gen_arbiter.gen_int_rr.gen_fair_arb.upper_empty ;
  (* src = "Vortex_axi_fpu.v:41750.28-41750.37" *)
  wire [1:0] \gen_arbiter.gen_int_rr.gen_fair_arb.upper_idx ;
  (* src = "Vortex_axi_fpu.v:41747.25-41747.35" *)
  wire [3:0] \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask ;
  (* src = "Vortex_axi_fpu.v:41679.27-41679.31" *)
  wire [1:0] \gen_arbiter.gen_int_rr.rr_d ;
  (* src = "Vortex_axi_fpu.v:41812.11-41812.14" *)
  wire \gen_arbiter.gen_levels[0].gen_level[0].sel ;
  (* src = "Vortex_axi_fpu.v:41812.11-41812.14" *)
  wire \gen_arbiter.gen_levels[1].gen_level[0].sel ;
  (* src = "Vortex_axi_fpu.v:41812.11-41812.14" *)
  wire \gen_arbiter.gen_levels[1].gen_level[1].sel ;
  (* src = "Vortex_axi_fpu.v:41656.34-41656.43" *)
  wire [2:0] \gen_arbiter.gnt_nodes ;
  (* src = "Vortex_axi_fpu.v:41658.34-41658.43" *)
  wire [2:0] \gen_arbiter.req_nodes ;
  (* src = "Vortex_axi_fpu.v:41660.25-41660.29" *)
  reg [1:0] \gen_arbiter.rr_q ;
  (* src = "Vortex_axi_fpu.v:41623.13-41623.18" *)
  input gnt_i;
  wire gnt_i;
  (* src = "Vortex_axi_fpu.v:41617.28-41617.33" *)
  output [3:0] gnt_o;
  wire [3:0] gnt_o;
  (* src = "Vortex_axi_fpu.v:41627.31-41627.36" *)
  output [1:0] idx_o;
  wire [1:0] idx_o;
  (* src = "Vortex_axi_fpu.v:41615.27-41615.32" *)
  input [3:0] req_i;
  wire [3:0] req_i;
  (* src = "Vortex_axi_fpu.v:41621.14-41621.19" *)
  output req_o;
  wire req_o;
  (* src = "Vortex_axi_fpu.v:41613.30-41613.34" *)
  input [1:0] rr_i;
  wire [1:0] rr_i;
  (* src = "Vortex_axi_fpu.v:41609.13-41609.19" *)
  input rst_ni;
  wire rst_ni;
  assign _01_ = req_i[1] & (* src = "Vortex_axi_fpu.v:41822.38-41822.88" *) \gen_arbiter.rr_q [0];
  assign _02_ = req_i[3] & (* src = "Vortex_axi_fpu.v:41822.38-41822.88" *) \gen_arbiter.rr_q [0];
  assign gnt_o[0] = \gen_arbiter.gnt_nodes [1] & (* src = "Vortex_axi_fpu.v:41828.30-41828.83" *) _16_;
  assign gnt_o[2] = \gen_arbiter.gnt_nodes [2] & (* src = "Vortex_axi_fpu.v:41828.30-41828.83" *) _17_;
  assign gnt_o[1] = \gen_arbiter.gnt_nodes [1] & (* src = "Vortex_axi_fpu.v:41830.36-41830.94" *) \gen_arbiter.gen_levels[1].gen_level[0].sel ;
  assign gnt_o[3] = \gen_arbiter.gnt_nodes [2] & (* src = "Vortex_axi_fpu.v:41830.36-41830.94" *) \gen_arbiter.gen_levels[1].gen_level[1].sel ;
  assign _03_ = \gen_arbiter.req_nodes [2] & (* src = "Vortex_axi_fpu.v:41855.40-41855.91" *) \gen_arbiter.rr_q [1];
  assign \gen_arbiter.gnt_nodes [1] = gnt_i & (* src = "Vortex_axi_fpu.v:41861.32-41861.54" *) _19_;
  assign \gen_arbiter.gnt_nodes [2] = gnt_i & (* src = "Vortex_axi_fpu.v:41863.36-41863.57" *) \gen_arbiter.gen_levels[0].gen_level[0].sel ;
  (* src = "Vortex_axi_fpu.v:41790.5-41803.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \gen_arbiter.rr_q  <= 2'h0;
    else if (_04_) \gen_arbiter.rr_q  <= _00_;
  assign _04_ = | { flush_i, _13_ };
  assign _05_ = 32'd0 > (* src = "Vortex_axi_fpu.v:41759.31-41759.39" *) \gen_arbiter.rr_q ;
  assign _06_ = 32'd1 > (* src = "Vortex_axi_fpu.v:41759.31-41759.39" *) \gen_arbiter.rr_q ;
  assign _07_ = 32'd2 > (* src = "Vortex_axi_fpu.v:41759.31-41759.39" *) \gen_arbiter.rr_q ;
  assign _08_ = 32'd3 > (* src = "Vortex_axi_fpu.v:41759.31-41759.39" *) \gen_arbiter.rr_q ;
  assign _09_ = 32'd0 <= (* src = "Vortex_axi_fpu.v:41761.31-41761.40" *) \gen_arbiter.rr_q ;
  assign _10_ = 32'd1 <= (* src = "Vortex_axi_fpu.v:41761.31-41761.40" *) \gen_arbiter.rr_q ;
  assign _11_ = 32'd2 <= (* src = "Vortex_axi_fpu.v:41761.31-41761.40" *) \gen_arbiter.rr_q ;
  assign _12_ = 32'd3 <= (* src = "Vortex_axi_fpu.v:41761.31-41761.40" *) \gen_arbiter.rr_q ;
  assign _13_ = gnt_i && (* src = "Vortex_axi_fpu.v:41783.21-41783.35" *) req_o;
  assign _14_ = ~ (* src = "Vortex_axi_fpu.v:41822.21-41822.34" *) req_i[0];
  assign _15_ = ~ (* src = "Vortex_axi_fpu.v:41822.21-41822.34" *) req_i[2];
  assign _16_ = ~ (* src = "Vortex_axi_fpu.v:41828.79-41828.83" *) \gen_arbiter.gen_levels[1].gen_level[0].sel ;
  assign _17_ = ~ (* src = "Vortex_axi_fpu.v:41828.79-41828.83" *) \gen_arbiter.gen_levels[1].gen_level[1].sel ;
  assign _18_ = ~ (* src = "Vortex_axi_fpu.v:41855.20-41855.36" *) \gen_arbiter.req_nodes [1];
  assign _19_ = ~ (* src = "Vortex_axi_fpu.v:41861.50-41861.54" *) \gen_arbiter.gen_levels[0].gen_level[0].sel ;
  assign \gen_arbiter.req_nodes [1] = req_i[0] | (* src = "Vortex_axi_fpu.v:41820.33-41820.66" *) req_i[1];
  assign \gen_arbiter.req_nodes [2] = req_i[2] | (* src = "Vortex_axi_fpu.v:41820.33-41820.66" *) req_i[3];
  assign \gen_arbiter.gen_levels[1].gen_level[0].sel  = _14_ | (* src = "Vortex_axi_fpu.v:41822.21-41822.89" *) _01_;
  assign \gen_arbiter.gen_levels[1].gen_level[1].sel  = _15_ | (* src = "Vortex_axi_fpu.v:41822.21-41822.89" *) _02_;
  assign req_o = \gen_arbiter.req_nodes [1] | (* src = "Vortex_axi_fpu.v:41853.32-41853.69" *) \gen_arbiter.req_nodes [2];
  assign \gen_arbiter.gen_levels[0].gen_level[0].sel  = _18_ | (* src = "Vortex_axi_fpu.v:41855.20-41855.92" *) _03_;
  assign _00_ = flush_i ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:41797.11-41797.18|Vortex_axi_fpu.v:41797.7-41802.21" *) 2'h0 : \gen_arbiter.gen_int_rr.rr_d ;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [0] = _05_ ? (* src = "Vortex_axi_fpu.v:41759.31-41759.57" *) req_i[0] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [1] = _06_ ? (* src = "Vortex_axi_fpu.v:41759.31-41759.57" *) req_i[1] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [2] = _07_ ? (* src = "Vortex_axi_fpu.v:41759.31-41759.57" *) req_i[2] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask [3] = _08_ ? (* src = "Vortex_axi_fpu.v:41759.31-41759.57" *) req_i[3] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [0] = _09_ ? (* src = "Vortex_axi_fpu.v:41761.31-41761.58" *) req_i[0] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [1] = _10_ ? (* src = "Vortex_axi_fpu.v:41761.31-41761.58" *) req_i[1] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [2] = _11_ ? (* src = "Vortex_axi_fpu.v:41761.31-41761.58" *) req_i[2] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask [3] = _12_ ? (* src = "Vortex_axi_fpu.v:41761.31-41761.58" *) req_i[3] : 1'h0;
  assign \gen_arbiter.gen_int_rr.gen_fair_arb.next_idx  = \gen_arbiter.gen_int_rr.gen_fair_arb.upper_empty  ? (* src = "Vortex_axi_fpu.v:41781.25-41781.60" *) \gen_arbiter.gen_int_rr.gen_fair_arb.lower_idx  : \gen_arbiter.gen_int_rr.gen_fair_arb.upper_idx ;
  assign \gen_arbiter.gen_int_rr.rr_d  = _13_ ? (* src = "Vortex_axi_fpu.v:41783.21-41783.53" *) \gen_arbiter.gen_int_rr.gen_fair_arb.next_idx  : 2'hx;
  assign \gen_arbiter.data_nodes [75:38] = \gen_arbiter.gen_levels[1].gen_level[0].sel  ? (* src = "Vortex_axi_fpu.v:41826.311-41826.780" *) data_i[75:38] : data_i[37:0];
  assign \gen_arbiter.data_nodes [113:76] = \gen_arbiter.gen_levels[1].gen_level[1].sel  ? (* src = "Vortex_axi_fpu.v:41826.311-41826.780" *) data_i[151:114] : data_i[113:76];
  assign idx_o = \gen_arbiter.gen_levels[0].gen_level[0].sel  ? (* src = "Vortex_axi_fpu.v:41857.120-41857.1111" *) { 1'h1, \gen_arbiter.gen_levels[1].gen_level[1].sel  } : { 1'h0, \gen_arbiter.gen_levels[1].gen_level[0].sel  };
  assign data_o = \gen_arbiter.gen_levels[0].gen_level[0].sel  ? (* src = "Vortex_axi_fpu.v:41859.310-41859.913" *) \gen_arbiter.data_nodes [113:76] : \gen_arbiter.data_nodes [75:38];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:41776.8-41779.7" *)
  \$paramod\lzc\WIDTH=32'00000000000000000000000000000100\MODE=1'0  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower  (
    .cnt_o(\gen_arbiter.gen_int_rr.gen_fair_arb.lower_idx ),
    .in_i(\gen_arbiter.gen_int_rr.gen_fair_arb.lower_mask )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:41767.8-41771.7" *)
  \$paramod\lzc\WIDTH=32'00000000000000000000000000000100\MODE=1'0  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper  (
    .cnt_o(\gen_arbiter.gen_int_rr.gen_fair_arb.upper_idx ),
    .empty_o(\gen_arbiter.gen_int_rr.gen_fair_arb.upper_empty ),
    .in_i(\gen_arbiter.gen_int_rr.gen_fair_arb.upper_mask )
  );
  assign \gen_arbiter.data_nodes [37:0] = data_o;
  assign \gen_arbiter.gnt_nodes [0] = gnt_i;
  assign \gen_arbiter.req_nodes [0] = req_o;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_dp_ram" *)
(* src = "Vortex_axi_fpu.v:7636.1-8092.10" *)
module \$paramod$e7509bf8a3a761679c91b26eb8485a4d904ea1dd\VX_dp_ram (clk, wren, waddr, wdata, raddr, rdata);
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [1:0] _0_;
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [68:0] _1_;
  (* src = "Vortex_axi_fpu.v:7834.6-7838.28" *)
  wire [68:0] _2_;
  (* src = "Vortex_axi_fpu.v:7665.13-7665.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:7673.27-7673.32" *)
  input [1:0] raddr;
  wire [1:0] raddr;
  (* src = "Vortex_axi_fpu.v:7675.28-7675.33" *)
  output [68:0] rdata;
  wire [68:0] rdata;
  (* src = "Vortex_axi_fpu.v:7669.27-7669.32" *)
  input [1:0] waddr;
  wire [1:0] waddr;
  (* src = "Vortex_axi_fpu.v:7671.27-7671.32" *)
  input [68:0] wdata;
  wire [68:0] wdata;
  (* src = "Vortex_axi_fpu.v:7667.29-7667.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_fpu.v:7810.24-7810.27" *)
  reg [68:0] \genblk1.genblk1.genblk1.ram  [3:0];
  always @(posedge clk) begin
    if (_2_[68])
      \genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.ram [raddr];
  assign _2_[68] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) wdata : 69'hxxxxxxxxxxxxxxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:7836.11-7836.15|Vortex_axi_fpu.v:7836.7-7838.28" *) waddr : 2'hx;
  assign _2_[67:0] = { _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_fpu.v:9402.1-9502.10" *)
module \$paramod$ec6a0ec2ee27cd80ad7d46e11b7c93cc56ea27ec\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:9416.13-9416.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9422.27-9422.34" *)
  input [224:0] data_in;
  wire [224:0] data_in;
  (* src = "Vortex_axi_fpu.v:9424.28-9424.36" *)
  output [224:0] data_out;
  wire [224:0] data_out;
  (* src = "Vortex_axi_fpu.v:9420.13-9420.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:9465.34-9465.41" *)
  reg [223:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_fpu.v:9467.24-9467.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_fpu.v:9418.13-9418.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9478.5-9482.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[223:0];
  (* src = "Vortex_axi_fpu.v:9469.5-9476.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[224];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_opgroup_multifmt_slice_180FF" *)
(* src = "Vortex_axi_fpu.v:29786.1-30618.10" *)
module \$paramod$f0d9d333d9e8fc1036769702b5979739d6d036f7\fpnew_opgroup_multifmt_slice_180FF (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, src_fmt_i, dst_fmt_i, int_fmt_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, out_valid_o, out_ready_i
, busy_o);
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _1_;
  (* src = "Vortex_axi_fpu.v:29899.14-29899.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:29849.13-29849.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:29870.19-29870.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:29891.14-29891.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:29884.13-29884.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:30298.29-30298.38" *)
  wire [31:0] \gen_num_lanes[0].active_lane.op_result ;
  (* src = "Vortex_axi_fpu.v:30300.16-30300.25" *)
  wire [4:0] \gen_num_lanes[0].active_lane.op_status ;
  (* src = "Vortex_axi_fpu.v:30289.28-30289.40" *)
  wire [31:0] \gen_num_lanes[0].local_result ;
  (* src = "Vortex_axi_fpu.v:29882.14-29882.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:29880.13-29880.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:29874.19-29874.28" *)
  input [1:0] int_fmt_i;
  wire [1:0] int_fmt_i;
  (* src = "Vortex_axi_fpu.v:29855.50-29855.60" *)
  input [9:0] is_boxed_i;
  wire [9:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:30067.38-30067.46" *)
  (* unused_bits = "3" *)
  wire [4:0] lane_aux;
  (* src = "Vortex_axi_fpu.v:29862.19-29862.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:29864.13-29864.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:29853.44-29853.54" *)
  input [63:0] operands_i;
  wire [63:0] operands_i;
  (* src = "Vortex_axi_fpu.v:29897.13-29897.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:29895.14-29895.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:29886.28-29886.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:29858.19-29858.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:29851.13-29851.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:29868.19-29868.28" *)
  input [2:0] src_fmt_i;
  wire [2:0] src_fmt_i;
  (* src = "Vortex_axi_fpu.v:29889.19-29889.27" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:29878.13-29878.18" *)
  input tag_i;
  wire tag_i;
  (* src = "Vortex_axi_fpu.v:29893.14-29893.19" *)
  output tag_o;
  wire tag_o;
  (* src = "Vortex_axi_fpu.v:29876.13-29876.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  wire [127:0] _7_ = 128'h00000000000000000000000000000000;
  assign _0_ = _7_[$signed({ 24'h000000, lane_aux[2:0], 5'h00 }) +: 32];
  wire [159:0] _8_ = { extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, \gen_num_lanes[0].local_result  };
  assign _1_ = _8_[$signed({ 24'h000000, lane_aux[2:0], 5'h00 }) +: 32];
  assign \gen_num_lanes[0].local_result  = out_valid_o ? (* src = "Vortex_axi_fpu.v:30439.28-30439.347" *) \gen_num_lanes[0].active_lane.op_result  : { extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o, extension_bit_o };
  assign status_o = out_valid_o ? (* src = "Vortex_axi_fpu.v:30441.40-30441.86" *) \gen_num_lanes[0].active_lane.op_status  : 5'h00;
  assign result_o = lane_aux[4] ? (* src = "Vortex_axi_fpu.v:30589.21-30589.131" *) _0_ : _1_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:30374.8-30395.7" *)
  \$paramod$785a9f0a7eedbe43d651c28e9662a6f2ae96038c\fpnew_divsqrt_multi_EA2AD_2C8BD  \gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi  (
    .aux_i({ 2'h0, dst_fmt_i }),
    .aux_o(lane_aux),
    .busy_o(busy_o),
    .clk_i(clk_i),
    .dst_fmt_i(dst_fmt_i),
    .extension_bit_o(extension_bit_o),
    .flush_i(flush_i),
    .in_ready_o(in_ready_o),
    .in_valid_i(in_valid_i),
    .is_boxed_i(is_boxed_i),
    .op_i(op_i),
    .operands_i(operands_i),
    .out_ready_i(out_ready_i),
    .out_valid_o(out_valid_o),
    .result_o(\gen_num_lanes[0].active_lane.op_result ),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .status_o(\gen_num_lanes[0].active_lane.op_status ),
    .tag_i(tag_i),
    .tag_o(tag_o)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod$f2345400dc0e780cde63eebe1011e0e81171e751\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  wire [113:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *)
  wire _06_;
  wire [113:0] _07_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [113:0] data_in;
  wire [113:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [113:0] data_out;
  reg [113:0] data_out;
  (* src = "Vortex_axi_fpu.v:11568.23-11568.29" *)
  reg [113:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_fpu.v:11576.10-11576.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11574.10-11574.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11572.9-11572.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_fpu.v:11599.5-11610.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_fpu.v:11578.5-11597.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11574.17-11574.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_fpu.v:11591.16-11591.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_fpu.v:11604.10-11604.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_fpu.v:11576.16-11576.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_fpu.v:11612.23-11612.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_fpu.v:11576.16-11576.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_fpu.v:11596.23-11596.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_fpu.v:11607.15-11607.24|Vortex_axi_fpu.v:11607.11-11609.28" *) \genblk1.genblk1.genblk1.buffer  : 114'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11604.10-11604.28|Vortex_axi_fpu.v:11604.6-11609.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bits_insert" *)
(* src = "Vortex_axi_fpu.v:9191.1-9223.10" *)
module \$paramod$f2b8fd5287c64c66951aa3c07026452653f7e814\VX_bits_insert (data_in, sel_in, data_out);
  (* src = "Vortex_axi_fpu.v:9203.23-9203.30" *)
  input [52:0] data_in;
  wire [52:0] data_in;
  (* src = "Vortex_axi_fpu.v:9207.30-9207.38" *)
  output [53:0] data_out;
  wire [53:0] data_out;
  (* src = "Vortex_axi_fpu.v:9205.23-9205.29" *)
  input sel_in;
  wire sel_in;
  assign data_out = { data_in[52:1], sel_in, data_in[0] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod$f2e724aa80db0b16fa911e92298ad7ce3811f447\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [69:0] data_in;
  wire [69:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [69:0] data_out;
  wire [69:0] data_out;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  wire valid_out;
  assign data_out = data_in;
  assign ready_in = ready_out;
  assign valid_out = valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_stream_arbiter" *)
(* src = "Vortex_axi_fpu.v:8838.1-9024.10" *)
module \$paramod$f4fe710d1a1afcdf7ae917a2f9d0206929b93bb7\VX_stream_arbiter (clk, reset, valid_in, data_in, ready_in, valid_out, data_out, ready_out);
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0_;
  (* src = "Vortex_axi_fpu.v:8861.13-8861.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:8867.50-8867.57" *)
  input [1313:0] data_in;
  wire [1313:0] data_in;
  (* src = "Vortex_axi_fpu.v:8873.38-8873.46" *)
  output [656:0] data_out;
  wire [656:0] data_out;
  (* src = "Vortex_axi_fpu.v:8974.33-8974.44" *)
  wire [656:0] \genblk1.data_in_sel ;
  (* src = "Vortex_axi_fpu.v:8892.23-8892.35" *)
  wire \genblk1.ready_in_sel ;
  (* src = "Vortex_axi_fpu.v:8886.30-8886.39" *)
  wire \genblk1.sel_index ;
  (* src = "Vortex_axi_fpu.v:8888.26-8888.36" *)
  wire [1:0] \genblk1.sel_onehot ;
  (* src = "Vortex_axi_fpu.v:8882.9-8882.18" *)
  wire \genblk1.sel_valid ;
  (* src = "Vortex_axi_fpu.v:8869.41-8869.49" *)
  output [1:0] ready_in;
  wire [1:0] ready_in;
  (* src = "Vortex_axi_fpu.v:8875.27-8875.36" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:8863.13-8863.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:8865.40-8865.48" *)
  input [1:0] valid_in;
  wire [1:0] valid_in;
  (* src = "Vortex_axi_fpu.v:8871.28-8871.37" *)
  output valid_out;
  wire valid_out;
  assign ready_in[0] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_fpu.v:8995.41-8995.79" *) \genblk1.sel_onehot [0];
  assign ready_in[1] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_fpu.v:8995.41-8995.79" *) \genblk1.sel_onehot [1];
  assign _0_ = 32'd657 * (* src = "Vortex_axi_fpu.v:8988.34-8988.61" *) { 31'h00000000, \genblk1.sel_index  };
  wire [1313:0] _5_ = data_in;
  assign \genblk1.data_in_sel  = _5_[$signed(_0_) +: 657];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:8931.7-8939.6" *)
  \$paramod$43dc815766513a81dd400768ab5932ef91bce62c\VX_rr_arbiter  \genblk1.genblk2.genblk2.sel_arb  (
    .clk(clk),
    .enable(\genblk1.ready_in_sel ),
    .grant_index(\genblk1.sel_index ),
    .grant_onehot(\genblk1.sel_onehot ),
    .grant_valid(\genblk1.sel_valid ),
    .requests(valid_in),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:9003.7-9012.6" *)
  \$paramod$5c09e4601d5653049aca0f00f23f88378a6d3df8\VX_skid_buffer  \genblk1.genblk5[0].out_buffer  (
    .clk(clk),
    .data_in(\genblk1.data_in_sel ),
    .data_out(data_out),
    .ready_in(\genblk1.ready_in_sel ),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(\genblk1.sel_valid ),
    .valid_out(valid_out)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\lzc" *)
(* src = "Vortex_axi_fpu.v:44451.1-44558.10" *)
module \$paramod$f63662f9b52d30dc01537496e32d795d2895a3c6\lzc (in_i, cnt_o, empty_o);
  (* src = "Vortex_axi_fpu.v:44471.32-44471.37" *)
  output [5:0] cnt_o;
  wire [5:0] cnt_o;
  (* src = "Vortex_axi_fpu.v:44473.14-44473.21" *)
  output empty_o;
  wire empty_o;
  (* src = "Vortex_axi_fpu.v:44491.48-44491.59" *)
  (* unused_bits = "378 379 380 381 382 383" *)
  wire [383:0] \gen_lzc.index_nodes ;
  (* src = "Vortex_axi_fpu.v:44489.34-44489.43" *)
  (* unused_bits = "63" *)
  wire [63:0] \gen_lzc.sel_nodes ;
  (* src = "Vortex_axi_fpu.v:44469.27-44469.31" *)
  input [52:0] in_i;
  wire [52:0] in_i;
  assign empty_o = ~ (* src = "Vortex_axi_fpu.v:44555.49-44555.62" *) \gen_lzc.sel_nodes [0];
  assign \gen_lzc.sel_nodes [31] = in_i[52] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[51];
  assign \gen_lzc.sel_nodes [32] = in_i[50] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[49];
  assign \gen_lzc.sel_nodes [33] = in_i[48] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[47];
  assign \gen_lzc.sel_nodes [34] = in_i[46] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[45];
  assign \gen_lzc.sel_nodes [35] = in_i[44] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[43];
  assign \gen_lzc.sel_nodes [36] = in_i[42] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[41];
  assign \gen_lzc.sel_nodes [37] = in_i[40] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[39];
  assign \gen_lzc.sel_nodes [38] = in_i[38] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[37];
  assign \gen_lzc.sel_nodes [39] = in_i[36] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[35];
  assign \gen_lzc.sel_nodes [40] = in_i[34] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[33];
  assign \gen_lzc.sel_nodes [41] = in_i[32] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[31];
  assign \gen_lzc.sel_nodes [42] = in_i[30] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[29];
  assign \gen_lzc.sel_nodes [43] = in_i[28] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[27];
  assign \gen_lzc.sel_nodes [44] = in_i[26] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[25];
  assign \gen_lzc.sel_nodes [45] = in_i[24] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[23];
  assign \gen_lzc.sel_nodes [46] = in_i[22] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[21];
  assign \gen_lzc.sel_nodes [47] = in_i[20] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[19];
  assign \gen_lzc.sel_nodes [48] = in_i[18] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[17];
  assign \gen_lzc.sel_nodes [49] = in_i[16] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[15];
  assign \gen_lzc.sel_nodes [50] = in_i[14] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[13];
  assign \gen_lzc.sel_nodes [51] = in_i[12] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[11];
  assign \gen_lzc.sel_nodes [52] = in_i[10] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[9];
  assign \gen_lzc.sel_nodes [53] = in_i[8] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[7];
  assign \gen_lzc.sel_nodes [54] = in_i[6] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[5];
  assign \gen_lzc.sel_nodes [55] = in_i[4] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[3];
  assign \gen_lzc.sel_nodes [56] = in_i[2] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[1];
  assign \gen_lzc.sel_nodes [0] = \gen_lzc.sel_nodes [1] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [2];
  assign \gen_lzc.sel_nodes [1] = \gen_lzc.sel_nodes [3] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [4];
  assign \gen_lzc.sel_nodes [2] = \gen_lzc.sel_nodes [5] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [13];
  assign \gen_lzc.sel_nodes [3] = \gen_lzc.sel_nodes [7] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [8];
  assign \gen_lzc.sel_nodes [4] = \gen_lzc.sel_nodes [9] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [10];
  assign \gen_lzc.sel_nodes [5] = \gen_lzc.sel_nodes [11] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [12];
  assign \gen_lzc.sel_nodes [7] = \gen_lzc.sel_nodes [15] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [16];
  assign \gen_lzc.sel_nodes [8] = \gen_lzc.sel_nodes [17] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [18];
  assign \gen_lzc.sel_nodes [9] = \gen_lzc.sel_nodes [19] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [20];
  assign \gen_lzc.sel_nodes [10] = \gen_lzc.sel_nodes [21] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [22];
  assign \gen_lzc.sel_nodes [11] = \gen_lzc.sel_nodes [23] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [24];
  assign \gen_lzc.sel_nodes [12] = \gen_lzc.sel_nodes [25] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [26];
  assign \gen_lzc.sel_nodes [13] = \gen_lzc.sel_nodes [27] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) in_i[0];
  assign \gen_lzc.sel_nodes [15] = \gen_lzc.sel_nodes [31] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [32];
  assign \gen_lzc.sel_nodes [16] = \gen_lzc.sel_nodes [33] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [34];
  assign \gen_lzc.sel_nodes [17] = \gen_lzc.sel_nodes [35] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [36];
  assign \gen_lzc.sel_nodes [18] = \gen_lzc.sel_nodes [37] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [38];
  assign \gen_lzc.sel_nodes [19] = \gen_lzc.sel_nodes [39] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [40];
  assign \gen_lzc.sel_nodes [20] = \gen_lzc.sel_nodes [41] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [42];
  assign \gen_lzc.sel_nodes [21] = \gen_lzc.sel_nodes [43] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [44];
  assign \gen_lzc.sel_nodes [22] = \gen_lzc.sel_nodes [45] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [46];
  assign \gen_lzc.sel_nodes [23] = \gen_lzc.sel_nodes [47] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [48];
  assign \gen_lzc.sel_nodes [24] = \gen_lzc.sel_nodes [49] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [50];
  assign \gen_lzc.sel_nodes [25] = \gen_lzc.sel_nodes [51] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [52];
  assign \gen_lzc.sel_nodes [26] = \gen_lzc.sel_nodes [53] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [54];
  assign \gen_lzc.sel_nodes [27] = \gen_lzc.sel_nodes [55] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [56];
  assign \gen_lzc.index_nodes [191:186] = in_i[52] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h00 : 6'h01;
  assign \gen_lzc.index_nodes [197:192] = in_i[50] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h02 : 6'h03;
  assign \gen_lzc.index_nodes [203:198] = in_i[48] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h04 : 6'h05;
  assign \gen_lzc.index_nodes [209:204] = in_i[46] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h06 : 6'h07;
  assign \gen_lzc.index_nodes [215:210] = in_i[44] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h08 : 6'h09;
  assign \gen_lzc.index_nodes [221:216] = in_i[42] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h0a : 6'h0b;
  assign \gen_lzc.index_nodes [227:222] = in_i[40] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h0c : 6'h0d;
  assign \gen_lzc.index_nodes [233:228] = in_i[38] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h0e : 6'h0f;
  assign \gen_lzc.index_nodes [239:234] = in_i[36] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h10 : 6'h11;
  assign \gen_lzc.index_nodes [245:240] = in_i[34] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h12 : 6'h13;
  assign \gen_lzc.index_nodes [251:246] = in_i[32] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h14 : 6'h15;
  assign \gen_lzc.index_nodes [257:252] = in_i[30] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h16 : 6'h17;
  assign \gen_lzc.index_nodes [263:258] = in_i[28] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h18 : 6'h19;
  assign \gen_lzc.index_nodes [269:264] = in_i[26] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h1a : 6'h1b;
  assign \gen_lzc.index_nodes [275:270] = in_i[24] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h1c : 6'h1d;
  assign \gen_lzc.index_nodes [281:276] = in_i[22] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h1e : 6'h1f;
  assign \gen_lzc.index_nodes [287:282] = in_i[20] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h20 : 6'h21;
  assign \gen_lzc.index_nodes [293:288] = in_i[18] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h22 : 6'h23;
  assign \gen_lzc.index_nodes [299:294] = in_i[16] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h24 : 6'h25;
  assign \gen_lzc.index_nodes [305:300] = in_i[14] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h26 : 6'h27;
  assign \gen_lzc.index_nodes [311:306] = in_i[12] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h28 : 6'h29;
  assign \gen_lzc.index_nodes [317:312] = in_i[10] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h2a : 6'h2b;
  assign \gen_lzc.index_nodes [323:318] = in_i[8] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h2c : 6'h2d;
  assign \gen_lzc.index_nodes [329:324] = in_i[6] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h2e : 6'h2f;
  assign \gen_lzc.index_nodes [335:330] = in_i[4] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h30 : 6'h31;
  assign \gen_lzc.index_nodes [341:336] = in_i[2] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 6'h32 : 6'h33;
  assign cnt_o = \gen_lzc.sel_nodes [1] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [11:6] : \gen_lzc.index_nodes [17:12];
  assign \gen_lzc.index_nodes [11:6] = \gen_lzc.sel_nodes [3] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [23:18] : \gen_lzc.index_nodes [29:24];
  assign \gen_lzc.index_nodes [17:12] = \gen_lzc.sel_nodes [5] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [35:30] : \gen_lzc.index_nodes [41:36];
  assign \gen_lzc.index_nodes [23:18] = \gen_lzc.sel_nodes [7] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [47:42] : \gen_lzc.index_nodes [53:48];
  assign \gen_lzc.index_nodes [29:24] = \gen_lzc.sel_nodes [9] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [59:54] : \gen_lzc.index_nodes [65:60];
  assign \gen_lzc.index_nodes [35:30] = \gen_lzc.sel_nodes [11] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [71:66] : \gen_lzc.index_nodes [77:72];
  assign \gen_lzc.index_nodes [41:36] = \gen_lzc.sel_nodes [13] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [83:78] : 6'h00;
  assign \gen_lzc.index_nodes [47:42] = \gen_lzc.sel_nodes [15] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [95:90] : \gen_lzc.index_nodes [101:96];
  assign \gen_lzc.index_nodes [53:48] = \gen_lzc.sel_nodes [17] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [107:102] : \gen_lzc.index_nodes [113:108];
  assign \gen_lzc.index_nodes [59:54] = \gen_lzc.sel_nodes [19] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [119:114] : \gen_lzc.index_nodes [125:120];
  assign \gen_lzc.index_nodes [65:60] = \gen_lzc.sel_nodes [21] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [131:126] : \gen_lzc.index_nodes [137:132];
  assign \gen_lzc.index_nodes [71:66] = \gen_lzc.sel_nodes [23] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [143:138] : \gen_lzc.index_nodes [149:144];
  assign \gen_lzc.index_nodes [77:72] = \gen_lzc.sel_nodes [25] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [155:150] : \gen_lzc.index_nodes [161:156];
  assign \gen_lzc.index_nodes [83:78] = \gen_lzc.sel_nodes [27] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [167:162] : \gen_lzc.index_nodes [173:168];
  assign \gen_lzc.index_nodes [95:90] = \gen_lzc.sel_nodes [31] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [191:186] : \gen_lzc.index_nodes [197:192];
  assign \gen_lzc.index_nodes [101:96] = \gen_lzc.sel_nodes [33] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [203:198] : \gen_lzc.index_nodes [209:204];
  assign \gen_lzc.index_nodes [107:102] = \gen_lzc.sel_nodes [35] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [215:210] : \gen_lzc.index_nodes [221:216];
  assign \gen_lzc.index_nodes [113:108] = \gen_lzc.sel_nodes [37] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [227:222] : \gen_lzc.index_nodes [233:228];
  assign \gen_lzc.index_nodes [119:114] = \gen_lzc.sel_nodes [39] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [239:234] : \gen_lzc.index_nodes [245:240];
  assign \gen_lzc.index_nodes [125:120] = \gen_lzc.sel_nodes [41] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [251:246] : \gen_lzc.index_nodes [257:252];
  assign \gen_lzc.index_nodes [131:126] = \gen_lzc.sel_nodes [43] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [263:258] : \gen_lzc.index_nodes [269:264];
  assign \gen_lzc.index_nodes [137:132] = \gen_lzc.sel_nodes [45] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [275:270] : \gen_lzc.index_nodes [281:276];
  assign \gen_lzc.index_nodes [143:138] = \gen_lzc.sel_nodes [47] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [287:282] : \gen_lzc.index_nodes [293:288];
  assign \gen_lzc.index_nodes [149:144] = \gen_lzc.sel_nodes [49] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [299:294] : \gen_lzc.index_nodes [305:300];
  assign \gen_lzc.index_nodes [155:150] = \gen_lzc.sel_nodes [51] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [311:306] : \gen_lzc.index_nodes [317:312];
  assign \gen_lzc.index_nodes [161:156] = \gen_lzc.sel_nodes [53] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [323:318] : \gen_lzc.index_nodes [329:324];
  assign \gen_lzc.index_nodes [167:162] = \gen_lzc.sel_nodes [55] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [335:330] : \gen_lzc.index_nodes [341:336];
  assign \gen_lzc.index_nodes [173:168] = in_i[0] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) 6'h34 : 6'h00;
  assign { \gen_lzc.index_nodes [377:342], \gen_lzc.index_nodes [185:174], \gen_lzc.index_nodes [89:84], \gen_lzc.index_nodes [5:0] } = { 54'h00000000d00000, cnt_o };
  assign { \gen_lzc.sel_nodes [62:57], \gen_lzc.sel_nodes [30:28], \gen_lzc.sel_nodes [14], \gen_lzc.sel_nodes [6] } = { 5'h00, in_i[0], 2'h0, in_i[0], 1'h0, \gen_lzc.sel_nodes [13] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_cache" *)
(* src = "Vortex_axi_fpu.v:12685.1-13542.10" *)
module \$paramod$f70b96fce7dd7c268438b496ece0b9ab344b97af\VX_cache (clk, reset, core_req_valid, core_req_rw, core_req_addr, core_req_byteen, core_req_data, core_req_tag, core_req_ready, core_rsp_valid, core_rsp_tmask, core_rsp_data, core_rsp_tag, core_rsp_ready, mem_req_valid, mem_req_rw, mem_req_byteen, mem_req_addr, mem_req_data, mem_req_tag, mem_req_ready
, mem_rsp_valid, mem_rsp_data, mem_rsp_tag, mem_rsp_ready);
  (* src = "Vortex_axi_fpu.v:12903.5-12924.8" *)
  wire [63:0] _00_;
  (* src = "Vortex_axi_fpu.v:12903.5-12924.8" *)
  wire [511:0] _01_;
  (* src = "Vortex_axi_fpu.v:12903.5-12924.8" *)
  wire [63:0] _02_;
  (* src = "Vortex_axi_fpu.v:12903.5-12924.8" *)
  wire [511:0] _03_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _04_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _05_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [511:0] _06_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [511:0] _07_;
  (* src = "Vortex_axi_fpu.v:13399.57-13399.114" *)
  wire _08_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _09_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _10_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _11_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [511:0] _12_;
  (* src = "Vortex_axi_fpu.v:12751.13-12751.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:12759.59-12759.72" *)
  input [59:0] core_req_addr;
  wire [59:0] core_req_addr;
  (* src = "Vortex_axi_fpu.v:12955.53-12955.68" *)
  wire [59:0] core_req_addr_c;
  (* src = "Vortex_axi_fpu.v:12761.44-12761.59" *)
  input [7:0] core_req_byteen;
  wire [7:0] core_req_byteen;
  (* src = "Vortex_axi_fpu.v:12957.38-12957.55" *)
  wire [7:0] core_req_byteen_c;
  (* src = "Vortex_axi_fpu.v:12763.50-12763.63" *)
  input [63:0] core_req_data;
  wire [63:0] core_req_data;
  (* src = "Vortex_axi_fpu.v:12959.44-12959.59" *)
  wire [63:0] core_req_data_c;
  (* src = "Vortex_axi_fpu.v:12767.31-12767.45" *)
  output [1:0] core_req_ready;
  wire [1:0] core_req_ready;
  (* src = "Vortex_axi_fpu.v:12963.24-12963.40" *)
  wire [1:0] core_req_ready_c;
  (* src = "Vortex_axi_fpu.v:12757.30-12757.41" *)
  input [1:0] core_req_rw;
  wire [1:0] core_req_rw;
  (* src = "Vortex_axi_fpu.v:12953.24-12953.37" *)
  wire [1:0] core_req_rw_c;
  (* src = "Vortex_axi_fpu.v:12765.49-12765.61" *)
  input [93:0] core_req_tag;
  wire [93:0] core_req_tag;
  (* src = "Vortex_axi_fpu.v:12961.45-12961.59" *)
  wire [91:0] core_req_tag_c;
  (* src = "Vortex_axi_fpu.v:12755.30-12755.44" *)
  input [1:0] core_req_valid;
  wire [1:0] core_req_valid;
  (* src = "Vortex_axi_fpu.v:12951.24-12951.40" *)
  wire [1:0] core_req_valid_c;
  (* src = "Vortex_axi_fpu.v:12773.51-12773.64" *)
  output [63:0] core_rsp_data;
  wire [63:0] core_rsp_data;
  (* src = "Vortex_axi_fpu.v:12969.44-12969.59" *)
  wire [63:0] core_rsp_data_c;
  (* src = "Vortex_axi_fpu.v:12841.44-12841.60" *)
  wire [63:0] core_rsp_data_sb;
  (* src = "Vortex_axi_fpu.v:12777.60-12777.74" *)
  input core_rsp_ready;
  wire core_rsp_ready;
  (* src = "Vortex_axi_fpu.v:12973.54-12973.70" *)
  wire core_rsp_ready_c;
  (* src = "Vortex_axi_fpu.v:12845.54-12845.71" *)
  wire core_rsp_ready_sb;
  (* src = "Vortex_axi_fpu.v:12775.80-12775.92" *)
  output [46:0] core_rsp_tag;
  wire [46:0] core_rsp_tag;
  (* src = "Vortex_axi_fpu.v:12971.75-12971.89" *)
  wire [45:0] core_rsp_tag_c;
  (* src = "Vortex_axi_fpu.v:12843.73-12843.88" *)
  wire [46:0] core_rsp_tag_sb;
  (* src = "Vortex_axi_fpu.v:12771.31-12771.45" *)
  output [1:0] core_rsp_tmask;
  wire [1:0] core_rsp_tmask;
  (* src = "Vortex_axi_fpu.v:12967.24-12967.40" *)
  wire [1:0] core_rsp_tmask_c;
  (* src = "Vortex_axi_fpu.v:12839.24-12839.41" *)
  wire [1:0] core_rsp_tmask_sb;
  (* src = "Vortex_axi_fpu.v:12769.61-12769.75" *)
  output core_rsp_valid;
  wire core_rsp_valid;
  (* src = "Vortex_axi_fpu.v:12965.54-12965.70" *)
  wire core_rsp_valid_c;
  (* src = "Vortex_axi_fpu.v:12837.54-12837.71" *)
  wire core_rsp_valid_sb;
  (* src = "Vortex_axi_fpu.v:13155.66-13155.76" *)
  wire [6:0] flush_addr;
  (* src = "Vortex_axi_fpu.v:13157.7-13157.19" *)
  wire flush_enable;
  (* src = "Vortex_axi_fpu.v:13159.7-13159.18" *)
  wire flush_reset;
  (* src = "Vortex_axi_fpu.v:12899.33-12899.49" *)
  wire [63:0] \genblk2.genblk1.mem_req_byteen_r ;
  (* src = "Vortex_axi_fpu.v:12901.39-12901.53" *)
  wire [511:0] \genblk2.genblk1.mem_req_data_r ;
  (* src = "Vortex_axi_fpu.v:13408.9-13408.19" *)
  wire \genblk5[0].bank_reset ;
  (* src = "Vortex_axi_fpu.v:13298.9-13298.33" *)
  wire \genblk5[0].curr_bank_core_req_ready ;
  (* src = "Vortex_axi_fpu.v:13304.47-13304.70" *)
  wire [31:0] \genblk5[0].curr_bank_core_rsp_data ;
  (* src = "Vortex_axi_fpu.v:13302.27-13302.51" *)
  wire \genblk5[0].curr_bank_core_rsp_pmask ;
  (* src = "Vortex_axi_fpu.v:13308.48-13308.70" *)
  wire [45:0] \genblk5[0].curr_bank_core_rsp_tag ;
  (* src = "Vortex_axi_fpu.v:13306.69-13306.91" *)
  wire \genblk5[0].curr_bank_core_rsp_tid ;
  (* src = "Vortex_axi_fpu.v:13300.9-13300.33" *)
  wire \genblk5[0].curr_bank_core_rsp_valid ;
  (* src = "Vortex_axi_fpu.v:13322.70-13322.92" *)
  wire [24:0] \genblk5[0].curr_bank_mem_req_addr ;
  (* src = "Vortex_axi_fpu.v:13318.41-13318.65" *)
  wire [3:0] \genblk5[0].curr_bank_mem_req_byteen ;
  (* src = "Vortex_axi_fpu.v:13326.47-13326.69" *)
  wire [31:0] \genblk5[0].curr_bank_mem_req_data ;
  (* src = "Vortex_axi_fpu.v:13324.33-13324.53" *)
  wire [1:0] \genblk5[0].curr_bank_mem_req_id ;
  (* src = "Vortex_axi_fpu.v:13316.27-13316.50" *)
  wire \genblk5[0].curr_bank_mem_req_pmask ;
  (* src = "Vortex_axi_fpu.v:13314.9-13314.29" *)
  wire \genblk5[0].curr_bank_mem_req_rw ;
  (* src = "Vortex_axi_fpu.v:13312.9-13312.32" *)
  wire \genblk5[0].curr_bank_mem_req_valid ;
  (* src = "Vortex_axi_fpu.v:13320.48-13320.70" *)
  wire [3:0] \genblk5[0].curr_bank_mem_req_wsel ;
  (* src = "Vortex_axi_fpu.v:13334.39-13334.61" *)
  wire [511:0] \genblk5[0].curr_bank_mem_rsp_data ;
  (* src = "Vortex_axi_fpu.v:13332.33-13332.53" *)
  wire [1:0] \genblk5[0].curr_bank_mem_rsp_id ;
  (* src = "Vortex_axi_fpu.v:13336.9-13336.32" *)
  wire \genblk5[0].curr_bank_mem_rsp_ready ;
  (* src = "Vortex_axi_fpu.v:13330.9-13330.32" *)
  wire \genblk5[0].curr_bank_mem_rsp_valid ;
  (* src = "Vortex_axi_fpu.v:13408.9-13408.19" *)
  wire \genblk5[1].bank_reset ;
  (* src = "Vortex_axi_fpu.v:13298.9-13298.33" *)
  wire \genblk5[1].curr_bank_core_req_ready ;
  (* src = "Vortex_axi_fpu.v:13304.47-13304.70" *)
  wire [31:0] \genblk5[1].curr_bank_core_rsp_data ;
  (* src = "Vortex_axi_fpu.v:13302.27-13302.51" *)
  wire \genblk5[1].curr_bank_core_rsp_pmask ;
  (* src = "Vortex_axi_fpu.v:13308.48-13308.70" *)
  wire [45:0] \genblk5[1].curr_bank_core_rsp_tag ;
  (* src = "Vortex_axi_fpu.v:13306.69-13306.91" *)
  wire \genblk5[1].curr_bank_core_rsp_tid ;
  (* src = "Vortex_axi_fpu.v:13300.9-13300.33" *)
  wire \genblk5[1].curr_bank_core_rsp_valid ;
  (* src = "Vortex_axi_fpu.v:13322.70-13322.92" *)
  wire [24:0] \genblk5[1].curr_bank_mem_req_addr ;
  (* src = "Vortex_axi_fpu.v:13318.41-13318.65" *)
  wire [3:0] \genblk5[1].curr_bank_mem_req_byteen ;
  (* src = "Vortex_axi_fpu.v:13326.47-13326.69" *)
  wire [31:0] \genblk5[1].curr_bank_mem_req_data ;
  (* src = "Vortex_axi_fpu.v:13324.33-13324.53" *)
  wire [1:0] \genblk5[1].curr_bank_mem_req_id ;
  (* src = "Vortex_axi_fpu.v:13316.27-13316.50" *)
  wire \genblk5[1].curr_bank_mem_req_pmask ;
  (* src = "Vortex_axi_fpu.v:13314.9-13314.29" *)
  wire \genblk5[1].curr_bank_mem_req_rw ;
  (* src = "Vortex_axi_fpu.v:13312.9-13312.32" *)
  wire \genblk5[1].curr_bank_mem_req_valid ;
  (* src = "Vortex_axi_fpu.v:13320.48-13320.70" *)
  wire [3:0] \genblk5[1].curr_bank_mem_req_wsel ;
  (* src = "Vortex_axi_fpu.v:13336.9-13336.32" *)
  wire \genblk5[1].curr_bank_mem_rsp_ready ;
  (* src = "Vortex_axi_fpu.v:13330.9-13330.32" *)
  wire \genblk5[1].curr_bank_mem_rsp_valid ;
  (* src = "Vortex_axi_fpu.v:12785.53-12785.65" *)
  output [25:0] mem_req_addr;
  wire [25:0] mem_req_addr;
  (* src = "Vortex_axi_fpu.v:12979.46-12979.60" *)
  wire [25:0] mem_req_addr_c;
  (* src = "Vortex_axi_fpu.v:12815.46-12815.61" *)
  wire [25:0] mem_req_addr_sb;
  (* src = "Vortex_axi_fpu.v:12783.38-12783.52" *)
  output [63:0] mem_req_byteen;
  wire [63:0] mem_req_byteen;
  (* src = "Vortex_axi_fpu.v:12983.39-12983.55" *)
  wire [3:0] mem_req_byteen_c;
  (* src = "Vortex_axi_fpu.v:12885.39-12885.55" *)
  wire [3:0] mem_req_byteen_p;
  (* src = "Vortex_axi_fpu.v:12787.44-12787.56" *)
  output [511:0] mem_req_data;
  wire [511:0] mem_req_data;
  (* src = "Vortex_axi_fpu.v:12987.45-12987.59" *)
  wire [31:0] mem_req_data_c;
  (* src = "Vortex_axi_fpu.v:12891.45-12891.59" *)
  wire [31:0] mem_req_data_p;
  (* src = "Vortex_axi_fpu.v:13503.31-13503.41" *)
  wire [1:0] mem_req_id;
  (* src = "Vortex_axi_fpu.v:12981.25-12981.40" *)
  wire mem_req_pmask_c;
  (* src = "Vortex_axi_fpu.v:12887.25-12887.40" *)
  (* unused_bits = "0" *)
  wire mem_req_pmask_p;
  (* src = "Vortex_axi_fpu.v:12791.13-12791.26" *)
  input mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_fpu.v:12991.7-12991.22" *)
  wire mem_req_ready_c;
  (* src = "Vortex_axi_fpu.v:12821.7-12821.23" *)
  wire mem_req_ready_sb;
  (* src = "Vortex_axi_fpu.v:12781.14-12781.24" *)
  output mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_fpu.v:12977.7-12977.19" *)
  wire mem_req_rw_c;
  (* src = "Vortex_axi_fpu.v:12893.7-12893.19" *)
  wire mem_req_rw_p;
  (* src = "Vortex_axi_fpu.v:12789.36-12789.47" *)
  output [52:0] mem_req_tag;
  wire [52:0] mem_req_tag;
  (* src = "Vortex_axi_fpu.v:12819.29-12819.43" *)
  wire [52:0] mem_req_tag_sb;
  (* src = "Vortex_axi_fpu.v:12779.14-12779.27" *)
  output mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_fpu.v:12975.7-12975.22" *)
  wire mem_req_valid_c;
  (* src = "Vortex_axi_fpu.v:12809.7-12809.23" *)
  wire mem_req_valid_sb;
  (* src = "Vortex_axi_fpu.v:12985.46-12985.60" *)
  wire [3:0] mem_req_wsel_c;
  (* src = "Vortex_axi_fpu.v:12889.46-12889.60" *)
  wire [3:0] mem_req_wsel_p;
  (* src = "Vortex_axi_fpu.v:12795.43-12795.55" *)
  input [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_fpu.v:12995.37-12995.51" *)
  wire [511:0] mem_rsp_data_c;
  (* src = "Vortex_axi_fpu.v:12799.14-12799.27" *)
  output mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_fpu.v:12999.7-12999.22" *)
  wire mem_rsp_ready_c;
  (* src = "Vortex_axi_fpu.v:12797.35-12797.46" *)
  input [52:0] mem_rsp_tag;
  wire [52:0] mem_rsp_tag;
  (* src = "Vortex_axi_fpu.v:12997.32-12997.45" *)
  wire [2:0] mem_rsp_tag_c;
  (* src = "Vortex_axi_fpu.v:13127.32-13127.48" *)
  wire [2:0] mem_rsp_tag_qual;
  (* src = "Vortex_axi_fpu.v:12793.13-12793.26" *)
  input mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_fpu.v:12993.7-12993.22" *)
  wire mem_rsp_valid_c;
  (* src = "Vortex_axi_fpu.v:13505.7-13505.17" *)
  wire mreq_reset;
  (* src = "Vortex_axi_fpu.v:13130.7-13130.21" *)
  wire mrsq_out_ready;
  (* src = "Vortex_axi_fpu.v:13129.7-13129.21" *)
  wire mrsq_out_valid;
  (* src = "Vortex_axi_fpu.v:13132.7-13132.17" *)
  wire mrsq_reset;
  (* src = "Vortex_axi_fpu.v:13194.82-13194.104" *)
  wire [49:0] per_bank_core_req_addr;
  (* src = "Vortex_axi_fpu.v:13184.53-13184.77" *)
  wire [7:0] per_bank_core_req_byteen;
  (* src = "Vortex_axi_fpu.v:13186.59-13186.81" *)
  wire [63:0] per_bank_core_req_data;
  (* src = "Vortex_axi_fpu.v:13180.39-13180.62" *)
  wire [1:0] per_bank_core_req_pmask;
  (* src = "Vortex_axi_fpu.v:13192.25-13192.45" *)
  wire [1:0] per_bank_core_req_rw;
  (* src = "Vortex_axi_fpu.v:13190.60-13190.81" *)
  wire [91:0] per_bank_core_req_tag;
  (* src = "Vortex_axi_fpu.v:13188.81-13188.102" *)
  wire [1:0] per_bank_core_req_tid;
  (* src = "Vortex_axi_fpu.v:13178.25-13178.48" *)
  wire [1:0] per_bank_core_req_valid;
  (* src = "Vortex_axi_fpu.v:13182.60-13182.82" *)
  wire [7:0] per_bank_core_req_wsel;
  (* src = "Vortex_axi_fpu.v:13208.25-13208.48" *)
  wire [1:0] per_bank_core_rsp_ready;
  (* src = "Vortex_axi_fpu.v:13226.25-13226.47" *)
  wire [1:0] per_bank_mem_req_ready;
  (* src = "Vortex_axi_fpu.v:12753.13-12753.18" *)
  input reset;
  wire reset;
  assign _04_ = 4'hf & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) mem_req_byteen_p;
  assign _05_ = 64'h0000000000000000 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _11_;
  assign _06_ = 32'd4294967295 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) mem_req_data_p;
  assign _07_ = 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _12_;
  assign _08_ = ~ (* src = "Vortex_axi_fpu.v:13399.57-13399.114" *) mem_rsp_tag_qual[2];
  assign \genblk5[0].curr_bank_mem_rsp_valid  = mrsq_out_valid && (* src = "Vortex_axi_fpu.v:13399.38-13399.115" *) _08_;
  assign \genblk5[1].curr_bank_mem_rsp_valid  = mrsq_out_valid && (* src = "Vortex_axi_fpu.v:13399.38-13399.115" *) mem_rsp_tag_qual[2];
  assign _09_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 27'h0000000, mem_req_wsel_p, 2'h0 });
  assign _10_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 24'h000000, mem_req_wsel_p, 5'h00 });
  assign _11_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _02_;
  assign _12_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _03_;
  assign \genblk2.genblk1.mem_req_byteen_r  = _05_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _00_;
  assign \genblk2.genblk1.mem_req_data_r  = _07_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _01_;
  assign _02_ = $signed(_09_) < 0 ? 4'hf << - _09_ : 4'hf >> _09_;
  assign _00_ = $signed(_09_) < 0 ? _04_ << - _09_ : _04_ >> _09_;
  assign _03_ = $signed(_10_) < 0 ? 32'd4294967295 << - _10_ : 32'd4294967295 >> _10_;
  assign _01_ = $signed(_10_) < 0 ? _06_ << - _10_ : _06_ >> _10_;
  wire [1:0] _31_ = { \genblk5[1].curr_bank_mem_rsp_ready , \genblk5[0].curr_bank_mem_rsp_ready  };
  assign mrsq_out_ready = _31_[mem_rsp_tag_qual[2] +: 1];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13161.17-13165.3" *)
  VX_reset_relay __flush_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(flush_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13507.17-13511.3" *)
  VX_reset_relay __mreq_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(mreq_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13134.17-13138.3" *)
  VX_reset_relay __mrsq_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(mrsq_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13250.4-13270.3" *)
  \$paramod$3389ab6c5459f3e18096ff4e3d7f56b0fabd5533\VX_core_req_bank_sel  core_req_bank_sel (
    .clk(clk),
    .core_req_addr(core_req_addr_c),
    .core_req_byteen(core_req_byteen_c),
    .core_req_data(core_req_data_c),
    .core_req_ready(core_req_ready_c),
    .core_req_rw(core_req_rw_c),
    .core_req_tag(core_req_tag_c),
    .core_req_valid(core_req_valid_c),
    .per_bank_core_req_addr(per_bank_core_req_addr),
    .per_bank_core_req_byteen(per_bank_core_req_byteen),
    .per_bank_core_req_data(per_bank_core_req_data),
    .per_bank_core_req_pmask(per_bank_core_req_pmask),
    .per_bank_core_req_ready({ \genblk5[1].curr_bank_core_req_ready , \genblk5[0].curr_bank_core_req_ready  }),
    .per_bank_core_req_rw(per_bank_core_req_rw),
    .per_bank_core_req_tag(per_bank_core_req_tag),
    .per_bank_core_req_tid(per_bank_core_req_tid),
    .per_bank_core_req_valid(per_bank_core_req_valid),
    .per_bank_core_req_wsel(per_bank_core_req_wsel),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13478.4-13492.3" *)
  \$paramod$e384d86d9a9498a0468ad8b09a27aa812a227d53\VX_core_rsp_merge  core_rsp_merge (
    .clk(clk),
    .core_rsp_data(core_rsp_data_c),
    .core_rsp_ready(core_rsp_ready_c),
    .core_rsp_tag(core_rsp_tag_c),
    .core_rsp_tmask(core_rsp_tmask_c),
    .core_rsp_valid(core_rsp_valid_c),
    .per_bank_core_rsp_data({ \genblk5[1].curr_bank_core_rsp_data , \genblk5[0].curr_bank_core_rsp_data  }),
    .per_bank_core_rsp_pmask({ \genblk5[1].curr_bank_core_rsp_pmask , \genblk5[0].curr_bank_core_rsp_pmask  }),
    .per_bank_core_rsp_ready(per_bank_core_rsp_ready),
    .per_bank_core_rsp_tag({ \genblk5[1].curr_bank_core_rsp_tag , \genblk5[0].curr_bank_core_rsp_tag  }),
    .per_bank_core_rsp_tid({ \genblk5[1].curr_bank_core_rsp_tid , \genblk5[0].curr_bank_core_rsp_tid  }),
    .per_bank_core_rsp_valid({ \genblk5[1].curr_bank_core_rsp_valid , \genblk5[0].curr_bank_core_rsp_valid  }),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13171.4-13176.3" *)
  \$paramod$821f91c92000ed6b1f9509aae62a0aa5d3b2a5c5\VX_flush_ctrl  flush_ctrl (
    .addr_out(flush_addr),
    .clk(clk),
    .reset(flush_reset),
    .valid_out(flush_enable)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:12853.6-12862.5" *)
  \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000000001110001\PASSTHRU=1'0  \genblk1.core_rsp_sbuf  (
    .clk(clk),
    .data_in({ core_rsp_tmask_sb, core_rsp_data_sb, core_rsp_tag_sb }),
    .data_out({ core_rsp_tmask, core_rsp_data, core_rsp_tag }),
    .ready_in(core_rsp_ready_sb),
    .ready_out(core_rsp_ready),
    .reset(reset),
    .valid_in(core_rsp_valid_sb),
    .valid_out(core_rsp_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13016.6-13069.5" *)
  \$paramod$7528b535ded6675fd5f59a3dc4f96a033af773a8\VX_nc_bypass  \genblk3.nc_bypass  (
    .clk(clk),
    .core_req_addr_in(core_req_addr),
    .core_req_addr_out(core_req_addr_c),
    .core_req_byteen_in(core_req_byteen),
    .core_req_byteen_out(core_req_byteen_c),
    .core_req_data_in(core_req_data),
    .core_req_data_out(core_req_data_c),
    .core_req_ready_in(core_req_ready),
    .core_req_ready_out(core_req_ready_c),
    .core_req_rw_in(core_req_rw),
    .core_req_rw_out(core_req_rw_c),
    .core_req_tag_in(core_req_tag),
    .core_req_tag_out(core_req_tag_c),
    .core_req_valid_in(core_req_valid),
    .core_req_valid_out(core_req_valid_c),
    .core_rsp_data_in(core_rsp_data_c),
    .core_rsp_data_out(core_rsp_data_sb),
    .core_rsp_ready_in(core_rsp_ready_c),
    .core_rsp_ready_out(core_rsp_ready_sb),
    .core_rsp_tag_in(core_rsp_tag_c),
    .core_rsp_tag_out(core_rsp_tag_sb),
    .core_rsp_tmask_in(core_rsp_tmask_c),
    .core_rsp_tmask_out(core_rsp_tmask_sb),
    .core_rsp_valid_in(core_rsp_valid_c),
    .core_rsp_valid_out(core_rsp_valid_sb),
    .mem_req_addr_in(mem_req_addr_c),
    .mem_req_addr_out(mem_req_addr_sb),
    .mem_req_byteen_in(mem_req_byteen_c),
    .mem_req_byteen_out(mem_req_byteen_p),
    .mem_req_data_in(mem_req_data_c),
    .mem_req_data_out(mem_req_data_p),
    .mem_req_pmask_in(mem_req_pmask_c),
    .mem_req_pmask_out(mem_req_pmask_p),
    .mem_req_ready_in(mem_req_ready_c),
    .mem_req_ready_out(mem_req_ready_sb),
    .mem_req_rw_in(mem_req_rw_c),
    .mem_req_rw_out(mem_req_rw_p),
    .mem_req_tag_in({ mem_req_addr_c[0], mem_req_id }),
    .mem_req_tag_out(mem_req_tag_sb),
    .mem_req_valid_in(mem_req_valid_c),
    .mem_req_valid_out(mem_req_valid_sb),
    .mem_req_wsel_in(mem_req_wsel_c),
    .mem_req_wsel_out(mem_req_wsel_p),
    .mem_rsp_data_in(mem_rsp_data),
    .mem_rsp_data_out(mem_rsp_data_c),
    .mem_rsp_ready_in(mem_rsp_ready),
    .mem_rsp_ready_out(mem_rsp_ready_c),
    .mem_rsp_tag_in(mem_rsp_tag),
    .mem_rsp_tag_out(mem_rsp_tag_c),
    .mem_rsp_valid_in(mem_rsp_valid),
    .mem_rsp_valid_out(mem_rsp_valid_c),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13410.19-13414.5" *)
  VX_reset_relay \genblk5[0].__bank_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\genblk5[0].bank_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13432.6-13466.5" *)
  \$paramod$2f5e6269db76a611ffead447164d3135c3ad0b65\VX_bank  \genblk5[0].bank  (
    .clk(clk),
    .core_req_addr(per_bank_core_req_addr[24:0]),
    .core_req_byteen(per_bank_core_req_byteen[3:0]),
    .core_req_data(per_bank_core_req_data[31:0]),
    .core_req_pmask(per_bank_core_req_pmask[0]),
    .core_req_ready(\genblk5[0].curr_bank_core_req_ready ),
    .core_req_rw(per_bank_core_req_rw[0]),
    .core_req_tag(per_bank_core_req_tag[45:0]),
    .core_req_tid(per_bank_core_req_tid[0]),
    .core_req_valid(per_bank_core_req_valid[0]),
    .core_req_wsel(per_bank_core_req_wsel[3:0]),
    .core_rsp_data(\genblk5[0].curr_bank_core_rsp_data ),
    .core_rsp_pmask(\genblk5[0].curr_bank_core_rsp_pmask ),
    .core_rsp_ready(per_bank_core_rsp_ready[0]),
    .core_rsp_tag(\genblk5[0].curr_bank_core_rsp_tag ),
    .core_rsp_tid(\genblk5[0].curr_bank_core_rsp_tid ),
    .core_rsp_valid(\genblk5[0].curr_bank_core_rsp_valid ),
    .flush_addr(flush_addr),
    .flush_enable(flush_enable),
    .mem_req_addr(\genblk5[0].curr_bank_mem_req_addr ),
    .mem_req_byteen(\genblk5[0].curr_bank_mem_req_byteen ),
    .mem_req_data(\genblk5[0].curr_bank_mem_req_data ),
    .mem_req_id(\genblk5[0].curr_bank_mem_req_id ),
    .mem_req_pmask(\genblk5[0].curr_bank_mem_req_pmask ),
    .mem_req_ready(per_bank_mem_req_ready[0]),
    .mem_req_rw(\genblk5[0].curr_bank_mem_req_rw ),
    .mem_req_valid(\genblk5[0].curr_bank_mem_req_valid ),
    .mem_req_wsel(\genblk5[0].curr_bank_mem_req_wsel ),
    .mem_rsp_data(\genblk5[0].curr_bank_mem_rsp_data ),
    .mem_rsp_id(\genblk5[0].curr_bank_mem_rsp_id ),
    .mem_rsp_ready(\genblk5[0].curr_bank_mem_rsp_ready ),
    .mem_rsp_valid(\genblk5[0].curr_bank_mem_rsp_valid ),
    .reset(\genblk5[0].bank_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13410.19-13414.5" *)
  VX_reset_relay \genblk5[1].__bank_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\genblk5[1].bank_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13432.6-13466.5" *)
  \$paramod$bb5b595c49ed29f831538e96867c05ad5298d0f4\VX_bank  \genblk5[1].bank  (
    .clk(clk),
    .core_req_addr(per_bank_core_req_addr[49:25]),
    .core_req_byteen(per_bank_core_req_byteen[7:4]),
    .core_req_data(per_bank_core_req_data[63:32]),
    .core_req_pmask(per_bank_core_req_pmask[1]),
    .core_req_ready(\genblk5[1].curr_bank_core_req_ready ),
    .core_req_rw(per_bank_core_req_rw[1]),
    .core_req_tag(per_bank_core_req_tag[91:46]),
    .core_req_tid(per_bank_core_req_tid[1]),
    .core_req_valid(per_bank_core_req_valid[1]),
    .core_req_wsel(per_bank_core_req_wsel[7:4]),
    .core_rsp_data(\genblk5[1].curr_bank_core_rsp_data ),
    .core_rsp_pmask(\genblk5[1].curr_bank_core_rsp_pmask ),
    .core_rsp_ready(per_bank_core_rsp_ready[1]),
    .core_rsp_tag(\genblk5[1].curr_bank_core_rsp_tag ),
    .core_rsp_tid(\genblk5[1].curr_bank_core_rsp_tid ),
    .core_rsp_valid(\genblk5[1].curr_bank_core_rsp_valid ),
    .flush_addr(flush_addr),
    .flush_enable(flush_enable),
    .mem_req_addr(\genblk5[1].curr_bank_mem_req_addr ),
    .mem_req_byteen(\genblk5[1].curr_bank_mem_req_byteen ),
    .mem_req_data(\genblk5[1].curr_bank_mem_req_data ),
    .mem_req_id(\genblk5[1].curr_bank_mem_req_id ),
    .mem_req_pmask(\genblk5[1].curr_bank_mem_req_pmask ),
    .mem_req_ready(per_bank_mem_req_ready[1]),
    .mem_req_rw(\genblk5[1].curr_bank_mem_req_rw ),
    .mem_req_valid(\genblk5[1].curr_bank_mem_req_valid ),
    .mem_req_wsel(\genblk5[1].curr_bank_mem_req_wsel ),
    .mem_rsp_data(\genblk5[0].curr_bank_mem_rsp_data ),
    .mem_rsp_id(\genblk5[0].curr_bank_mem_rsp_id ),
    .mem_rsp_ready(\genblk5[1].curr_bank_mem_rsp_ready ),
    .mem_rsp_valid(\genblk5[1].curr_bank_mem_rsp_valid ),
    .reset(\genblk5[1].bank_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13517.4-13526.3" *)
  \$paramod$b8e2ed34812e31697b47cff10128023781e86811\VX_stream_arbiter  mem_req_arb (
    .clk(clk),
    .data_in({ \genblk5[1].curr_bank_mem_req_addr , 1'h1, \genblk5[1].curr_bank_mem_req_id , \genblk5[1].curr_bank_mem_req_rw , \genblk5[1].curr_bank_mem_req_pmask , \genblk5[1].curr_bank_mem_req_byteen , \genblk5[1].curr_bank_mem_req_wsel , \genblk5[1].curr_bank_mem_req_data , \genblk5[0].curr_bank_mem_req_addr , 1'h0, \genblk5[0].curr_bank_mem_req_id , \genblk5[0].curr_bank_mem_req_rw , \genblk5[0].curr_bank_mem_req_pmask , \genblk5[0].curr_bank_mem_req_byteen , \genblk5[0].curr_bank_mem_req_wsel , \genblk5[0].curr_bank_mem_req_data  }),
    .data_out({ mem_req_addr_c, mem_req_id, mem_req_rw_c, mem_req_pmask_c, mem_req_byteen_c, mem_req_wsel_c, mem_req_data_c }),
    .ready_in(per_bank_mem_req_ready),
    .ready_out(mem_req_ready_c),
    .reset(mreq_reset),
    .valid_in({ \genblk5[1].curr_bank_mem_req_valid , \genblk5[0].curr_bank_mem_req_valid  }),
    .valid_out(mem_req_valid_c)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:12826.4-12835.3" *)
  \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000001010010000\PASSTHRU=1'0  mem_req_sbuf (
    .clk(clk),
    .data_in({ mem_req_rw_p, \genblk2.genblk1.mem_req_byteen_r , mem_req_addr_sb, \genblk2.genblk1.mem_req_data_r , mem_req_tag_sb }),
    .data_out({ mem_req_rw, mem_req_byteen, mem_req_addr, mem_req_data, mem_req_tag }),
    .ready_in(mem_req_ready_sb),
    .ready_out(mem_req_ready),
    .reset(reset),
    .valid_in(mem_req_valid_sb),
    .valid_out(mem_req_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:13144.4-13153.3" *)
  \$paramod$e4056083279e910344c5994087edc507def79248\VX_elastic_buffer  mem_rsp_queue (
    .clk(clk),
    .data_in({ mem_rsp_tag_c, mem_rsp_data_c }),
    .data_out({ mem_rsp_tag_qual[2], \genblk5[0].curr_bank_mem_rsp_id , \genblk5[0].curr_bank_mem_rsp_data  }),
    .ready_in(mem_rsp_ready_c),
    .ready_out(mrsq_out_ready),
    .reset(mrsq_reset),
    .valid_in(mem_rsp_valid_c),
    .valid_out(mrsq_out_valid)
  );
  assign mem_rsp_tag_qual[1:0] = \genblk5[0].curr_bank_mem_rsp_id ;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_find_first" *)
(* src = "Vortex_axi_fpu.v:9025.1-9091.10" *)
module \$paramod$fc1f16e7a94ce0a19b3525bcf47a5721deb8b60c\VX_find_first (data_i, valid_i, data_o, valid_o);
  (* src = "Vortex_axi_fpu.v:9054.28-9054.31" *)
  wire [44:0] d_n;
  (* src = "Vortex_axi_fpu.v:9040.33-9040.39" *)
  input [23:0] data_i;
  wire [23:0] data_i;
  (* src = "Vortex_axi_fpu.v:9044.28-9044.34" *)
  output [2:0] data_o;
  wire [2:0] data_o;
  (* src = "Vortex_axi_fpu.v:9052.18-9052.21" *)
  wire [14:0] s_n;
  (* src = "Vortex_axi_fpu.v:9042.23-9042.30" *)
  input [7:0] valid_i;
  wire [7:0] valid_i;
  (* src = "Vortex_axi_fpu.v:9046.14-9046.21" *)
  output valid_o;
  wire valid_o;
  assign valid_o = s_n[1] | (* src = "Vortex_axi_fpu.v:9081.38-9081.117" *) s_n[2];
  assign s_n[1] = s_n[3] | (* src = "Vortex_axi_fpu.v:9081.38-9081.117" *) s_n[4];
  assign s_n[2] = s_n[5] | (* src = "Vortex_axi_fpu.v:9081.38-9081.117" *) s_n[6];
  assign s_n[3] = valid_i[0] | (* src = "Vortex_axi_fpu.v:9081.38-9081.117" *) valid_i[1];
  assign s_n[4] = valid_i[2] | (* src = "Vortex_axi_fpu.v:9081.38-9081.117" *) valid_i[3];
  assign s_n[5] = valid_i[4] | (* src = "Vortex_axi_fpu.v:9081.38-9081.117" *) valid_i[5];
  assign s_n[6] = valid_i[6] | (* src = "Vortex_axi_fpu.v:9081.38-9081.117" *) valid_i[7];
  assign data_o = s_n[1] ? (* src = "Vortex_axi_fpu.v:9083.56-9083.207" *) d_n[5:3] : d_n[8:6];
  assign d_n[5:3] = s_n[3] ? (* src = "Vortex_axi_fpu.v:9083.56-9083.207" *) d_n[11:9] : d_n[14:12];
  assign d_n[8:6] = s_n[5] ? (* src = "Vortex_axi_fpu.v:9083.56-9083.207" *) d_n[17:15] : d_n[20:18];
  assign d_n[11:9] = valid_i[0] ? (* src = "Vortex_axi_fpu.v:9083.56-9083.207" *) data_i[2:0] : data_i[5:3];
  assign d_n[14:12] = valid_i[2] ? (* src = "Vortex_axi_fpu.v:9083.56-9083.207" *) data_i[8:6] : data_i[11:9];
  assign d_n[17:15] = valid_i[4] ? (* src = "Vortex_axi_fpu.v:9083.56-9083.207" *) data_i[14:12] : data_i[17:15];
  assign d_n[20:18] = valid_i[6] ? (* src = "Vortex_axi_fpu.v:9083.56-9083.207" *) data_i[20:18] : data_i[23:21];
  assign { d_n[44:21], d_n[2:0] } = { data_i, data_o };
  assign { s_n[14:7], s_n[0] } = { valid_i, valid_o };
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_opgroup_block_E7A9E" *)
(* src = "Vortex_axi_fpu.v:23728.1-24171.10" *)
module \$paramod$fcad1e47b525414df468ec9e8bfac4d4cfc3f79d\fpnew_opgroup_block_E7A9E (clk_i, rst_ni, operands_i, is_boxed_i, rnd_mode_i, op_i, op_mod_i, src_fmt_i, dst_fmt_i, int_fmt_i, vectorial_op_i, tag_i, in_valid_i, in_ready_o, flush_i, result_o, status_o, extension_bit_o, tag_o, out_valid_o, out_ready_i
, busy_o);
  (* src = "Vortex_axi_fpu.v:23990.37-23990.53" *)
  wire _0_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire _1_;
  (* src = "Vortex_axi_fpu.v:24139.21-24139.35" *)
  wire [38:0] arbiter_output;
  (* src = "Vortex_axi_fpu.v:23846.14-23846.20" *)
  output busy_o;
  wire busy_o;
  (* src = "Vortex_axi_fpu.v:23796.13-23796.18" *)
  input clk_i;
  wire clk_i;
  (* src = "Vortex_axi_fpu.v:23817.19-23817.28" *)
  input [2:0] dst_fmt_i;
  wire [2:0] dst_fmt_i;
  (* src = "Vortex_axi_fpu.v:23838.14-23838.29" *)
  output extension_bit_o;
  wire extension_bit_o;
  (* src = "Vortex_axi_fpu.v:23831.13-23831.20" *)
  input flush_i;
  wire flush_i;
  (* src = "Vortex_axi_fpu.v:23850.13-23850.25" *)
  wire [4:0] fmt_in_ready;
  (* src = "Vortex_axi_fpu.v:23852.13-23852.26" *)
  (* unused_bits = "1 2 3 4" *)
  wire [4:0] fmt_out_ready;
  (* src = "Vortex_axi_fpu.v:23851.13-23851.26" *)
  wire [4:0] fmt_out_valid;
  (* src = "Vortex_axi_fpu.v:23855.127-23855.138" *)
  wire [194:0] fmt_outputs;
  (* src = "Vortex_axi_fpu.v:23988.10-23988.18" *)
  wire \gen_parallel_slices[0].active_format.in_valid ;
  (* src = "Vortex_axi_fpu.v:23829.14-23829.24" *)
  output in_ready_o;
  wire in_ready_o;
  (* src = "Vortex_axi_fpu.v:23827.13-23827.23" *)
  input in_valid_i;
  wire in_valid_i;
  (* src = "Vortex_axi_fpu.v:23821.19-23821.28" *)
  input [1:0] int_fmt_i;
  wire [1:0] int_fmt_i;
  (* src = "Vortex_axi_fpu.v:23802.50-23802.60" *)
  input [9:0] is_boxed_i;
  wire [9:0] is_boxed_i;
  (* src = "Vortex_axi_fpu.v:23809.19-23809.23" *)
  input [3:0] op_i;
  wire [3:0] op_i;
  (* src = "Vortex_axi_fpu.v:23811.13-23811.21" *)
  input op_mod_i;
  wire op_mod_i;
  (* src = "Vortex_axi_fpu.v:23800.44-23800.54" *)
  input [63:0] operands_i;
  wire [63:0] operands_i;
  (* src = "Vortex_axi_fpu.v:23844.13-23844.24" *)
  input out_ready_i;
  wire out_ready_i;
  (* src = "Vortex_axi_fpu.v:23842.14-23842.25" *)
  output out_valid_o;
  wire out_valid_o;
  (* src = "Vortex_axi_fpu.v:23833.28-23833.36" *)
  output [31:0] result_o;
  wire [31:0] result_o;
  (* src = "Vortex_axi_fpu.v:23805.19-23805.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:23798.13-23798.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "Vortex_axi_fpu.v:23815.19-23815.28" *)
  input [2:0] src_fmt_i;
  wire [2:0] src_fmt_i;
  (* src = "Vortex_axi_fpu.v:23836.20-23836.28" *)
  output [4:0] status_o;
  wire [4:0] status_o;
  (* src = "Vortex_axi_fpu.v:23825.13-23825.18" *)
  input tag_i;
  wire tag_i;
  (* src = "Vortex_axi_fpu.v:23840.14-23840.19" *)
  output tag_o;
  wire tag_o;
  (* src = "Vortex_axi_fpu.v:23823.13-23823.27" *)
  input vectorial_op_i;
  wire vectorial_op_i;
  assign in_ready_o = in_valid_i & (* src = "Vortex_axi_fpu.v:23857.22-23857.58" *) _1_;
  assign \gen_parallel_slices[0].active_format.in_valid  = in_valid_i & (* src = "Vortex_axi_fpu.v:23990.23-23990.54" *) _0_;
  assign _0_ = ! (* src = "Vortex_axi_fpu.v:23990.37-23990.53" *) dst_fmt_i;
  wire [4:0] _6_ = { 4'h0, fmt_in_ready[0] };
  assign _1_ = _6_[dst_fmt_i +: 1];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:23999.7-24019.6" *)
  \$paramod$c45b5c0102868fc556af5e7ef4f74554fb72fdd5\fpnew_opgroup_fmt_slice_09303  \gen_parallel_slices[0].active_format.i_fmt_slice  (
    .busy_o(busy_o),
    .clk_i(clk_i),
    .extension_bit_o(fmt_outputs[1]),
    .flush_i(flush_i),
    .in_ready_o(fmt_in_ready[0]),
    .in_valid_i(\gen_parallel_slices[0].active_format.in_valid ),
    .is_boxed_i(is_boxed_i[1:0]),
    .op_i(op_i),
    .op_mod_i(op_mod_i),
    .operands_i(operands_i),
    .out_ready_i(fmt_out_ready[0]),
    .out_valid_o(fmt_out_valid[0]),
    .result_o(fmt_outputs[38:7]),
    .rnd_mode_i(rnd_mode_i),
    .rst_ni(rst_ni),
    .status_o(fmt_outputs[6:2]),
    .tag_i(tag_i),
    .tag_o(fmt_outputs[0]),
    .vectorial_op_i(vectorial_op_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:24149.4-24160.3" *)
  \$paramod$282b73a20e4b0c6f071708df724a703bdc72e8f3\rr_arb_tree_3B043_A8992  i_arbiter (
    .clk_i(clk_i),
    .data_i({ 156'hfffffffffffffffffffffffffffffffffffffff, fmt_outputs[38:0] }),
    .data_o(arbiter_output),
    .flush_i(flush_i),
    .gnt_i(out_ready_i),
    .gnt_o(fmt_out_ready),
    .req_i({ 4'h0, fmt_out_valid[0] }),
    .req_o(out_valid_o),
    .rr_i(3'h0),
    .rst_ni(rst_ni)
  );
  assign extension_bit_o = arbiter_output[1];
  assign fmt_in_ready[4:1] = 4'h0;
  assign fmt_out_valid[4:1] = 4'h0;
  assign fmt_outputs[194:39] = 156'hfffffffffffffffffffffffffffffffffffffff;
  assign result_o = arbiter_output[38:7];
  assign status_o = arbiter_output[6:2];
  assign tag_o = arbiter_output[0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_fpu.v:9402.1-9502.10" *)
module \$paramod$ff75061401984b42a0e1b0eb7a918d5cac4c9b71\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_fpu.v:9416.13-9416.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:9422.27-9422.34" *)
  input [150:0] data_in;
  wire [150:0] data_in;
  (* src = "Vortex_axi_fpu.v:9424.28-9424.36" *)
  output [150:0] data_out;
  wire [150:0] data_out;
  (* src = "Vortex_axi_fpu.v:9420.13-9420.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:9465.34-9465.41" *)
  reg [149:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_fpu.v:9467.24-9467.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_fpu.v:9418.13-9418.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:9478.5-9482.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[149:0];
  (* src = "Vortex_axi_fpu.v:9469.5-9476.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[150];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* hdlname = "\\VX_cluster" *)
(* src = "Vortex_axi_fpu.v:390.1-542.10" *)
module \$paramod\VX_cluster\CLUSTER_ID=s32'00000000000000000000000000000000 (clk, reset, mem_req_valid, mem_req_rw, mem_req_byteen, mem_req_addr, mem_req_data, mem_req_tag, mem_req_ready, mem_rsp_valid, mem_rsp_data, mem_rsp_tag, mem_rsp_ready, busy);
  (* src = "Vortex_axi_fpu.v:435.14-435.18" *)
  output busy;
  wire busy;
  (* src = "Vortex_axi_fpu.v:409.13-409.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:465.9-465.19" *)
  wire \genblk1[0].core_reset ;
  (* src = "Vortex_axi_fpu.v:497.9-497.22" *)
  wire \genblk2.mem_arb_reset ;
  (* src = "Vortex_axi_fpu.v:419.56-419.68" *)
  output [25:0] mem_req_addr;
  wire [25:0] mem_req_addr;
  (* src = "Vortex_axi_fpu.v:417.41-417.55" *)
  output [63:0] mem_req_byteen;
  wire [63:0] mem_req_byteen;
  (* src = "Vortex_axi_fpu.v:421.47-421.59" *)
  output [511:0] mem_req_data;
  wire [511:0] mem_req_data;
  (* src = "Vortex_axi_fpu.v:425.13-425.26" *)
  input mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_fpu.v:415.14-415.24" *)
  output mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_fpu.v:423.230-423.241" *)
  output [53:0] mem_req_tag;
  wire [53:0] mem_req_tag;
  (* src = "Vortex_axi_fpu.v:413.14-413.27" *)
  output mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_fpu.v:429.46-429.58" *)
  input [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_fpu.v:433.14-433.27" *)
  output mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_fpu.v:431.229-431.240" *)
  input [53:0] mem_rsp_tag;
  wire [53:0] mem_rsp_tag;
  (* src = "Vortex_axi_fpu.v:427.13-427.26" *)
  input mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_fpu.v:443.49-443.70" *)
  wire [25:0] per_core_mem_req_addr;
  (* src = "Vortex_axi_fpu.v:441.34-441.57" *)
  wire [63:0] per_core_mem_req_byteen;
  (* src = "Vortex_axi_fpu.v:445.40-445.61" *)
  wire [511:0] per_core_mem_req_data;
  (* src = "Vortex_axi_fpu.v:449.13-449.35" *)
  wire per_core_mem_req_ready;
  (* src = "Vortex_axi_fpu.v:439.13-439.32" *)
  wire per_core_mem_req_rw;
  (* src = "Vortex_axi_fpu.v:447.1321-447.1341" *)
  wire [53:0] per_core_mem_req_tag;
  (* src = "Vortex_axi_fpu.v:437.13-437.35" *)
  wire per_core_mem_req_valid;
  (* src = "Vortex_axi_fpu.v:453.40-453.61" *)
  wire [511:0] per_core_mem_rsp_data;
  (* src = "Vortex_axi_fpu.v:457.13-457.35" *)
  wire per_core_mem_rsp_ready;
  (* src = "Vortex_axi_fpu.v:455.1321-455.1341" *)
  wire [53:0] per_core_mem_rsp_tag;
  (* src = "Vortex_axi_fpu.v:451.13-451.35" *)
  wire per_core_mem_rsp_valid;
  (* src = "Vortex_axi_fpu.v:411.13-411.18" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:467.19-471.5" *)
  VX_reset_relay \genblk1[0].__core_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\genblk1[0].core_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:473.46-488.5" *)
  \$paramod\VX_core\CORE_ID=s32'00000000000000000000000000000000  \genblk1[0].core  (
    .busy(busy),
    .clk(clk),
    .mem_req_addr(per_core_mem_req_addr),
    .mem_req_byteen(per_core_mem_req_byteen),
    .mem_req_data(per_core_mem_req_data),
    .mem_req_ready(per_core_mem_req_ready),
    .mem_req_rw(per_core_mem_req_rw),
    .mem_req_tag(per_core_mem_req_tag),
    .mem_req_valid(per_core_mem_req_valid),
    .mem_rsp_data(per_core_mem_rsp_data),
    .mem_rsp_ready(per_core_mem_rsp_ready),
    .mem_rsp_tag(per_core_mem_rsp_tag),
    .mem_rsp_valid(per_core_mem_rsp_valid),
    .reset(\genblk1[0].core_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:499.19-503.5" *)
  VX_reset_relay \genblk2.__mem_arb_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\genblk2.mem_arb_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:514.6-539.5" *)
  \$paramod$338198d193f65bf875000d05edd4792a3a0fca70\VX_mem_arb  \genblk2.mem_arb  (
    .clk(clk),
    .req_addr_in(per_core_mem_req_addr),
    .req_addr_out(mem_req_addr),
    .req_byteen_in(per_core_mem_req_byteen),
    .req_byteen_out(mem_req_byteen),
    .req_data_in(per_core_mem_req_data),
    .req_data_out(mem_req_data),
    .req_ready_in(per_core_mem_req_ready),
    .req_ready_out(mem_req_ready),
    .req_rw_in(per_core_mem_req_rw),
    .req_rw_out(mem_req_rw),
    .req_tag_in(per_core_mem_req_tag),
    .req_tag_out(mem_req_tag),
    .req_valid_in(per_core_mem_req_valid),
    .req_valid_out(mem_req_valid),
    .reset(\genblk2.mem_arb_reset ),
    .rsp_data_in(mem_rsp_data),
    .rsp_data_out(per_core_mem_rsp_data),
    .rsp_ready_in(mem_rsp_ready),
    .rsp_ready_out(per_core_mem_rsp_ready),
    .rsp_tag_in(mem_rsp_tag),
    .rsp_tag_out(per_core_mem_rsp_tag),
    .rsp_valid_in(mem_rsp_valid),
    .rsp_valid_out(per_core_mem_rsp_valid)
  );
endmodule

(* hdlname = "\\VX_core" *)
(* src = "Vortex_axi_fpu.v:1549.1-2285.10" *)
module \$paramod\VX_core\CORE_ID=s32'00000000000000000000000000000000 (clk, reset, mem_req_valid, mem_req_rw, mem_req_byteen, mem_req_addr, mem_req_data, mem_req_tag, mem_req_ready, mem_rsp_valid, mem_rsp_data, mem_rsp_tag, mem_rsp_ready, busy);
  (* src = "Vortex_axi_fpu.v:1594.14-1594.18" *)
  output busy;
  wire busy;
  (* src = "Vortex_axi_fpu.v:1568.13-1568.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:1692.16-1692.20" *)
  wire [59:0] \dcache_req_if.addr ;
  (* src = "Vortex_axi_fpu.v:1690.15-1690.21" *)
  wire [7:0] \dcache_req_if.byteen ;
  (* src = "Vortex_axi_fpu.v:1694.16-1694.20" *)
  wire [63:0] \dcache_req_if.data ;
  (* src = "Vortex_axi_fpu.v:1698.15-1698.20" *)
  wire [1:0] \dcache_req_if.ready ;
  (* src = "Vortex_axi_fpu.v:1688.15-1688.17" *)
  wire [1:0] \dcache_req_if.rw ;
  (* src = "Vortex_axi_fpu.v:1696.16-1696.19" *)
  wire [95:0] \dcache_req_if.tag ;
  (* src = "Vortex_axi_fpu.v:1686.15-1686.20" *)
  wire [1:0] \dcache_req_if.valid ;
  (* src = "Vortex_axi_fpu.v:1721.16-1721.20" *)
  wire [63:0] \dcache_rsp_if.data ;
  (* src = "Vortex_axi_fpu.v:1725.9-1725.14" *)
  wire \dcache_rsp_if.ready ;
  (* src = "Vortex_axi_fpu.v:1723.16-1723.19" *)
  wire [47:0] \dcache_rsp_if.tag ;
  (* src = "Vortex_axi_fpu.v:1719.15-1719.20" *)
  wire [1:0] \dcache_rsp_if.tmask ;
  (* src = "Vortex_axi_fpu.v:1717.9-1717.14" *)
  wire \dcache_rsp_if.valid ;
  (* src = "Vortex_axi_fpu.v:1743.16-1743.20" *)
  wire [29:0] \icache_req_if.addr ;
  (* src = "Vortex_axi_fpu.v:1747.9-1747.14" *)
  wire \icache_req_if.ready ;
  (* src = "Vortex_axi_fpu.v:1745.16-1745.19" *)
  wire [44:0] \icache_req_if.tag ;
  (* src = "Vortex_axi_fpu.v:1741.9-1741.14" *)
  wire \icache_req_if.valid ;
  (* src = "Vortex_axi_fpu.v:1765.16-1765.20" *)
  wire [31:0] \icache_rsp_if.data ;
  (* src = "Vortex_axi_fpu.v:1769.9-1769.14" *)
  wire \icache_rsp_if.ready ;
  (* src = "Vortex_axi_fpu.v:1767.16-1767.19" *)
  wire [44:0] \icache_rsp_if.tag ;
  (* src = "Vortex_axi_fpu.v:1763.9-1763.14" *)
  wire \icache_rsp_if.valid ;
  (* src = "Vortex_axi_fpu.v:1578.56-1578.68" *)
  output [25:0] mem_req_addr;
  wire [25:0] mem_req_addr;
  (* src = "Vortex_axi_fpu.v:1576.41-1576.55" *)
  output [63:0] mem_req_byteen;
  wire [63:0] mem_req_byteen;
  (* src = "Vortex_axi_fpu.v:1580.47-1580.59" *)
  output [511:0] mem_req_data;
  wire [511:0] mem_req_data;
  (* src = "Vortex_axi_fpu.v:1584.13-1584.26" *)
  input mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_fpu.v:1574.14-1574.24" *)
  output mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_fpu.v:1582.230-1582.241" *)
  output [53:0] mem_req_tag;
  wire [53:0] mem_req_tag;
  (* src = "Vortex_axi_fpu.v:1572.14-1572.27" *)
  output mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_fpu.v:1588.46-1588.58" *)
  input [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_fpu.v:1592.14-1592.27" *)
  output mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_fpu.v:1590.229-1590.240" *)
  input [53:0] mem_rsp_tag;
  wire [53:0] mem_rsp_tag;
  (* src = "Vortex_axi_fpu.v:1586.13-1586.26" *)
  input mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_fpu.v:1899.29-1899.33" *)
  wire [25:0] \mem_unit.dcache_mem_req_if.addr ;
  (* src = "Vortex_axi_fpu.v:1897.28-1897.34" *)
  wire [63:0] \mem_unit.dcache_mem_req_if.byteen ;
  (* src = "Vortex_axi_fpu.v:1901.29-1901.33" *)
  wire [511:0] \mem_unit.dcache_mem_req_if.data ;
  (* src = "Vortex_axi_fpu.v:1905.10-1905.15" *)
  wire \mem_unit.dcache_mem_req_if.ready ;
  (* src = "Vortex_axi_fpu.v:1895.10-1895.12" *)
  wire \mem_unit.dcache_mem_req_if.rw ;
  (* src = "Vortex_axi_fpu.v:1903.28-1903.31" *)
  wire [52:0] \mem_unit.dcache_mem_req_if.tag ;
  (* src = "Vortex_axi_fpu.v:1893.10-1893.15" *)
  wire \mem_unit.dcache_mem_req_if.valid ;
  (* src = "Vortex_axi_fpu.v:1921.29-1921.33" *)
  wire [511:0] \mem_unit.dcache_mem_rsp_if.data ;
  (* src = "Vortex_axi_fpu.v:1925.10-1925.15" *)
  wire \mem_unit.dcache_mem_rsp_if.ready ;
  (* src = "Vortex_axi_fpu.v:1923.28-1923.31" *)
  wire [52:0] \mem_unit.dcache_mem_rsp_if.tag ;
  (* src = "Vortex_axi_fpu.v:1919.10-1919.15" *)
  wire \mem_unit.dcache_mem_rsp_if.valid ;
  (* src = "Vortex_axi_fpu.v:1948.17-1948.21" *)
  wire [59:0] \mem_unit.dcache_req_tmp_if.addr ;
  (* src = "Vortex_axi_fpu.v:1946.16-1946.22" *)
  wire [7:0] \mem_unit.dcache_req_tmp_if.byteen ;
  (* src = "Vortex_axi_fpu.v:1950.17-1950.21" *)
  wire [63:0] \mem_unit.dcache_req_tmp_if.data ;
  (* src = "Vortex_axi_fpu.v:1954.16-1954.21" *)
  wire [1:0] \mem_unit.dcache_req_tmp_if.ready ;
  (* src = "Vortex_axi_fpu.v:1944.16-1944.18" *)
  wire [1:0] \mem_unit.dcache_req_tmp_if.rw ;
  (* src = "Vortex_axi_fpu.v:1952.17-1952.20" *)
  wire [93:0] \mem_unit.dcache_req_tmp_if.tag ;
  (* src = "Vortex_axi_fpu.v:1942.16-1942.21" *)
  wire [1:0] \mem_unit.dcache_req_tmp_if.valid ;
  (* src = "Vortex_axi_fpu.v:1992.9-1992.21" *)
  wire \mem_unit.dcache_reset ;
  (* src = "Vortex_axi_fpu.v:1975.17-1975.21" *)
  wire [63:0] \mem_unit.dcache_rsp_tmp_if.data ;
  (* src = "Vortex_axi_fpu.v:1979.10-1979.15" *)
  wire \mem_unit.dcache_rsp_tmp_if.ready ;
  (* src = "Vortex_axi_fpu.v:1977.17-1977.20" *)
  wire [46:0] \mem_unit.dcache_rsp_tmp_if.tag ;
  (* src = "Vortex_axi_fpu.v:1973.16-1973.21" *)
  wire [1:0] \mem_unit.dcache_rsp_tmp_if.tmask ;
  (* src = "Vortex_axi_fpu.v:1971.10-1971.15" *)
  wire \mem_unit.dcache_rsp_tmp_if.valid ;
  (* src = "Vortex_axi_fpu.v:2157.10-2157.24" *)
  wire \mem_unit.genblk1.smem_arb_reset ;
  (* src = "Vortex_axi_fpu.v:2121.18-2121.22" *)
  wire [59:0] \mem_unit.genblk1.smem_req_if.addr ;
  (* src = "Vortex_axi_fpu.v:2119.17-2119.23" *)
  wire [7:0] \mem_unit.genblk1.smem_req_if.byteen ;
  (* src = "Vortex_axi_fpu.v:2123.18-2123.22" *)
  wire [63:0] \mem_unit.genblk1.smem_req_if.data ;
  (* src = "Vortex_axi_fpu.v:2127.17-2127.22" *)
  wire [1:0] \mem_unit.genblk1.smem_req_if.ready ;
  (* src = "Vortex_axi_fpu.v:2117.17-2117.19" *)
  wire [1:0] \mem_unit.genblk1.smem_req_if.rw ;
  (* src = "Vortex_axi_fpu.v:2125.18-2125.21" *)
  wire [93:0] \mem_unit.genblk1.smem_req_if.tag ;
  (* src = "Vortex_axi_fpu.v:2115.17-2115.22" *)
  wire [1:0] \mem_unit.genblk1.smem_req_if.valid ;
  (* src = "Vortex_axi_fpu.v:2165.10-2165.20" *)
  wire \mem_unit.genblk1.smem_reset ;
  (* src = "Vortex_axi_fpu.v:2148.18-2148.22" *)
  wire [63:0] \mem_unit.genblk1.smem_rsp_if.data ;
  (* src = "Vortex_axi_fpu.v:2152.11-2152.16" *)
  wire \mem_unit.genblk1.smem_rsp_if.ready ;
  (* src = "Vortex_axi_fpu.v:2150.18-2150.21" *)
  wire [46:0] \mem_unit.genblk1.smem_rsp_if.tag ;
  (* src = "Vortex_axi_fpu.v:2146.17-2146.22" *)
  wire [1:0] \mem_unit.genblk1.smem_rsp_if.tmask ;
  (* src = "Vortex_axi_fpu.v:2144.11-2144.16" *)
  wire \mem_unit.genblk1.smem_rsp_if.valid ;
  (* src = "Vortex_axi_fpu.v:1848.29-1848.33" *)
  wire [25:0] \mem_unit.icache_mem_req_if.addr ;
  (* src = "Vortex_axi_fpu.v:1846.28-1846.34" *)
  wire [63:0] \mem_unit.icache_mem_req_if.byteen ;
  (* src = "Vortex_axi_fpu.v:1850.29-1850.33" *)
  wire [511:0] \mem_unit.icache_mem_req_if.data ;
  (* src = "Vortex_axi_fpu.v:1854.10-1854.15" *)
  wire \mem_unit.icache_mem_req_if.ready ;
  (* src = "Vortex_axi_fpu.v:1844.10-1844.12" *)
  wire \mem_unit.icache_mem_req_if.rw ;
  (* src = "Vortex_axi_fpu.v:1852.16-1852.19" *)
  wire \mem_unit.icache_mem_req_if.tag ;
  (* src = "Vortex_axi_fpu.v:1842.10-1842.15" *)
  wire \mem_unit.icache_mem_req_if.valid ;
  (* src = "Vortex_axi_fpu.v:1870.29-1870.33" *)
  wire [511:0] \mem_unit.icache_mem_rsp_if.data ;
  (* src = "Vortex_axi_fpu.v:1874.10-1874.15" *)
  wire \mem_unit.icache_mem_rsp_if.ready ;
  (* src = "Vortex_axi_fpu.v:1872.16-1872.19" *)
  wire \mem_unit.icache_mem_rsp_if.tag ;
  (* src = "Vortex_axi_fpu.v:1868.10-1868.15" *)
  wire \mem_unit.icache_mem_rsp_if.valid ;
  (* src = "Vortex_axi_fpu.v:2242.115-2242.133" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52" *)
  wire [52:0] \mem_unit.icache_mem_rsp_tag ;
  (* src = "Vortex_axi_fpu.v:1984.9-1984.21" *)
  wire \mem_unit.icache_reset ;
  (* src = "Vortex_axi_fpu.v:2000.9-2000.22" *)
  wire \mem_unit.mem_arb_reset ;
  (* src = "Vortex_axi_fpu.v:1570.13-1570.18" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:1994.19-1998.5" *)
  VX_reset_relay \mem_unit.__dcache_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\mem_unit.dcache_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:1986.19-1990.5" *)
  VX_reset_relay \mem_unit.__icache_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\mem_unit.icache_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:2002.19-2006.5" *)
  VX_reset_relay \mem_unit.__mem_arb_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\mem_unit.mem_arb_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:2073.6-2099.5" *)
  \$paramod$f70b96fce7dd7c268438b496ece0b9ab344b97af\VX_cache  \mem_unit.dcache  (
    .clk(clk),
    .core_req_addr(\mem_unit.dcache_req_tmp_if.addr ),
    .core_req_byteen(\mem_unit.dcache_req_tmp_if.byteen ),
    .core_req_data(\mem_unit.dcache_req_tmp_if.data ),
    .core_req_ready(\mem_unit.dcache_req_tmp_if.ready ),
    .core_req_rw(\mem_unit.dcache_req_tmp_if.rw ),
    .core_req_tag(\mem_unit.dcache_req_tmp_if.tag ),
    .core_req_valid(\mem_unit.dcache_req_tmp_if.valid ),
    .core_rsp_data(\mem_unit.dcache_rsp_tmp_if.data ),
    .core_rsp_ready(\mem_unit.dcache_rsp_tmp_if.ready ),
    .core_rsp_tag(\mem_unit.dcache_rsp_tmp_if.tag ),
    .core_rsp_tmask(\mem_unit.dcache_rsp_tmp_if.tmask ),
    .core_rsp_valid(\mem_unit.dcache_rsp_tmp_if.valid ),
    .mem_req_addr(\mem_unit.dcache_mem_req_if.addr ),
    .mem_req_byteen(\mem_unit.dcache_mem_req_if.byteen ),
    .mem_req_data(\mem_unit.dcache_mem_req_if.data ),
    .mem_req_ready(\mem_unit.dcache_mem_req_if.ready ),
    .mem_req_rw(\mem_unit.dcache_mem_req_if.rw ),
    .mem_req_tag(\mem_unit.dcache_mem_req_if.tag ),
    .mem_req_valid(\mem_unit.dcache_mem_req_if.valid ),
    .mem_rsp_data(\mem_unit.dcache_mem_rsp_if.data ),
    .mem_rsp_ready(\mem_unit.dcache_mem_rsp_if.ready ),
    .mem_rsp_tag(\mem_unit.dcache_mem_rsp_if.tag ),
    .mem_rsp_valid(\mem_unit.dcache_mem_rsp_if.valid ),
    .reset(\mem_unit.dcache_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:2159.20-2163.6" *)
  VX_reset_relay \mem_unit.genblk1.__smem_arb_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\mem_unit.genblk1.smem_arb_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:2167.20-2171.6" *)
  VX_reset_relay \mem_unit.genblk1.__smem_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\mem_unit.genblk1.smem_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:2222.7-2237.6" *)
  \$paramod$9617f7708be97017d1404670ac9f98edf3a9e070\VX_shared_mem  \mem_unit.genblk1.smem  (
    .clk(clk),
    .core_req_addr(\mem_unit.genblk1.smem_req_if.addr ),
    .core_req_byteen(\mem_unit.genblk1.smem_req_if.byteen ),
    .core_req_data(\mem_unit.genblk1.smem_req_if.data ),
    .core_req_ready(\mem_unit.genblk1.smem_req_if.ready ),
    .core_req_rw(\mem_unit.genblk1.smem_req_if.rw ),
    .core_req_tag(\mem_unit.genblk1.smem_req_if.tag ),
    .core_req_valid(\mem_unit.genblk1.smem_req_if.valid ),
    .core_rsp_data(\mem_unit.genblk1.smem_rsp_if.data ),
    .core_rsp_ready(\mem_unit.genblk1.smem_rsp_if.ready ),
    .core_rsp_tag(\mem_unit.genblk1.smem_rsp_if.tag ),
    .core_rsp_tmask(\mem_unit.genblk1.smem_rsp_if.tmask ),
    .core_rsp_valid(\mem_unit.genblk1.smem_rsp_if.valid ),
    .reset(\mem_unit.genblk1.smem_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:2182.7-2209.6" *)
  \$paramod$432d1bba5ad8f2a3a7ba83ffd4599461eeebdef8\VX_smem_arb  \mem_unit.genblk1.smem_arb  (
    .clk(clk),
    .req_addr_in(\dcache_req_if.addr ),
    .req_addr_out({ \mem_unit.genblk1.smem_req_if.addr , \mem_unit.dcache_req_tmp_if.addr  }),
    .req_byteen_in(\dcache_req_if.byteen ),
    .req_byteen_out({ \mem_unit.genblk1.smem_req_if.byteen , \mem_unit.dcache_req_tmp_if.byteen  }),
    .req_data_in(\dcache_req_if.data ),
    .req_data_out({ \mem_unit.genblk1.smem_req_if.data , \mem_unit.dcache_req_tmp_if.data  }),
    .req_ready_in(\dcache_req_if.ready ),
    .req_ready_out({ \mem_unit.genblk1.smem_req_if.ready , \mem_unit.dcache_req_tmp_if.ready  }),
    .req_rw_in(\dcache_req_if.rw ),
    .req_rw_out({ \mem_unit.genblk1.smem_req_if.rw , \mem_unit.dcache_req_tmp_if.rw  }),
    .req_tag_in(\dcache_req_if.tag ),
    .req_tag_out({ \mem_unit.genblk1.smem_req_if.tag , \mem_unit.dcache_req_tmp_if.tag  }),
    .req_valid_in(\dcache_req_if.valid ),
    .req_valid_out({ \mem_unit.genblk1.smem_req_if.valid , \mem_unit.dcache_req_tmp_if.valid  }),
    .reset(\mem_unit.genblk1.smem_arb_reset ),
    .rsp_data_in({ \mem_unit.genblk1.smem_rsp_if.data , \mem_unit.dcache_rsp_tmp_if.data  }),
    .rsp_data_out(\dcache_rsp_if.data ),
    .rsp_ready_in({ \mem_unit.genblk1.smem_rsp_if.ready , \mem_unit.dcache_rsp_tmp_if.ready  }),
    .rsp_ready_out(\dcache_rsp_if.ready ),
    .rsp_tag_in({ \mem_unit.genblk1.smem_rsp_if.tag , \mem_unit.dcache_rsp_tmp_if.tag  }),
    .rsp_tag_out(\dcache_rsp_if.tag ),
    .rsp_tmask_in({ \mem_unit.genblk1.smem_rsp_if.tmask , \mem_unit.dcache_rsp_tmp_if.tmask  }),
    .rsp_tmask_out(\dcache_rsp_if.tmask ),
    .rsp_valid_in({ \mem_unit.genblk1.smem_rsp_if.valid , \mem_unit.dcache_rsp_tmp_if.valid  }),
    .rsp_valid_out(\dcache_rsp_if.valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:2028.6-2053.5" *)
  \$paramod$9f55eb65a1763d684ead5d482d4054e4c0be8a16\VX_cache  \mem_unit.icache  (
    .clk(clk),
    .core_req_addr(\icache_req_if.addr ),
    .core_req_byteen(4'h0),
    .core_req_data(32'hxxxxxxxx),
    .core_req_ready(\icache_req_if.ready ),
    .core_req_rw(1'h0),
    .core_req_tag(\icache_req_if.tag ),
    .core_req_valid(\icache_req_if.valid ),
    .core_rsp_data(\icache_rsp_if.data ),
    .core_rsp_ready(\icache_rsp_if.ready ),
    .core_rsp_tag(\icache_rsp_if.tag ),
    .core_rsp_valid(\icache_rsp_if.valid ),
    .mem_req_addr(\mem_unit.icache_mem_req_if.addr ),
    .mem_req_byteen(\mem_unit.icache_mem_req_if.byteen ),
    .mem_req_data(\mem_unit.icache_mem_req_if.data ),
    .mem_req_ready(\mem_unit.icache_mem_req_if.ready ),
    .mem_req_rw(\mem_unit.icache_mem_req_if.rw ),
    .mem_req_tag(\mem_unit.icache_mem_req_if.tag ),
    .mem_req_valid(\mem_unit.icache_mem_req_if.valid ),
    .mem_rsp_data(\mem_unit.icache_mem_rsp_if.data ),
    .mem_rsp_ready(\mem_unit.icache_mem_rsp_if.ready ),
    .mem_rsp_tag(\mem_unit.icache_mem_rsp_if.tag ),
    .mem_rsp_valid(\mem_unit.icache_mem_rsp_if.valid ),
    .reset(\mem_unit.icache_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:2255.6-2280.5" *)
  \$paramod$a9e7e8f3d8f00f842d2aaf8c37abcfc5fcf1ff48\VX_mem_arb  \mem_unit.mem_arb  (
    .clk(clk),
    .req_addr_in({ \mem_unit.dcache_mem_req_if.addr , \mem_unit.icache_mem_req_if.addr  }),
    .req_addr_out(mem_req_addr),
    .req_byteen_in({ \mem_unit.dcache_mem_req_if.byteen , \mem_unit.icache_mem_req_if.byteen  }),
    .req_byteen_out(mem_req_byteen),
    .req_data_in({ \mem_unit.dcache_mem_req_if.data , \mem_unit.icache_mem_req_if.data  }),
    .req_data_out(mem_req_data),
    .req_ready_in({ \mem_unit.dcache_mem_req_if.ready , \mem_unit.icache_mem_req_if.ready  }),
    .req_ready_out(mem_req_ready),
    .req_rw_in({ \mem_unit.dcache_mem_req_if.rw , \mem_unit.icache_mem_req_if.rw  }),
    .req_rw_out(mem_req_rw),
    .req_tag_in({ \mem_unit.dcache_mem_req_if.tag , 52'h0000000000000, \mem_unit.icache_mem_req_if.tag  }),
    .req_tag_out(mem_req_tag),
    .req_valid_in({ \mem_unit.dcache_mem_req_if.valid , \mem_unit.icache_mem_req_if.valid  }),
    .req_valid_out(mem_req_valid),
    .reset(\mem_unit.mem_arb_reset ),
    .rsp_data_in(mem_rsp_data),
    .rsp_data_out({ \mem_unit.dcache_mem_rsp_if.data , \mem_unit.icache_mem_rsp_if.data  }),
    .rsp_ready_in(mem_rsp_ready),
    .rsp_ready_out({ \mem_unit.dcache_mem_rsp_if.ready , \mem_unit.icache_mem_rsp_if.ready  }),
    .rsp_tag_in(mem_rsp_tag),
    .rsp_tag_out({ \mem_unit.dcache_mem_rsp_if.tag , \mem_unit.icache_mem_rsp_tag [52:1], \mem_unit.icache_mem_rsp_if.tag  }),
    .rsp_valid_in(mem_rsp_valid),
    .rsp_valid_out({ \mem_unit.dcache_mem_rsp_if.valid , \mem_unit.icache_mem_rsp_if.valid  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:1775.35-1799.3" *)
  \$paramod\VX_pipeline\CORE_ID=s32'00000000000000000000000000000000  pipeline (
    .busy(busy),
    .clk(clk),
    .dcache_req_addr(\dcache_req_if.addr ),
    .dcache_req_byteen(\dcache_req_if.byteen ),
    .dcache_req_data(\dcache_req_if.data ),
    .dcache_req_ready(\dcache_req_if.ready ),
    .dcache_req_rw(\dcache_req_if.rw ),
    .dcache_req_tag(\dcache_req_if.tag ),
    .dcache_req_valid(\dcache_req_if.valid ),
    .dcache_rsp_data(\dcache_rsp_if.data ),
    .dcache_rsp_ready(\dcache_rsp_if.ready ),
    .dcache_rsp_tag(\dcache_rsp_if.tag ),
    .dcache_rsp_tmask(\dcache_rsp_if.tmask ),
    .dcache_rsp_valid(\dcache_rsp_if.valid ),
    .icache_req_addr(\icache_req_if.addr ),
    .icache_req_ready(\icache_req_if.ready ),
    .icache_req_tag(\icache_req_if.tag ),
    .icache_req_valid(\icache_req_if.valid ),
    .icache_rsp_data(\icache_rsp_if.data ),
    .icache_rsp_ready(\icache_rsp_if.ready ),
    .icache_rsp_tag(\icache_rsp_if.tag ),
    .icache_rsp_valid(\icache_rsp_if.valid ),
    .reset(reset)
  );
  assign \mem_unit.icache_mem_rsp_tag [0] = \mem_unit.icache_mem_rsp_if.tag ;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_lzc" *)
(* src = "Vortex_axi_fpu.v:10777.1-10819.10" *)
module \$paramod\VX_lzc\N=s32'00000000000000000000000000000010 (in_i, cnt_o, valid_o);
  (* src = "Vortex_axi_fpu.v:10791.27-10791.32" *)
  output cnt_o;
  wire cnt_o;
  (* src = "Vortex_axi_fpu.v:10789.23-10789.27" *)
  input [1:0] in_i;
  wire [1:0] in_i;
  (* src = "Vortex_axi_fpu.v:10793.14-10793.21" *)
  output valid_o;
  wire valid_o;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:10813.4-10818.3" *)
  \$paramod$32507915675ec3d80a2720259126713881768d88\VX_find_first  find_first (
    .data_i(2'h2),
    .data_o(cnt_o),
    .valid_i(in_i),
    .valid_o(valid_o)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_lzc" *)
(* src = "Vortex_axi_fpu.v:10777.1-10819.10" *)
module \$paramod\VX_lzc\N=s32'00000000000000000000000000000100 (in_i, cnt_o, valid_o);
  (* src = "Vortex_axi_fpu.v:10791.27-10791.32" *)
  output [1:0] cnt_o;
  wire [1:0] cnt_o;
  (* src = "Vortex_axi_fpu.v:10789.23-10789.27" *)
  input [3:0] in_i;
  wire [3:0] in_i;
  (* src = "Vortex_axi_fpu.v:10793.14-10793.21" *)
  output valid_o;
  wire valid_o;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:10813.4-10818.3" *)
  \$paramod$c65a5fc8e3d9f047b788feb3342b4cbb87047ec7\VX_find_first  find_first (
    .data_i(8'he4),
    .data_o(cnt_o),
    .valid_i(in_i),
    .valid_o(valid_o)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_lzc" *)
(* src = "Vortex_axi_fpu.v:10777.1-10819.10" *)
module \$paramod\VX_lzc\N=s32'00000000000000000000000000001000 (in_i, cnt_o, valid_o);
  (* src = "Vortex_axi_fpu.v:10791.27-10791.32" *)
  output [2:0] cnt_o;
  wire [2:0] cnt_o;
  (* src = "Vortex_axi_fpu.v:10789.23-10789.27" *)
  input [7:0] in_i;
  wire [7:0] in_i;
  (* src = "Vortex_axi_fpu.v:10793.14-10793.21" *)
  output valid_o;
  wire valid_o;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:10813.4-10818.3" *)
  \$paramod$fc1f16e7a94ce0a19b3525bcf47a5721deb8b60c\VX_find_first  find_first (
    .data_i(24'hfac688),
    .data_o(cnt_o),
    .valid_i(in_i),
    .valid_o(valid_o)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_onehot_encoder" *)
(* src = "Vortex_axi_fpu.v:9224.1-9372.10" *)
module \$paramod\VX_onehot_encoder\N=s32'00000000000000000000000000000101 (data_in, data_out, valid_out);
  (* src = "Vortex_axi_fpu.v:9238.23-9238.30" *)
  input [4:0] data_in;
  wire [4:0] data_in;
  (* src = "Vortex_axi_fpu.v:9240.25-9240.33" *)
  output [2:0] data_out;
  wire [2:0] data_out;
  (* src = "Vortex_axi_fpu.v:9242.14-9242.23" *)
  output valid_out;
  wire valid_out;
  assign data_out[0] = data_in[1] | (* src = "Vortex_axi_fpu.v:9298.151-9298.447" *) data_in[3];
  assign data_out[1] = | (* src = "Vortex_axi_fpu.v:9291.114-9291.117" *) data_in[3:2];
  assign valid_out = | (* src = "Vortex_axi_fpu.v:9291.114-9291.117" *) data_in;
  assign data_out[2] = data_in[4];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pending_size" *)
(* src = "Vortex_axi_fpu.v:10528.1-10616.10" *)
module \$paramod\VX_pending_size\SIZE=s32'00000000000000000000000000000010 (clk, reset, incr, decr, empty, full, size);
  (* src = "Vortex_axi_fpu.v:10608.14-10608.111" *)
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "Vortex_axi_fpu.v:10608.66-10608.79" *)
  wire [1:0] _07_;
  (* src = "Vortex_axi_fpu.v:10608.95-10608.108" *)
  wire [1:0] _08_;
  (* src = "Vortex_axi_fpu.v:10584.8-10584.13" *)
  wire _09_;
  (* src = "Vortex_axi_fpu.v:10589.10-10589.15" *)
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  (* src = "Vortex_axi_fpu.v:10608.54-10608.109" *)
  (* unused_bits = "1" *)
  wire [1:0] _18_;
  (* src = "Vortex_axi_fpu.v:10542.13-10542.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10548.13-10548.17" *)
  input decr;
  wire decr;
  (* src = "Vortex_axi_fpu.v:10550.14-10550.19" *)
  output empty;
  reg empty;
  (* src = "Vortex_axi_fpu.v:10552.14-10552.18" *)
  output full;
  reg full;
  (* src = "Vortex_axi_fpu.v:10546.13-10546.17" *)
  input incr;
  wire incr;
  (* src = "Vortex_axi_fpu.v:10544.13-10544.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:10554.28-10554.32" *)
  output [1:0] size;
  wire [1:0] size;
  (* src = "Vortex_axi_fpu.v:10558.20-10558.26" *)
  reg used_r;
  assign _00_ = used_r + (* src = "Vortex_axi_fpu.v:10608.14-10608.111" *) _18_[0];
  (* src = "Vortex_axi_fpu.v:10572.2-10609.6" *)
  always @(posedge clk)
    if (reset) used_r <= 1'h0;
    else used_r <= _00_;
  (* src = "Vortex_axi_fpu.v:10572.2-10609.6" *)
  always @(posedge clk)
    if (reset) empty <= 1'h1;
    else if (_05_) empty <= _17_;
  (* src = "Vortex_axi_fpu.v:10572.2-10609.6" *)
  always @(posedge clk)
    if (reset) full <= 1'h0;
    else if (_06_) full <= _14_;
  assign _01_ = { decr, incr, used_r } != 3'h4;
  assign _02_ = | { decr, incr };
  assign _03_ = { decr, incr } != 2'h3;
  assign _04_ = { decr, incr, used_r } != 3'h2;
  assign _05_ = & { _01_, _03_, _02_ };
  assign _06_ = & { _04_, _03_, _02_ };
  assign _07_ = incr && (* src = "Vortex_axi_fpu.v:10608.66-10608.79" *) _10_;
  assign _08_ = decr && (* src = "Vortex_axi_fpu.v:10608.95-10608.108" *) _09_;
  assign _10_ = ! (* src = "Vortex_axi_fpu.v:10608.74-10608.79" *) decr;
  assign _09_ = ! (* src = "Vortex_axi_fpu.v:10608.103-10608.108" *) incr;
  assign _11_ = decr ? (* src = "Vortex_axi_fpu.v:10599.13-10599.17|Vortex_axi_fpu.v:10599.9-10606.7" *) 1'h0 : 1'hx;
  assign _12_ = used_r ? (* src = "Vortex_axi_fpu.v:10593.11-10593.53|Vortex_axi_fpu.v:10593.7-10595.20" *) 1'h1 : 1'hx;
  assign _13_ = decr ? (* src = "Vortex_axi_fpu.v:10589.10-10589.15|Vortex_axi_fpu.v:10589.6-10596.9" *) 1'hx : _12_;
  assign _14_ = incr ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10586.8-10586.12|Vortex_axi_fpu.v:10586.4-10606.7" *) _13_ : _11_;
  assign _15_ = decr ? (* src = "Vortex_axi_fpu.v:10599.13-10599.17|Vortex_axi_fpu.v:10599.9-10606.7" *) _12_ : 1'hx;
  assign _16_ = decr ? (* src = "Vortex_axi_fpu.v:10589.10-10589.15|Vortex_axi_fpu.v:10589.6-10596.9" *) 1'hx : 1'h0;
  assign _17_ = incr ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10586.8-10586.12|Vortex_axi_fpu.v:10586.4-10606.7" *) _16_ : _15_;
  assign _18_ = _07_ - (* src = "Vortex_axi_fpu.v:10608.54-10608.109" *) _08_;
  assign size = { full, used_r };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pending_size" *)
(* src = "Vortex_axi_fpu.v:10528.1-10616.10" *)
module \$paramod\VX_pending_size\SIZE=s32'00000000000000000000000000000100 (clk, reset, incr, decr, empty, full, size);
  (* src = "Vortex_axi_fpu.v:10608.14-10608.111" *)
  wire [1:0] _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "Vortex_axi_fpu.v:10593.11-10593.53" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:10603.9-10603.44" *)
  wire _08_;
  (* src = "Vortex_axi_fpu.v:10608.66-10608.79" *)
  wire [1:0] _09_;
  (* src = "Vortex_axi_fpu.v:10608.95-10608.108" *)
  wire [1:0] _10_;
  (* src = "Vortex_axi_fpu.v:10584.8-10584.13" *)
  wire _11_;
  (* src = "Vortex_axi_fpu.v:10589.10-10589.15" *)
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  (* src = "Vortex_axi_fpu.v:10608.54-10608.109" *)
  wire [1:0] _21_;
  (* src = "Vortex_axi_fpu.v:10542.13-10542.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:10548.13-10548.17" *)
  input decr;
  wire decr;
  (* src = "Vortex_axi_fpu.v:10550.14-10550.19" *)
  output empty;
  reg empty;
  (* src = "Vortex_axi_fpu.v:10552.14-10552.18" *)
  output full;
  reg full;
  (* src = "Vortex_axi_fpu.v:10546.13-10546.17" *)
  input incr;
  wire incr;
  (* src = "Vortex_axi_fpu.v:10544.13-10544.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:10554.28-10554.32" *)
  output [2:0] size;
  wire [2:0] size;
  (* src = "Vortex_axi_fpu.v:10558.20-10558.26" *)
  reg [1:0] used_r;
  assign _00_ = used_r + (* src = "Vortex_axi_fpu.v:10608.14-10608.111" *) _21_;
  (* src = "Vortex_axi_fpu.v:10572.2-10609.6" *)
  always @(posedge clk)
    if (reset) used_r <= 2'h0;
    else used_r <= _00_;
  (* src = "Vortex_axi_fpu.v:10572.2-10609.6" *)
  always @(posedge clk)
    if (reset) empty <= 1'h1;
    else if (_05_) empty <= _20_;
  (* src = "Vortex_axi_fpu.v:10572.2-10609.6" *)
  always @(posedge clk)
    if (reset) full <= 1'h0;
    else if (_06_) full <= _16_;
  assign _01_ = { decr, incr, _08_ } != 3'h4;
  assign _02_ = | { decr, incr };
  assign _03_ = { decr, incr } != 2'h3;
  assign _04_ = { decr, incr, _07_ } != 3'h2;
  assign _05_ = & { _03_, _02_, _01_ };
  assign _06_ = & { _03_, _04_, _02_ };
  assign _07_ = used_r == (* src = "Vortex_axi_fpu.v:10593.11-10593.53" *) 2'h3;
  assign _08_ = used_r == (* src = "Vortex_axi_fpu.v:10603.9-10603.44" *) 2'h1;
  assign _09_ = incr && (* src = "Vortex_axi_fpu.v:10608.66-10608.79" *) _12_;
  assign _10_ = decr && (* src = "Vortex_axi_fpu.v:10608.95-10608.108" *) _11_;
  assign _12_ = ! (* src = "Vortex_axi_fpu.v:10608.74-10608.79" *) decr;
  assign _11_ = ! (* src = "Vortex_axi_fpu.v:10608.103-10608.108" *) incr;
  assign _13_ = decr ? (* src = "Vortex_axi_fpu.v:10599.13-10599.17|Vortex_axi_fpu.v:10599.9-10606.7" *) 1'h0 : 1'hx;
  assign _14_ = _07_ ? (* src = "Vortex_axi_fpu.v:10593.11-10593.53|Vortex_axi_fpu.v:10593.7-10595.20" *) 1'h1 : 1'hx;
  assign _15_ = decr ? (* src = "Vortex_axi_fpu.v:10589.10-10589.15|Vortex_axi_fpu.v:10589.6-10596.9" *) 1'hx : _14_;
  assign _16_ = incr ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10586.8-10586.12|Vortex_axi_fpu.v:10586.4-10606.7" *) _15_ : _13_;
  assign _17_ = _08_ ? (* src = "Vortex_axi_fpu.v:10603.9-10603.44|Vortex_axi_fpu.v:10603.5-10605.19" *) 1'h1 : 1'hx;
  assign _18_ = decr ? (* src = "Vortex_axi_fpu.v:10599.13-10599.17|Vortex_axi_fpu.v:10599.9-10606.7" *) _17_ : 1'hx;
  assign _19_ = decr ? (* src = "Vortex_axi_fpu.v:10589.10-10589.15|Vortex_axi_fpu.v:10589.6-10596.9" *) 1'hx : 1'h0;
  assign _20_ = incr ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:10586.8-10586.12|Vortex_axi_fpu.v:10586.4-10606.7" *) _19_ : _18_;
  assign _21_ = _09_ - (* src = "Vortex_axi_fpu.v:10608.54-10608.109" *) _10_;
  assign size = { full, used_r };
endmodule

(* hdlname = "\\VX_pipeline" *)
(* src = "Vortex_axi_fpu.v:2288.1-6805.10" *)
module \$paramod\VX_pipeline\CORE_ID=s32'00000000000000000000000000000000 (clk, reset, dcache_req_valid, dcache_req_rw, dcache_req_byteen, dcache_req_addr, dcache_req_data, dcache_req_tag, dcache_req_ready, dcache_rsp_valid, dcache_rsp_tmask, dcache_rsp_data, dcache_rsp_tag, dcache_rsp_ready, icache_req_valid, icache_req_addr, icache_req_tag, icache_req_ready, icache_rsp_valid, icache_rsp_data, icache_rsp_tag
, icache_rsp_ready, busy);
  (* src = "Vortex_axi_fpu.v:5724.5-5732.8" *)
  wire [7:0] _0000_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire _0001_;
  (* src = "Vortex_axi_fpu.v:4570.6-4620.9" *)
  wire [146:0] _0002_;
  (* src = "Vortex_axi_fpu.v:4570.6-4620.9" *)
  wire [146:0] _0003_;
  (* src = "Vortex_axi_fpu.v:4800.5-4809.8" *)
  wire _0004_;
  (* src = "Vortex_axi_fpu.v:4800.5-4809.8" *)
  wire _0005_;
  (* src = "Vortex_axi_fpu.v:4800.5-4809.8" *)
  wire _0006_;
  (* src = "Vortex_axi_fpu.v:4800.5-4809.8" *)
  wire _0007_;
  (* src = "Vortex_axi_fpu.v:5724.5-5732.8" *)
  wire [7:0] _0008_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [3:0] _0009_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [3:0] _0010_;
  (* src = "Vortex_axi_fpu.v:6370.5-6395.8" *)
  wire [4:0] _0011_;
  (* src = "Vortex_axi_fpu.v:3188.5-3198.8" *)
  wire [1:0] _0012_;
  (* src = "Vortex_axi_fpu.v:4646.5-4656.8" *)
  wire [1:0] _0013_;
  (* src = "Vortex_axi_fpu.v:4774.5-4784.8" *)
  wire [127:0] _0014_;
  (* src = "Vortex_axi_fpu.v:5974.6-6028.10" *)
  wire [15:0] _0015_;
  (* src = "Vortex_axi_fpu.v:6226.5-6239.9" *)
  wire [1:0] _0016_;
  (* src = "Vortex_axi_fpu.v:6425.5-6438.9" *)
  wire [1:0] _0017_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [1:0] _0018_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [3:0] _0019_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [1:0] _0020_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [63:0] _0021_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [2:0] _0022_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [31:0] _0023_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire _0024_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire _0025_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [2:0] _0026_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [3:0] _0027_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [5:0] _0028_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [5:0] _0029_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire _0030_;
  (* src = "Vortex_axi_fpu.v:4668.5-4693.9" *)
  wire [146:0] _0031_;
  (* src = "Vortex_axi_fpu.v:4668.5-4693.9" *)
  wire _0032_;
  (* src = "Vortex_axi_fpu.v:4668.5-4693.9" *)
  wire _0033_;
  (* src = "Vortex_axi_fpu.v:5974.6-6028.10" *)
  wire [15:0] _0034_;
  (* src = "Vortex_axi_fpu.v:6226.5-6239.9" *)
  wire [1:0] _0035_;
  (* src = "Vortex_axi_fpu.v:6425.5-6438.9" *)
  wire [1:0] _0036_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [7:0] _0037_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [1:0] _0038_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [3:0] _0039_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [1:0] _0040_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [63:0] _0041_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [2:0] _0042_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [4:0] _0043_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire _0044_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [2:0] _0045_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [3:0] _0046_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [5:0] _0047_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [5:0] _0048_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [5:0] _0049_;
  (* src = "Vortex_axi_fpu.v:5974.6-6028.10" *)
  wire [15:0] _0050_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [1:0] _0051_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [3:0] _0052_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [63:0] _0053_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [2:0] _0054_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [3:0] _0055_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [5:0] _0056_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [5:0] _0057_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [5:0] _0058_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [1:0] _0059_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [3:0] _0060_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [63:0] _0061_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [2:0] _0062_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [3:0] _0063_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [5:0] _0064_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [1:0] _0065_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [3:0] _0066_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [63:0] _0067_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [2:0] _0068_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [3:0] _0069_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [1:0] _0070_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  wire [3:0] _0071_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [3:0] _0072_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [3:0] _0073_;
  (* src = "Vortex_axi_fpu.v:3560.4-4117.7" *)
  wire [3:0] _0074_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0075_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0076_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0077_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0078_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0079_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0080_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0081_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0082_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0083_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0084_;
  (* src = "Vortex_axi_fpu.v:3241.23-3241.96" *)
  wire [31:0] _0085_;
  (* src = "Vortex_axi_fpu.v:3275.25-3275.42" *)
  wire [43:0] _0086_;
  (* src = "Vortex_axi_fpu.v:3279.66-3279.104" *)
  wire [63:0] _0087_;
  (* src = "Vortex_axi_fpu.v:4612.28-4612.119" *)
  wire [1:0] _0088_;
  (* src = "Vortex_axi_fpu.v:4612.28-4612.119" *)
  wire [1:0] _0089_;
  (* src = "Vortex_axi_fpu.v:4717.21-4717.38" *)
  wire [1:0] _0090_;
  (* src = "Vortex_axi_fpu.v:4780.20-4780.99" *)
  wire [31:0] _0091_;
  (* src = "Vortex_axi_fpu.v:4783.20-4783.97" *)
  wire [31:0] _0092_;
  (* src = "Vortex_axi_fpu.v:4802.35-4802.118" *)
  wire [31:0] _0093_;
  (* src = "Vortex_axi_fpu.v:4804.36-4804.120" *)
  wire [31:0] _0094_;
  (* src = "Vortex_axi_fpu.v:4806.36-4806.120" *)
  wire [31:0] _0095_;
  (* src = "Vortex_axi_fpu.v:4808.36-4808.120" *)
  wire [31:0] _0096_;
  (* src = "Vortex_axi_fpu.v:5983.14-5983.67" *)
  wire [31:0] _0097_;
  (* src = "Vortex_axi_fpu.v:5989.16-5989.35" *)
  wire [31:0] _0098_;
  (* src = "Vortex_axi_fpu.v:5992.16-5992.35" *)
  wire [31:0] _0099_;
  (* src = "Vortex_axi_fpu.v:6042.22-6042.35" *)
  wire [63:0] _0100_;
  (* src = "Vortex_axi_fpu.v:6045.24-6045.89" *)
  wire [63:0] _0101_;
  (* src = "Vortex_axi_fpu.v:6061.41-6061.59" *)
  wire [31:0] _0102_;
  (* src = "Vortex_axi_fpu.v:6064.41-6064.59" *)
  wire [31:0] _0103_;
  (* src = "Vortex_axi_fpu.v:6153.63-6153.115" *)
  wire [31:0] _0104_;
  (* src = "Vortex_axi_fpu.v:6217.144-6217.170" *)
  wire [31:0] _0105_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0106_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0107_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0108_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0109_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0110_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0111_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0112_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0113_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0114_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0115_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0116_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0117_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0118_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0119_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0120_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0121_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0122_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0123_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0124_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0125_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0126_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0127_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0128_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0129_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0130_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0131_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [127:0] _0132_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [127:0] _0133_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0134_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0135_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0136_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0137_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0138_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0139_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0140_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0141_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0142_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0143_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0144_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0145_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0146_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0147_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0148_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0149_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0150_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0151_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0152_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0153_;
  (* src = "Vortex_axi_fpu.v:3228.22-3228.68" *)
  wire [1:0] _0154_;
  (* src = "Vortex_axi_fpu.v:5321.34-5321.79" *)
  wire [31:0] _0155_;
  (* src = "Vortex_axi_fpu.v:5321.34-5321.79" *)
  wire [31:0] _0156_;
  (* src = "Vortex_axi_fpu.v:5660.41-5660.72" *)
  wire [1:0] _0157_;
  (* src = "Vortex_axi_fpu.v:5660.40-5660.107" *)
  wire [1:0] _0158_;
  (* src = "Vortex_axi_fpu.v:6193.27-6193.61" *)
  wire [31:0] _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  (* src = "Vortex_axi_fpu.v:3333.91-3333.123" *)
  wire _0220_;
  (* src = "Vortex_axi_fpu.v:3335.47-3335.75" *)
  wire _0221_;
  (* src = "Vortex_axi_fpu.v:4553.34-4553.71" *)
  wire _0222_;
  (* src = "Vortex_axi_fpu.v:4591.15-4591.36" *)
  wire _0223_;
  (* src = "Vortex_axi_fpu.v:4591.15-4591.36" *)
  wire _0224_;
  (* src = "Vortex_axi_fpu.v:4594.15-4594.40" *)
  wire _0225_;
  (* src = "Vortex_axi_fpu.v:4594.15-4594.40" *)
  wire _0226_;
  (* src = "Vortex_axi_fpu.v:4678.16-4678.30" *)
  wire _0227_;
  (* src = "Vortex_axi_fpu.v:4697.53-4697.89" *)
  wire _0228_;
  (* src = "Vortex_axi_fpu.v:4980.66-4980.111" *)
  wire _0229_;
  (* src = "Vortex_axi_fpu.v:4998.66-4998.111" *)
  wire _0230_;
  (* src = "Vortex_axi_fpu.v:5020.66-5020.111" *)
  wire _0231_;
  (* src = "Vortex_axi_fpu.v:5044.66-5044.111" *)
  wire _0232_;
  (* src = "Vortex_axi_fpu.v:5062.66-5062.111" *)
  wire _0233_;
  (* src = "Vortex_axi_fpu.v:5354.33-5354.49" *)
  wire _0234_;
  (* src = "Vortex_axi_fpu.v:5354.55-5354.71" *)
  wire _0235_;
  (* src = "Vortex_axi_fpu.v:5576.32-5576.125" *)
  wire _0236_;
  (* src = "Vortex_axi_fpu.v:5662.41-5662.60" *)
  wire _0237_;
  (* src = "Vortex_axi_fpu.v:5709.24-5709.44" *)
  wire _0238_;
  (* src = "Vortex_axi_fpu.v:6169.27-6169.69" *)
  wire _0239_;
  (* src = "Vortex_axi_fpu.v:6169.75-6169.134" *)
  wire _0240_;
  (* src = "Vortex_axi_fpu.v:6217.59-6217.81" *)
  wire _0241_;
  (* src = "Vortex_axi_fpu.v:6217.90-6217.112" *)
  wire _0242_;
  (* src = "Vortex_axi_fpu.v:6217.118-6217.140" *)
  wire _0243_;
  (* src = "Vortex_axi_fpu.v:6337.27-6337.66" *)
  wire _0244_;
  (* src = "Vortex_axi_fpu.v:5586.26-5586.123" *)
  wire _0245_;
  (* src = "Vortex_axi_fpu.v:5586.26-5586.123" *)
  wire _0246_;
  (* src = "Vortex_axi_fpu.v:4670.10-4670.23" *)
  wire _0247_;
  (* src = "Vortex_axi_fpu.v:3192.10-3192.77" *)
  wire _0248_;
  (* src = "Vortex_axi_fpu.v:3195.10-3195.73" *)
  wire _0249_;
  (* src = "Vortex_axi_fpu.v:3232.11-3232.78" *)
  wire _0250_;
  (* src = "Vortex_axi_fpu.v:3249.11-3249.77" *)
  wire _0251_;
  (* src = "Vortex_axi_fpu.v:3552.27-3552.48" *)
  wire _0252_;
  (* src = "Vortex_axi_fpu.v:4555.40-4555.65" *)
  wire _0253_;
  (* src = "Vortex_axi_fpu.v:4555.40-4555.65" *)
  wire _0254_;
  (* src = "Vortex_axi_fpu.v:4564.17-4564.40" *)
  wire _0255_;
  (* src = "Vortex_axi_fpu.v:4564.17-4564.40" *)
  wire _0256_;
  (* src = "Vortex_axi_fpu.v:4614.11-4614.33" *)
  wire _0257_;
  (* src = "Vortex_axi_fpu.v:4614.11-4614.33" *)
  wire _0258_;
  (* src = "Vortex_axi_fpu.v:4678.37-4678.69" *)
  wire _0259_;
  (* src = "Vortex_axi_fpu.v:4678.15-4678.70" *)
  wire _0260_;
  (* src = "Vortex_axi_fpu.v:4697.40-4697.90" *)
  wire _0261_;
  (* src = "Vortex_axi_fpu.v:4697.26-4697.91" *)
  wire _0262_;
  (* src = "Vortex_axi_fpu.v:4715.11-4715.38" *)
  wire _0263_;
  (* src = "Vortex_axi_fpu.v:4718.16-4718.43" *)
  wire _0264_;
  (* src = "Vortex_axi_fpu.v:4770.25-4770.103" *)
  wire _0265_;
  (* src = "Vortex_axi_fpu.v:5290.33-5290.76" *)
  wire _0266_;
  (* src = "Vortex_axi_fpu.v:5417.47-5417.77" *)
  wire _0267_;
  (* src = "Vortex_axi_fpu.v:5660.24-5660.108" *)
  wire _0268_;
  (* src = "Vortex_axi_fpu.v:5660.23-5660.125" *)
  wire _0269_;
  (* src = "Vortex_axi_fpu.v:5734.39-5734.64" *)
  wire _0270_;
  (* src = "Vortex_axi_fpu.v:5734.27-5734.65" *)
  wire _0271_;
  (* src = "Vortex_axi_fpu.v:5781.52-5781.78" *)
  wire _0272_;
  (* src = "Vortex_axi_fpu.v:5781.51-5781.99" *)
  wire _0273_;
  (* src = "Vortex_axi_fpu.v:5781.51-5781.99" *)
  wire _0274_;
  (* src = "Vortex_axi_fpu.v:5796.26-5796.46" *)
  wire _0275_;
  (* src = "Vortex_axi_fpu.v:6169.26-6169.135" *)
  wire _0276_;
  (* src = "Vortex_axi_fpu.v:6236.11-6236.71" *)
  wire _0277_;
  (* src = "Vortex_axi_fpu.v:6331.44-6331.66" *)
  wire _0278_;
  (* src = "Vortex_axi_fpu.v:6333.22-6333.64" *)
  wire _0279_;
  (* src = "Vortex_axi_fpu.v:3394.14-3394.24" *)
  wire _0280_;
  (* src = "Vortex_axi_fpu.v:3472.14-3472.24" *)
  wire _0281_;
  (* src = "Vortex_axi_fpu.v:4564.28-4564.40" *)
  wire _0282_;
  (* src = "Vortex_axi_fpu.v:4564.28-4564.40" *)
  wire _0283_;
  (* src = "Vortex_axi_fpu.v:4652.32-4652.53" *)
  wire [1:0] _0284_;
  (* src = "Vortex_axi_fpu.v:4678.35-4678.70" *)
  wire _0285_;
  (* src = "Vortex_axi_fpu.v:4715.25-4715.38" *)
  wire _0286_;
  (* src = "Vortex_axi_fpu.v:4718.32-4718.43" *)
  wire _0287_;
  (* src = "Vortex_axi_fpu.v:5592.72-5592.83" *)
  wire _0288_;
  (* src = "Vortex_axi_fpu.v:5608.14-5608.23" *)
  wire _0289_;
  (* src = "Vortex_axi_fpu.v:5781.104-5781.121" *)
  wire _0290_;
  (* src = "Vortex_axi_fpu.v:5781.104-5781.121" *)
  wire _0291_;
  (* src = "Vortex_axi_fpu.v:5859.14-5859.29" *)
  wire _0292_;
  (* src = "Vortex_axi_fpu.v:6199.58-6199.67" *)
  wire _0293_;
  (* src = "Vortex_axi_fpu.v:6209.14-6209.24" *)
  wire _0294_;
  (* src = "Vortex_axi_fpu.v:6331.71-6331.111" *)
  wire _0295_;
  (* src = "Vortex_axi_fpu.v:6408.14-6408.24" *)
  wire _0296_;
  (* src = "Vortex_axi_fpu.v:6606.14-6606.24" *)
  wire _0297_;
  (* src = "Vortex_axi_fpu.v:5354.32-5354.72" *)
  wire _0298_;
  (* src = "Vortex_axi_fpu.v:5592.59-5592.83" *)
  wire _0299_;
  (* src = "Vortex_axi_fpu.v:6217.89-6217.141" *)
  wire _0300_;
  (* src = "Vortex_axi_fpu.v:6222.45-6222.66" *)
  wire _0301_;
  (* src = "Vortex_axi_fpu.v:6674.27-6674.60" *)
  wire _0302_;
  (* src = "Vortex_axi_fpu.v:6674.26-6674.79" *)
  wire _0303_;
  (* src = "Vortex_axi_fpu.v:6674.25-6674.99" *)
  wire _0304_;
  (* src = "Vortex_axi_fpu.v:6674.24-6674.119" *)
  wire _0305_;
  (* src = "Vortex_axi_fpu.v:5586.128-5586.214" *)
  wire _0306_;
  (* src = "Vortex_axi_fpu.v:5586.128-5586.214" *)
  wire _0307_;
  (* src = "Vortex_axi_fpu.v:3829.11-3829.26" *)
  wire _0308_;
  (* src = "Vortex_axi_fpu.v:4863.60-4863.92" *)
  wire _0309_;
  (* src = "Vortex_axi_fpu.v:6179.25-6179.42" *)
  wire _0310_;
  (* src = "Vortex_axi_fpu.v:6533.29-6533.45" *)
  wire _0311_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0312_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _0313_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _0314_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _0315_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _0316_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0317_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0318_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _0319_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _0320_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0321_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _0322_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _0323_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0324_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _0325_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _0326_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _0327_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _0328_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0329_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0330_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0331_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0332_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _0333_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _0334_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _0335_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [32:0] _0336_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0337_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0338_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0339_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0340_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0341_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0342_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0343_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0344_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0345_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0346_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0347_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0348_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0349_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0350_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0351_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0352_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0353_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [127:0] _0354_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [127:0] _0355_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0356_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0357_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0358_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0359_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0360_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0361_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0362_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0363_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0364_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0365_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0366_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0367_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0368_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0369_;
  (* src = "Vortex_axi_fpu.v:3365.45-3365.78" *)
  wire [1:0] _0370_;
  (* src = "Vortex_axi_fpu.v:3382.22-3382.60" *)
  wire _0371_;
  (* src = "Vortex_axi_fpu.v:3384.47-3384.57" *)
  wire _0372_;
  (* src = "Vortex_axi_fpu.v:3463.22-3463.54" *)
  wire _0373_;
  (* src = "Vortex_axi_fpu.v:3552.39-3552.48" *)
  wire _0374_;
  (* src = "Vortex_axi_fpu.v:4697.38-4697.91" *)
  wire _0375_;
  (* src = "Vortex_axi_fpu.v:4830.52-4830.90" *)
  wire _0376_;
  (* src = "Vortex_axi_fpu.v:5290.67-5290.76" *)
  wire _0377_;
  (* src = "Vortex_axi_fpu.v:5398.44-5398.58" *)
  wire _0378_;
  (* src = "Vortex_axi_fpu.v:5478.59-5478.69" *)
  wire _0379_;
  (* src = "Vortex_axi_fpu.v:5576.130-5576.166" *)
  wire _0380_;
  (* src = "Vortex_axi_fpu.v:5596.21-5596.30" *)
  wire _0381_;
  (* src = "Vortex_axi_fpu.v:5598.54-5598.65" *)
  wire _0382_;
  (* src = "Vortex_axi_fpu.v:5613.43-5613.52" *)
  wire _0383_;
  (* src = "Vortex_axi_fpu.v:5658.46-5658.57" *)
  wire _0384_;
  (* src = "Vortex_axi_fpu.v:5660.24-5660.34" *)
  wire _0385_;
  (* src = "Vortex_axi_fpu.v:5666.30-5666.46" *)
  wire _0386_;
  (* src = "Vortex_axi_fpu.v:5685.83-5685.97" *)
  wire [1:0] _0387_;
  (* src = "Vortex_axi_fpu.v:5722.63-5722.95" *)
  wire [1:0] _0388_;
  (* src = "Vortex_axi_fpu.v:5734.37-5734.65" *)
  wire _0389_;
  (* src = "Vortex_axi_fpu.v:5851.27-5851.58" *)
  wire _0390_;
  (* src = "Vortex_axi_fpu.v:6193.48-6193.61" *)
  wire [31:0] _0391_;
  (* src = "Vortex_axi_fpu.v:6201.22-6201.54" *)
  wire _0392_;
  (* src = "Vortex_axi_fpu.v:6331.56-6331.66" *)
  wire _0393_;
  (* src = "Vortex_axi_fpu.v:6397.22-6397.54" *)
  wire _0394_;
  (* src = "Vortex_axi_fpu.v:6530.68-6530.74" *)
  wire _0395_;
  (* src = "Vortex_axi_fpu.v:6530.68-6530.74" *)
  wire _0396_;
  (* src = "Vortex_axi_fpu.v:6598.24-6598.56" *)
  wire _0397_;
  (* src = "Vortex_axi_fpu.v:6766.61-6766.89" *)
  wire _0398_;
  (* src = "Vortex_axi_fpu.v:6768.62-6768.91" *)
  wire _0399_;
  (* src = "Vortex_axi_fpu.v:6770.62-6770.91" *)
  wire _0400_;
  (* src = "Vortex_axi_fpu.v:6772.62-6772.91" *)
  wire _0401_;
  (* src = "Vortex_axi_fpu.v:6774.62-6774.91" *)
  wire _0402_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0403_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0404_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0405_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0406_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0407_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0408_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0409_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0410_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0411_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0412_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0413_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0414_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0415_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0416_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0417_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0418_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0419_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0420_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0421_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [127:0] _0422_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [127:0] _0423_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0424_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0425_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0426_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0427_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0428_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0429_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0430_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0431_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0432_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0433_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0434_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0435_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0436_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0437_;
  (* src = "Vortex_axi_fpu.v:3321.26-3321.66" *)
  wire [1:0] _0438_;
  (* src = "Vortex_axi_fpu.v:3321.26-3321.66" *)
  wire [1:0] _0439_;
  (* src = "Vortex_axi_fpu.v:3365.47-3365.77" *)
  wire [1:0] _0440_;
  (* src = "Vortex_axi_fpu.v:4813.56-4813.84" *)
  wire _0441_;
  (* src = "Vortex_axi_fpu.v:4813.55-4813.101" *)
  wire _0442_;
  (* src = "Vortex_axi_fpu.v:5324.34-5324.79" *)
  wire [31:0] _0443_;
  (* src = "Vortex_axi_fpu.v:5324.34-5324.79" *)
  wire [31:0] _0444_;
  (* src = "Vortex_axi_fpu.v:5685.32-5685.79" *)
  wire [1:0] _0445_;
  (* src = "Vortex_axi_fpu.v:5685.31-5685.97" *)
  wire [1:0] _0446_;
  (* src = "Vortex_axi_fpu.v:5983.75-5983.186" *)
  wire [15:0] _0447_;
  (* src = "Vortex_axi_fpu.v:6190.27-6190.60" *)
  wire [31:0] _0448_;
  (* src = "Vortex_axi_fpu.v:6383.26-6383.55" *)
  wire _0449_;
  (* src = "Vortex_axi_fpu.v:6385.26-6385.61" *)
  wire _0450_;
  (* src = "Vortex_axi_fpu.v:6387.26-6387.61" *)
  wire _0451_;
  (* src = "Vortex_axi_fpu.v:6389.26-6389.61" *)
  wire _0452_;
  (* src = "Vortex_axi_fpu.v:6391.26-6391.61" *)
  wire _0453_;
  wire [1:0] _0454_;
  wire [1:0] _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire [1:0] _0480_;
  wire [2:0] _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire [15:0] _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire [1:0] _0516_;
  wire [1:0] _0517_;
  wire [146:0] _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire [146:0] _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire [3:0] _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire [1:0] _0562_;
  wire _0563_;
  wire [1:0] _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire [3:0] _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire [63:0] _0584_;
  wire _0585_;
  wire [3:0] _0586_;
  wire [1:0] _0587_;
  wire [1:0] _0588_;
  wire [63:0] _0589_;
  wire [3:0] _0590_;
  wire [1:0] _0591_;
  wire [1:0] _0592_;
  wire [3:0] _0593_;
  wire [1:0] _0594_;
  wire [1:0] _0595_;
  (* src = "Vortex_axi_fpu.v:4119.24-4119.29" *)
  wire _0596_;
  (* src = "Vortex_axi_fpu.v:5364.23-5364.40" *)
  wire _0597_;
  (* src = "Vortex_axi_fpu.v:5660.38-5660.108" *)
  wire _0598_;
  (* src = "Vortex_axi_fpu.v:6556.24-6556.36" *)
  wire _0599_;
  (* src = "Vortex_axi_fpu.v:6556.40-6556.56" *)
  wire _0600_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0601_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0602_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0603_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0604_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0605_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0606_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0607_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0608_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0609_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0610_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0611_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0612_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0613_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0614_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0615_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0616_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0617_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0618_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0619_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0620_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0621_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0622_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0623_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0624_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [63:0] _0625_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0626_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0627_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0628_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0629_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0630_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [127:0] _0631_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [127:0] _0632_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [127:0] _0633_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0634_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0635_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0636_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0637_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0638_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0639_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0640_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0641_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0642_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0643_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [3:0] _0644_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0645_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0646_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0647_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0648_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0649_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0650_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0651_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0652_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [15:0] _0653_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0654_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0655_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0656_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0657_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0658_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0659_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0660_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0661_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire _0662_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [146:0] _0663_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [146:0] _0664_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [146:0] _0665_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire _0666_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0667_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [4:0] _0668_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [4:0] _0669_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [2:0] _0670_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [7:0] _0671_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [1:0] _0672_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire _0673_;
  (* src = "Vortex_axi_fpu.v:5330.34-5330.85" *)
  wire [31:0] _0674_;
  (* src = "Vortex_axi_fpu.v:5330.34-5330.85" *)
  wire [31:0] _0675_;
  (* src = "Vortex_axi_fpu.v:5311.58-5311.107" *)
  (* unused_bits = "32" *)
  wire [32:0] _0676_;
  (* src = "Vortex_axi_fpu.v:5311.58-5311.107" *)
  (* unused_bits = "32" *)
  wire [32:0] _0677_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0678_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0679_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0680_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0681_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0682_;
  (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
  wire [31:0] _0683_;
  (* src = "Vortex_axi_fpu.v:4612.74-4612.117" *)
  wire [1:0] _0684_;
  (* src = "Vortex_axi_fpu.v:4612.74-4612.117" *)
  wire [1:0] _0685_;
  (* src = "Vortex_axi_fpu.v:4720.21-4720.38" *)
  wire [1:0] _0686_;
  (* src = "Vortex_axi_fpu.v:6568.40-6568.52" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0687_;
  (* src = "Vortex_axi_fpu.v:3611.20-3611.48" *)
  wire [3:0] _0688_;
  (* src = "Vortex_axi_fpu.v:3674.21-3674.49" *)
  wire [3:0] _0689_;
  (* src = "Vortex_axi_fpu.v:3981.20-3981.43" *)
  wire [3:0] _0690_;
  (* src = "Vortex_axi_fpu.v:3989.20-3989.43" *)
  wire [3:0] _0691_;
  (* src = "Vortex_axi_fpu.v:4011.19-4011.35" *)
  (* unused_bits = "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0692_;
  (* src = "Vortex_axi_fpu.v:4056.20-4056.40" *)
  wire [3:0] _0693_;
  (* src = "Vortex_axi_fpu.v:4684.22-4684.97" *)
  wire [146:0] _0694_;
  (* src = "Vortex_axi_fpu.v:5347.35-5347.98" *)
  wire [31:0] _0695_;
  (* src = "Vortex_axi_fpu.v:5347.35-5347.98" *)
  wire [31:0] _0696_;
  (* src = "Vortex_axi_fpu.v:5419.48-5419.80" *)
  wire _0697_;
  (* src = "Vortex_axi_fpu.v:6217.89-6217.189" *)
  wire [31:0] _0698_;
  (* src = "Vortex_axi_fpu.v:6217.89-6217.189" *)
  wire [31:0] _0699_;
  (* src = "Vortex_axi_fpu.v:5327.34-5327.79" *)
  wire [31:0] _0700_;
  (* src = "Vortex_axi_fpu.v:5327.34-5327.79" *)
  wire [31:0] _0701_;
  (* src = "Vortex_axi_fpu.v:5419.47-5419.90" *)
  wire _0702_;
  (* src = "Vortex_axi_fpu.v:2878.16-2878.18" *)
  wire [31:0] \alu_commit_if.PC ;
  (* src = "Vortex_axi_fpu.v:2880.16-2880.20" *)
  wire [63:0] \alu_commit_if.data ;
  (* src = "Vortex_axi_fpu.v:2882.15-2882.17" *)
  wire [5:0] \alu_commit_if.rd ;
  (* src = "Vortex_axi_fpu.v:2888.9-2888.14" *)
  wire \alu_commit_if.ready ;
  (* src = "Vortex_axi_fpu.v:2876.15-2876.20" *)
  wire [1:0] \alu_commit_if.tmask ;
  (* src = "Vortex_axi_fpu.v:2870.9-2870.14" *)
  wire \alu_commit_if.valid ;
  (* src = "Vortex_axi_fpu.v:2884.9-2884.11" *)
  wire \alu_commit_if.wb ;
  (* src = "Vortex_axi_fpu.v:2874.15-2874.18" *)
  wire \alu_commit_if.wid ;
  (* src = "Vortex_axi_fpu.v:2642.16-2642.18" *)
  wire [31:0] \alu_req_if.PC ;
  (* src = "Vortex_axi_fpu.v:2654.16-2654.19" *)
  wire [31:0] \alu_req_if.imm ;
  (* src = "Vortex_axi_fpu.v:2644.16-2644.23" *)
  wire [31:0] \alu_req_if.next_PC ;
  (* src = "Vortex_axi_fpu.v:2648.15-2648.21" *)
  (* unused_bits = "2" *)
  wire [2:0] \alu_req_if.op_mod ;
  (* src = "Vortex_axi_fpu.v:2646.15-2646.22" *)
  wire [3:0] \alu_req_if.op_type ;
  (* src = "Vortex_axi_fpu.v:2662.15-2662.17" *)
  wire [5:0] \alu_req_if.rd ;
  (* src = "Vortex_axi_fpu.v:2666.9-2666.14" *)
  wire \alu_req_if.ready ;
  (* src = "Vortex_axi_fpu.v:2658.16-2658.24" *)
  wire [63:0] \alu_req_if.rs1_data ;
  (* src = "Vortex_axi_fpu.v:2660.16-2660.24" *)
  wire [63:0] \alu_req_if.rs2_data ;
  (* src = "Vortex_axi_fpu.v:2656.15-2656.18" *)
  wire \alu_req_if.tid ;
  (* src = "Vortex_axi_fpu.v:2640.15-2640.20" *)
  wire [1:0] \alu_req_if.tmask ;
  (* src = "Vortex_axi_fpu.v:2650.9-2650.15" *)
  wire \alu_req_if.use_PC ;
  (* src = "Vortex_axi_fpu.v:2652.9-2652.16" *)
  wire \alu_req_if.use_imm ;
  (* src = "Vortex_axi_fpu.v:2636.16-2636.20" *)
  wire [43:0] \alu_req_if.uuid ;
  (* src = "Vortex_axi_fpu.v:2634.9-2634.14" *)
  wire \alu_req_if.valid ;
  (* src = "Vortex_axi_fpu.v:2664.9-2664.11" *)
  wire \alu_req_if.wb ;
  (* src = "Vortex_axi_fpu.v:2638.15-2638.18" *)
  wire \alu_req_if.wid ;
  (* src = "Vortex_axi_fpu.v:2578.16-2578.20" *)
  wire [31:0] \branch_ctl_if.dest ;
  (* src = "Vortex_axi_fpu.v:2576.9-2576.14" *)
  wire \branch_ctl_if.taken ;
  (* src = "Vortex_axi_fpu.v:2572.9-2572.14" *)
  wire \branch_ctl_if.valid ;
  (* src = "Vortex_axi_fpu.v:2574.15-2574.18" *)
  wire \branch_ctl_if.wid ;
  (* src = "Vortex_axi_fpu.v:2360.14-2360.18" *)
  output busy;
  wire busy;
  (* src = "Vortex_axi_fpu.v:2316.13-2316.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:2520.15-2520.26" *)
  wire [3:0] \cmt_to_csr_if.commit_size ;
  (* src = "Vortex_axi_fpu.v:2518.9-2518.14" *)
  wire \cmt_to_csr_if.valid ;
  (* src = "Vortex_axi_fpu.v:6662.9-6662.24" *)
  wire \commit.alu_commit_fire ;
  (* src = "Vortex_axi_fpu.v:6674.9-6674.20" *)
  wire \commit.commit_fire ;
  (* src = "Vortex_axi_fpu.v:6678.15-6678.26" *)
  wire [3:0] \commit.commit_size ;
  (* src = "Vortex_axi_fpu.v:6676.16-6676.28" *)
  wire [11:0] \commit.commit_tmask ;
  (* src = "Vortex_axi_fpu.v:6668.9-6668.24" *)
  wire \commit.csr_commit_fire ;
  (* src = "Vortex_axi_fpu.v:6670.9-6670.24" *)
  wire \commit.fpu_commit_fire ;
  (* src = "Vortex_axi_fpu.v:6672.9-6672.24" *)
  wire \commit.gpu_commit_fire ;
  (* src = "Vortex_axi_fpu.v:6664.9-6664.23" *)
  wire \commit.ld_commit_fire ;
  (* src = "Vortex_axi_fpu.v:6644.9-6644.14" *)
  wire \commit.reset ;
  (* src = "Vortex_axi_fpu.v:6666.9-6666.23" *)
  wire \commit.st_commit_fire ;
  (* src = "Vortex_axi_fpu.v:6740.18-6740.26" *)
  wire [529:0] \commit.writeback.rsp_data ;
  (* src = "Vortex_axi_fpu.v:6742.16-6742.25" *)
  wire [4:0] \commit.writeback.rsp_ready ;
  (* src = "Vortex_axi_fpu.v:6738.16-6738.25" *)
  wire [4:0] \commit.writeback.rsp_valid ;
  (* src = "Vortex_axi_fpu.v:6728.17-6728.22" *)
  wire [31:0] \commit.writeback.wb_PC ;
  (* src = "Vortex_axi_fpu.v:6734.17-6734.24" *)
  wire [63:0] \commit.writeback.wb_data ;
  (* src = "Vortex_axi_fpu.v:6736.10-6736.16" *)
  wire \commit.writeback.wb_eop ;
  (* src = "Vortex_axi_fpu.v:6732.16-6732.21" *)
  wire [5:0] \commit.writeback.wb_rd ;
  (* src = "Vortex_axi_fpu.v:6730.16-6730.24" *)
  wire [1:0] \commit.writeback.wb_tmask ;
  (* src = "Vortex_axi_fpu.v:6724.10-6724.18" *)
  wire \commit.writeback.wb_valid ;
  (* src = "Vortex_axi_fpu.v:6726.16-6726.22" *)
  wire \commit.writeback.wb_wid ;
  (* src = "Vortex_axi_fpu.v:2972.9-2972.14" *)
  wire \csr_commit_if.ready ;
  (* src = "Vortex_axi_fpu.v:2956.16-2956.20" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43" *)
  wire [43:0] \csr_commit_if.uuid ;
  (* src = "Vortex_axi_fpu.v:2954.9-2954.14" *)
  wire \csr_commit_if.valid ;
  (* src = "Vortex_axi_fpu.v:2968.9-2968.11" *)
  wire \csr_commit_if.wb ;
  (* src = "Vortex_axi_fpu.v:2720.16-2720.18" *)
  wire [31:0] \csr_req_if.PC ;
  (* src = "Vortex_axi_fpu.v:2724.16-2724.20" *)
  wire [11:0] \csr_req_if.addr ;
  (* src = "Vortex_axi_fpu.v:2730.15-2730.18" *)
  wire [4:0] \csr_req_if.imm ;
  (* src = "Vortex_axi_fpu.v:2722.15-2722.22" *)
  wire [1:0] \csr_req_if.op_type ;
  (* src = "Vortex_axi_fpu.v:2732.15-2732.17" *)
  wire [5:0] \csr_req_if.rd ;
  (* src = "Vortex_axi_fpu.v:2736.9-2736.14" *)
  wire \csr_req_if.ready ;
  (* src = "Vortex_axi_fpu.v:2726.16-2726.24" *)
  wire [31:0] \csr_req_if.rs1_data ;
  (* src = "Vortex_axi_fpu.v:2718.15-2718.20" *)
  wire [1:0] \csr_req_if.tmask ;
  (* src = "Vortex_axi_fpu.v:2728.9-2728.16" *)
  wire \csr_req_if.use_imm ;
  (* src = "Vortex_axi_fpu.v:2714.16-2714.20" *)
  wire [43:0] \csr_req_if.uuid ;
  (* src = "Vortex_axi_fpu.v:2712.9-2712.14" *)
  wire \csr_req_if.valid ;
  (* src = "Vortex_axi_fpu.v:2734.9-2734.11" *)
  wire \csr_req_if.wb ;
  (* src = "Vortex_axi_fpu.v:2716.15-2716.18" *)
  wire \csr_req_if.wid ;
  (* src = "Vortex_axi_fpu.v:2326.21-2326.36" *)
  output [59:0] dcache_req_addr;
  wire [59:0] dcache_req_addr;
  (* src = "Vortex_axi_fpu.v:2324.20-2324.37" *)
  output [7:0] dcache_req_byteen;
  wire [7:0] dcache_req_byteen;
  (* src = "Vortex_axi_fpu.v:2328.21-2328.36" *)
  output [63:0] dcache_req_data;
  wire [63:0] dcache_req_data;
  (* src = "Vortex_axi_fpu.v:2332.19-2332.35" *)
  input [1:0] dcache_req_ready;
  wire [1:0] dcache_req_ready;
  (* src = "Vortex_axi_fpu.v:2322.20-2322.33" *)
  output [1:0] dcache_req_rw;
  wire [1:0] dcache_req_rw;
  (* src = "Vortex_axi_fpu.v:2330.21-2330.35" *)
  output [95:0] dcache_req_tag;
  wire [95:0] dcache_req_tag;
  (* src = "Vortex_axi_fpu.v:2320.20-2320.36" *)
  output [1:0] dcache_req_valid;
  wire [1:0] dcache_req_valid;
  (* src = "Vortex_axi_fpu.v:2338.20-2338.35" *)
  input [63:0] dcache_rsp_data;
  wire [63:0] dcache_rsp_data;
  (* src = "Vortex_axi_fpu.v:2342.14-2342.30" *)
  output dcache_rsp_ready;
  wire dcache_rsp_ready;
  (* src = "Vortex_axi_fpu.v:2340.20-2340.34" *)
  input [47:0] dcache_rsp_tag;
  wire [47:0] dcache_rsp_tag;
  (* src = "Vortex_axi_fpu.v:2336.19-2336.35" *)
  input [1:0] dcache_rsp_tmask;
  wire [1:0] dcache_rsp_tmask;
  (* src = "Vortex_axi_fpu.v:2334.13-2334.29" *)
  input dcache_rsp_valid;
  wire dcache_rsp_valid;
  (* src = "Vortex_axi_fpu.v:3552.16-3552.23" *)
  wire [11:0] \decode.alu_imm ;
  (* src = "Vortex_axi_fpu.v:3556.16-3556.21" *)
  wire [12:0] \decode.b_imm ;
  (* src = "Vortex_axi_fpu.v:3510.14-3510.21" *)
  wire [2:0] \decode.ex_type ;
  (* src = "Vortex_axi_fpu.v:3536.15-3536.20" *)
  wire [2:0] \decode.func3 ;
  (* src = "Vortex_axi_fpu.v:4153.9-4153.24" *)
  wire \decode.ifetch_rsp_fire ;
  (* src = "Vortex_axi_fpu.v:3521.15-3521.18" *)
  wire [31:0] \decode.imm ;
  (* src = "Vortex_axi_fpu.v:3530.16-3530.21" *)
  wire [31:0] \decode.instr ;
  (* src = "Vortex_axi_fpu.v:3527.8-3527.15" *)
  wire \decode.is_join ;
  (* src = "Vortex_axi_fpu.v:3528.8-3528.17" *)
  wire \decode.is_wstall ;
  (* src = "Vortex_axi_fpu.v:3514.14-3514.20" *)
  wire [2:0] \decode.op_mod ;
  (* src = "Vortex_axi_fpu.v:3512.14-3512.21" *)
  wire [3:0] \decode.op_type ;
  (* src = "Vortex_axi_fpu.v:3516.14-3516.18" *)
  wire [5:0] \decode.rd_r ;
  (* src = "Vortex_axi_fpu.v:3517.14-3517.19" *)
  wire [5:0] \decode.rs1_r ;
  (* src = "Vortex_axi_fpu.v:3518.14-3518.19" *)
  wire [5:0] \decode.rs2_r ;
  (* src = "Vortex_axi_fpu.v:3519.14-3519.19" *)
  wire [5:0] \decode.rs3_r ;
  (* src = "Vortex_axi_fpu.v:3524.8-3524.14" *)
  wire \decode.use_PC ;
  (* src = "Vortex_axi_fpu.v:3525.8-3525.15" *)
  wire \decode.use_imm ;
  (* src = "Vortex_axi_fpu.v:3523.8-3523.14" *)
  wire \decode.use_rd ;
  (* src = "Vortex_axi_fpu.v:4119.9-4119.11" *)
  wire \decode.wb ;
  (* src = "Vortex_axi_fpu.v:2538.16-2538.18" *)
  wire [31:0] \decode_if.PC ;
  (* src = "Vortex_axi_fpu.v:2562.9-2562.14" *)
  wire \decode_if.ready ;
  (* src = "Vortex_axi_fpu.v:2536.15-2536.20" *)
  wire [1:0] \decode_if.tmask ;
  (* src = "Vortex_axi_fpu.v:2532.16-2532.20" *)
  wire [43:0] \decode_if.uuid ;
  (* src = "Vortex_axi_fpu.v:2530.9-2530.14" *)
  wire \decode_if.valid ;
  (* src = "Vortex_axi_fpu.v:2534.15-2534.18" *)
  wire \decode_if.wid ;
  (* src = "Vortex_axi_fpu.v:5210.9-5210.18" *)
  wire \execute.alu_reset ;
  (* src = "Vortex_axi_fpu.v:5260.17-5260.27" *)
  wire [63:0] \execute.alu_unit.add_result ;
  (* src = "Vortex_axi_fpu.v:5380.17-5380.23" *)
  wire [31:0] \execute.alu_unit.alu_PC ;
  (* src = "Vortex_axi_fpu.v:5386.17-5386.25" *)
  wire [63:0] \execute.alu_unit.alu_data ;
  (* src = "Vortex_axi_fpu.v:5286.17-5286.27" *)
  wire [63:0] \execute.alu_unit.alu_in1_PC ;
  (* src = "Vortex_axi_fpu.v:5288.17-5288.28" *)
  wire [63:0] \execute.alu_unit.alu_in2_imm ;
  (* src = "Vortex_axi_fpu.v:5290.17-5290.29" *)
  wire [63:0] \execute.alu_unit.alu_in2_less ;
  (* src = "Vortex_axi_fpu.v:5356.17-5356.31" *)
  wire [63:0] \execute.alu_unit.alu_jal_result ;
  (* src = "Vortex_axi_fpu.v:5382.16-5382.22" *)
  wire [5:0] \execute.alu_unit.alu_rd ;
  (* src = "Vortex_axi_fpu.v:5368.10-5368.22" *)
  wire \execute.alu_unit.alu_ready_in ;
  (* src = "Vortex_axi_fpu.v:5258.16-5258.26" *)
  wire [63:0] \execute.alu_unit.alu_result ;
  (* src = "Vortex_axi_fpu.v:5378.16-5378.25" *)
  wire [1:0] \execute.alu_unit.alu_tmask ;
  (* src = "Vortex_axi_fpu.v:5374.17-5374.25" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43" *)
  wire [43:0] \execute.alu_unit.alu_uuid ;
  (* src = "Vortex_axi_fpu.v:5366.10-5366.22" *)
  wire \execute.alu_unit.alu_valid_in ;
  (* src = "Vortex_axi_fpu.v:5370.10-5370.23" *)
  wire \execute.alu_unit.alu_valid_out ;
  (* src = "Vortex_axi_fpu.v:5384.10-5384.16" *)
  wire \execute.alu_unit.alu_wb ;
  (* src = "Vortex_axi_fpu.v:5358.17-5358.24" *)
  wire [31:0] \execute.alu_unit.br_dest ;
  (* src = "Vortex_axi_fpu.v:5413.10-5413.17" *)
  wire \execute.alu_unit.br_less ;
  (* src = "Vortex_axi_fpu.v:5411.10-5411.16" *)
  wire \execute.alu_unit.br_neg ;
  (* src = "Vortex_axi_fpu.v:5388.16-5388.23" *)
  (* unused_bits = "0" *)
  wire [3:0] \execute.alu_unit.br_op_r ;
  (* src = "Vortex_axi_fpu.v:5360.17-5360.27" *)
  wire [32:0] \execute.alu_unit.cmp_result ;
  (* src = "Vortex_axi_fpu.v:5300.18-5300.25" *)
  wire [32:0] \execute.alu_unit.genblk2[0].sub_in1 ;
  (* src = "Vortex_axi_fpu.v:5302.18-5302.25" *)
  wire [32:0] \execute.alu_unit.genblk2[0].sub_in2 ;
  (* src = "Vortex_axi_fpu.v:5300.18-5300.25" *)
  wire [32:0] \execute.alu_unit.genblk2[1].sub_in1 ;
  (* src = "Vortex_axi_fpu.v:5302.18-5302.25" *)
  wire [32:0] \execute.alu_unit.genblk2[1].sub_in2 ;
  (* src = "Vortex_axi_fpu.v:5396.10-5396.20" *)
  wire \execute.alu_unit.is_br_op_r ;
  (* src = "Vortex_axi_fpu.v:5364.10-5364.18" *)
  wire \execute.alu_unit.is_equal ;
  (* src = "Vortex_axi_fpu.v:5394.10-5394.20" *)
  wire \execute.alu_unit.is_equal_r ;
  (* src = "Vortex_axi_fpu.v:5354.10-5354.16" *)
  wire \execute.alu_unit.is_jal ;
  (* src = "Vortex_axi_fpu.v:5392.10-5392.19" *)
  wire \execute.alu_unit.is_less_r ;
  (* src = "Vortex_axi_fpu.v:5280.10-5280.16" *)
  wire \execute.alu_unit.is_sub ;
  (* src = "Vortex_axi_fpu.v:5266.16-5266.26" *)
  wire [63:0] \execute.alu_unit.msc_result ;
  (* src = "Vortex_axi_fpu.v:5439.17-5439.23" *)
  wire [31:0] \execute.alu_unit.mul_PC ;
  (* src = "Vortex_axi_fpu.v:5445.17-5445.25" *)
  wire [63:0] \execute.alu_unit.mul_data ;
  (* src = "Vortex_axi_fpu.v:5441.16-5441.22" *)
  wire [5:0] \execute.alu_unit.mul_rd ;
  (* src = "Vortex_axi_fpu.v:5427.10-5427.22" *)
  wire \execute.alu_unit.mul_ready_in ;
  (* src = "Vortex_axi_fpu.v:5431.10-5431.23" *)
  wire \execute.alu_unit.mul_ready_out ;
  (* src = "Vortex_axi_fpu.v:5437.16-5437.25" *)
  wire [1:0] \execute.alu_unit.mul_tmask ;
  (* src = "Vortex_axi_fpu.v:5433.17-5433.25" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43" *)
  wire [43:0] \execute.alu_unit.mul_uuid ;
  (* src = "Vortex_axi_fpu.v:5425.10-5425.22" *)
  wire \execute.alu_unit.mul_valid_in ;
  (* src = "Vortex_axi_fpu.v:5429.10-5429.23" *)
  wire \execute.alu_unit.mul_valid_out ;
  (* src = "Vortex_axi_fpu.v:5443.10-5443.16" *)
  wire \execute.alu_unit.mul_wb ;
  (* src = "Vortex_axi_fpu.v:5435.16-5435.23" *)
  wire \execute.alu_unit.mul_wid ;
  (* src = "Vortex_axi_fpu.v:5264.17-5264.27" *)
  wire [63:0] \execute.alu_unit.shr_result ;
  (* src = "Vortex_axi_fpu.v:5262.17-5262.27" *)
  wire [65:0] \execute.alu_unit.sub_result ;
  (* src = "Vortex_axi_fpu.v:5189.15-5189.26" *)
  reg [1:0] \execute.csr_pending ;
  (* src = "Vortex_axi_fpu.v:5226.9-5226.18" *)
  wire \execute.csr_reset ;
  (* src = "Vortex_axi_fpu.v:5897.17-5897.28" *)
  wire [11:0] \execute.csr_unit.csr_addr_s1 ;
  (* src = "Vortex_axi_fpu.v:5967.17-5967.26" *)
  reg [63:0] \execute.csr_unit.csr_data.csr_cycle ;
  (* src = "Vortex_axi_fpu.v:5969.17-5969.28" *)
  reg [63:0] \execute.csr_unit.csr_data.csr_instret ;
  (* src = "Vortex_axi_fpu.v:5953.17-5953.28" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_medeleg ;
  (* src = "Vortex_axi_fpu.v:5961.17-5961.25" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_mepc ;
  (* src = "Vortex_axi_fpu.v:5955.17-5955.28" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_mideleg ;
  (* src = "Vortex_axi_fpu.v:5957.17-5957.24" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_mie ;
  (* src = "Vortex_axi_fpu.v:5951.17-5951.28" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_mstatus ;
  (* src = "Vortex_axi_fpu.v:5959.17-5959.26" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_mtvec ;
  (* src = "Vortex_axi_fpu.v:5965.17-5965.28" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_pmpaddr[0] ;
  (* src = "Vortex_axi_fpu.v:5963.17-5963.27" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_pmpcfg[0] ;
  (* src = "Vortex_axi_fpu.v:5949.17-5949.25" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_satp ;
  (* src = "Vortex_axi_fpu.v:5972.17-5972.21" *)
  reg [15:0] \execute.csr_unit.csr_data.fcsr ;
  (* src = "Vortex_axi_fpu.v:5933.18-5933.27" *)
  wire [31:0] \execute.csr_unit.csr_data.read_data ;
  (* src = "Vortex_axi_fpu.v:5943.18-5943.28" *)
  wire [31:0] \execute.csr_unit.csr_data.write_data ;
  (* src = "Vortex_axi_fpu.v:5935.11-5935.23" *)
  wire \execute.csr_unit.csr_data.write_enable ;
  (* src = "Vortex_axi_fpu.v:6171.17-6171.35" *)
  wire [31:0] \execute.csr_unit.csr_read_data_qual ;
  (* src = "Vortex_axi_fpu.v:5901.17-5901.33" *)
  wire [31:0] \execute.csr_unit.csr_read_data_s1 ;
  (* src = "Vortex_axi_fpu.v:5907.17-5907.29" *)
  wire [31:0] \execute.csr_unit.csr_req_data ;
  (* src = "Vortex_axi_fpu.v:6199.10-6199.23" *)
  wire \execute.csr_unit.csr_req_valid ;
  (* src = "Vortex_axi_fpu.v:6173.16-6173.32" *)
  wire [31:0] \execute.csr_unit.csr_updated_data ;
  (* src = "Vortex_axi_fpu.v:6175.9-6175.25" *)
  wire \execute.csr_unit.csr_we_s0_unqual ;
  (* src = "Vortex_axi_fpu.v:5895.10-5895.19" *)
  wire \execute.csr_unit.csr_we_s1 ;
  (* src = "Vortex_axi_fpu.v:5889.16-5889.27" *)
  reg [1:0] \execute.csr_unit.fpu_pending ;
  (* src = "Vortex_axi_fpu.v:6197.10-6197.18" *)
  wire \execute.csr_unit.stall_in ;
  (* src = "Vortex_axi_fpu.v:6201.10-6201.19" *)
  wire \execute.csr_unit.stall_out ;
  (* src = "Vortex_axi_fpu.v:6169.10-6169.22" *)
  wire \execute.csr_unit.write_hazard ;
  (* src = "Vortex_axi_fpu.v:6249.9-6249.18" *)
  wire \execute.fpu_reset ;
  (* src = "Vortex_axi_fpu.v:5205.16-5205.24" *)
  wire [2:0] \execute.fpu_to_csr_if.read_frm ;
  (* src = "Vortex_axi_fpu.v:5203.16-5203.24" *)
  wire \execute.fpu_to_csr_if.read_wid ;
  (* src = "Vortex_axi_fpu.v:5196.10-5196.22" *)
  wire \execute.fpu_to_csr_if.write_enable ;
  (* src = "Vortex_axi_fpu.v:6302.16-6302.22" *)
  wire [9:0] \execute.fpu_unit.fflags ;
  (* src = "Vortex_axi_fpu.v:6337.16-6337.23" *)
  wire [2:0] \execute.fpu_unit.fpu_frm ;
  (* src = "Vortex_axi_fpu.v:6309.10-6309.19" *)
  wire \execute.fpu_unit.fpuq_full ;
  (* src = "Vortex_axi_fpu.v:6313.10-6313.18" *)
  wire \execute.fpu_unit.fpuq_pop ;
  (* src = "Vortex_axi_fpu.v:6311.10-6311.19" *)
  wire \execute.fpu_unit.fpuq_push ;
  (* src = "Vortex_axi_fpu.v:6299.10-6299.20" *)
  wire \execute.fpu_unit.has_fflags ;
  (* src = "Vortex_axi_fpu.v:6281.10-6281.18" *)
  wire \execute.fpu_unit.ready_in ;
  (* src = "Vortex_axi_fpu.v:6285.10-6285.19" *)
  wire \execute.fpu_unit.ready_out ;
  (* src = "Vortex_axi_fpu.v:6304.17-6304.23" *)
  wire [63:0] \execute.fpu_unit.result ;
  (* src = "Vortex_axi_fpu.v:6293.17-6293.23" *)
  wire [31:0] \execute.fpu_unit.rsp_PC ;
  (* src = "Vortex_axi_fpu.v:6368.15-6368.25" *)
  wire [4:0] \execute.fpu_unit.rsp_fflags ;
  (* src = "Vortex_axi_fpu.v:6295.16-6295.22" *)
  wire [5:0] \execute.fpu_unit.rsp_rd ;
  (* src = "Vortex_axi_fpu.v:6291.16-6291.25" *)
  wire [1:0] \execute.fpu_unit.rsp_tmask ;
  (* src = "Vortex_axi_fpu.v:6287.17-6287.25" *)
  wire [43:0] \execute.fpu_unit.rsp_uuid ;
  (* src = "Vortex_axi_fpu.v:6297.10-6297.16" *)
  wire \execute.fpu_unit.rsp_wb ;
  (* src = "Vortex_axi_fpu.v:6289.16-6289.23" *)
  wire \execute.fpu_unit.rsp_wid ;
  (* src = "Vortex_axi_fpu.v:6397.10-6397.19" *)
  wire \execute.fpu_unit.stall_out ;
  (* src = "Vortex_axi_fpu.v:6400.18-6400.44" *)
  (* unused_bits = "112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155" *)
  wire [157:1] \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out ;
  (* src = "Vortex_axi_fpu.v:6306.16-6306.22" *)
  wire [2:0] \execute.fpu_unit.tag_in ;
  (* src = "Vortex_axi_fpu.v:6307.16-6307.23" *)
  wire [2:0] \execute.fpu_unit.tag_out ;
  (* src = "Vortex_axi_fpu.v:6333.10-6333.18" *)
  wire \execute.fpu_unit.valid_in ;
  (* src = "Vortex_axi_fpu.v:6283.10-6283.19" *)
  wire \execute.fpu_unit.valid_out ;
  (* src = "Vortex_axi_fpu.v:5234.9-5234.18" *)
  wire \execute.gpu_reset ;
  (* src = "Vortex_axi_fpu.v:6494.16-6494.23" *)
  wire [3:0] \execute.gpu_unit.barrier ;
  (* src = "Vortex_axi_fpu.v:6526.11-6526.16" *)
  wire \execute.gpu_unit.genblk1[0].taken ;
  (* src = "Vortex_axi_fpu.v:6526.11-6526.16" *)
  wire \execute.gpu_unit.genblk1[1].taken ;
  (* src = "Vortex_axi_fpu.v:6511.10-6511.16" *)
  wire \execute.gpu_unit.is_bar ;
  (* src = "Vortex_axi_fpu.v:6513.10-6513.17" *)
  wire \execute.gpu_unit.is_pred ;
  (* src = "Vortex_axi_fpu.v:6509.10-6509.18" *)
  wire \execute.gpu_unit.is_split ;
  (* src = "Vortex_axi_fpu.v:6507.10-6507.16" *)
  wire \execute.gpu_unit.is_tmc ;
  (* src = "Vortex_axi_fpu.v:6596.10-6596.23" *)
  wire \execute.gpu_unit.is_warp_ctl_r ;
  (* src = "Vortex_axi_fpu.v:6505.10-6505.19" *)
  wire \execute.gpu_unit.is_wspawn ;
  (* src = "Vortex_axi_fpu.v:6521.16-6521.31" *)
  wire [1:0] \execute.gpu_unit.not_taken_tmask ;
  (* src = "Vortex_axi_fpu.v:6533.16-6533.25" *)
  wire [1:0] \execute.gpu_unit.pred_mask ;
  (* src = "Vortex_axi_fpu.v:6515.17-6515.25" *)
  wire [31:0] \execute.gpu_unit.rs1_data ;
  (* src = "Vortex_axi_fpu.v:6517.17-6517.25" *)
  wire [31:0] \execute.gpu_unit.rs2_data ;
  (* src = "Vortex_axi_fpu.v:6481.17-6481.23" *)
  wire [31:0] \execute.gpu_unit.rsp_PC ;
  (* src = "Vortex_axi_fpu.v:6487.17-6487.25" *)
  wire [79:0] \execute.gpu_unit.rsp_data ;
  (* src = "Vortex_axi_fpu.v:6488.17-6488.27" *)
  wire [79:0] \execute.gpu_unit.rsp_data_r ;
  (* src = "Vortex_axi_fpu.v:6479.16-6479.25" *)
  wire [1:0] \execute.gpu_unit.rsp_tmask ;
  (* src = "Vortex_axi_fpu.v:6475.17-6475.25" *)
  wire [43:0] \execute.gpu_unit.rsp_uuid ;
  (* src = "Vortex_axi_fpu.v:6473.10-6473.19" *)
  wire \execute.gpu_unit.rsp_valid ;
  (* src = "Vortex_axi_fpu.v:6477.16-6477.23" *)
  wire \execute.gpu_unit.rsp_wid ;
  (* src = "Vortex_axi_fpu.v:6502.10-6502.18" *)
  wire \execute.gpu_unit.stall_in ;
  (* src = "Vortex_axi_fpu.v:5218.9-5218.18" *)
  wire \execute.lsu_reset ;
  (* src = "Vortex_axi_fpu.v:5572.16-5572.28" *)
  wire \execute.lsu_unit.addr_matches ;
  (* src = "Vortex_axi_fpu.v:5654.16-5654.31" *)
  wire [1:0] \execute.lsu_unit.dcache_req_fire ;
  (* src = "Vortex_axi_fpu.v:5685.10-5685.26" *)
  wire \execute.lsu_unit.dcache_req_ready ;
  (* src = "Vortex_axi_fpu.v:5656.10-5656.25" *)
  wire \execute.lsu_unit.dcache_rsp_fire ;
  (* src = "Vortex_axi_fpu.v:5592.10-5592.20" *)
  wire \execute.lsu_unit.fence_wait ;
  (* src = "Vortex_axi_fpu.v:5564.17-5564.26" *)
  wire [63:0] \execute.lsu_unit.full_addr ;
  (* src = "Vortex_axi_fpu.v:5586.12-5586.22" *)
  wire \execute.lsu_unit.genblk3[0].genblk1.is_addr_sm ;
  (* src = "Vortex_axi_fpu.v:5583.11-5583.21" *)
  wire \execute.lsu_unit.genblk3[0].is_addr_nc ;
  (* src = "Vortex_axi_fpu.v:5586.12-5586.22" *)
  wire \execute.lsu_unit.genblk3[1].genblk1.is_addr_sm ;
  (* src = "Vortex_axi_fpu.v:5583.11-5583.21" *)
  wire \execute.lsu_unit.genblk3[1].is_addr_nc ;
  (* src = "Vortex_axi_fpu.v:5738.16-5738.30" *)
  wire [3:0] \execute.lsu_unit.genblk5[0].mem_req_byteen ;
  (* src = "Vortex_axi_fpu.v:5738.16-5738.30" *)
  wire [3:0] \execute.lsu_unit.genblk5[1].mem_req_byteen ;
  (* src = "Vortex_axi_fpu.v:5824.18-5824.28" *)
  wire [15:0] \execute.lsu_unit.genblk6[0].rsp_data16 ;
  (* src = "Vortex_axi_fpu.v:5826.17-5826.26" *)
  wire [7:0] \execute.lsu_unit.genblk6[0].rsp_data8 ;
  (* src = "Vortex_axi_fpu.v:5824.18-5824.28" *)
  wire [15:0] \execute.lsu_unit.genblk6[1].rsp_data16 ;
  (* src = "Vortex_axi_fpu.v:5822.18-5822.28" *)
  wire [31:0] \execute.lsu_unit.genblk6[1].rsp_data32 ;
  (* src = "Vortex_axi_fpu.v:5826.17-5826.26" *)
  wire [7:0] \execute.lsu_unit.genblk6[1].rsp_data8 ;
  (* src = "Vortex_axi_fpu.v:5639.9-5639.21" *)
  reg \execute.lsu_unit.is_req_start ;
  (* src = "Vortex_axi_fpu.v:5851.10-5851.24" *)
  wire \execute.lsu_unit.load_rsp_stall ;
  (* src = "Vortex_axi_fpu.v:5579.10-5579.20" *)
  wire \execute.lsu_unit.lsu_is_dup ;
  (* src = "Vortex_axi_fpu.v:5598.10-5598.19" *)
  wire \execute.lsu_unit.lsu_valid ;
  (* src = "Vortex_axi_fpu.v:5600.10-5600.16" *)
  wire \execute.lsu_unit.lsu_wb ;
  (* src = "Vortex_axi_fpu.v:5559.10-5559.20" *)
  wire \execute.lsu_unit.mbuf_empty ;
  (* src = "Vortex_axi_fpu.v:5644.10-5644.19" *)
  wire \execute.lsu_unit.mbuf_full ;
  (* src = "Vortex_axi_fpu.v:5662.10-5662.18" *)
  wire \execute.lsu_unit.mbuf_pop ;
  (* src = "Vortex_axi_fpu.v:5660.10-5660.19" *)
  wire \execute.lsu_unit.mbuf_push ;
  (* src = "Vortex_axi_fpu.v:5641.16-5641.26" *)
  wire [1:0] \execute.lsu_unit.mbuf_waddr ;
  (* src = "Vortex_axi_fpu.v:5594.10-5594.18" *)
  wire \execute.lsu_unit.ready_in ;
  (* src = "Vortex_axi_fpu.v:5541.17-5541.25" *)
  wire [63:0] \execute.lsu_unit.req_addr ;
  (* src = "Vortex_axi_fpu.v:5545.17-5545.25" *)
  wire [63:0] \execute.lsu_unit.req_data ;
  (* src = "Vortex_axi_fpu.v:5734.10-5734.23" *)
  wire \execute.lsu_unit.req_dep_ready ;
  (* src = "Vortex_axi_fpu.v:5555.10-5555.20" *)
  wire \execute.lsu_unit.req_is_dup ;
  (* src = "Vortex_axi_fpu.v:5557.10-5557.25" *)
  wire \execute.lsu_unit.req_is_prefetch ;
  (* src = "Vortex_axi_fpu.v:5553.17-5553.23" *)
  wire [31:0] \execute.lsu_unit.req_pc ;
  (* src = "Vortex_axi_fpu.v:5547.16-5547.22" *)
  wire [5:0] \execute.lsu_unit.req_rd ;
  (* src = "Vortex_axi_fpu.v:5637.15-5637.28" *)
  reg [1:0] \execute.lsu_unit.req_sent_mask ;
  (* src = "Vortex_axi_fpu.v:5687.16-5687.31" *)
  wire [1:0] \execute.lsu_unit.req_sent_mask_n ;
  (* src = "Vortex_axi_fpu.v:5714.16-5714.23" *)
  wire [1:0] \execute.lsu_unit.req_tag ;
  (* src = "Vortex_axi_fpu.v:5712.15-5712.27" *)
  reg [1:0] \execute.lsu_unit.req_tag_hold ;
  (* src = "Vortex_axi_fpu.v:5539.16-5539.25" *)
  wire [1:0] \execute.lsu_unit.req_tmask ;
  (* src = "Vortex_axi_fpu.v:5658.16-5658.29" *)
  wire [1:0] \execute.lsu_unit.req_tmask_dup ;
  (* src = "Vortex_axi_fpu.v:5543.16-5543.24" *)
  wire [3:0] \execute.lsu_unit.req_type ;
  (* src = "Vortex_axi_fpu.v:5535.10-5535.19" *)
  wire \execute.lsu_unit.req_valid ;
  (* src = "Vortex_axi_fpu.v:5549.10-5549.16" *)
  wire \execute.lsu_unit.req_wb ;
  (* src = "Vortex_axi_fpu.v:5666.10-5666.17" *)
  wire \execute.lsu_unit.req_wb2 ;
  (* src = "Vortex_axi_fpu.v:5551.16-5551.23" *)
  wire \execute.lsu_unit.req_wid ;
  (* src = "Vortex_axi_fpu.v:5816.16-5816.24" *)
  wire [63:0] \execute.lsu_unit.rsp_data ;
  (* src = "Vortex_axi_fpu.v:5627.10-5627.20" *)
  wire \execute.lsu_unit.rsp_is_dup ;
  (* src = "Vortex_axi_fpu.v:5629.10-5629.25" *)
  (* unused_bits = "0" *)
  wire \execute.lsu_unit.rsp_is_prefetch ;
  (* src = "Vortex_axi_fpu.v:5647.16-5647.26" *)
  wire [3:0] \execute.lsu_unit.rsp_offset ;
  (* src = "Vortex_axi_fpu.v:5619.17-5619.23" *)
  wire [31:0] \execute.lsu_unit.rsp_pc ;
  (* src = "Vortex_axi_fpu.v:5621.16-5621.22" *)
  wire [5:0] \execute.lsu_unit.rsp_rd ;
  (* src = "Vortex_axi_fpu.v:5631.15-5631.27" *)
  reg [7:0] \execute.lsu_unit.rsp_rem_mask ;
  (* src = "Vortex_axi_fpu.v:5633.16-5633.30" *)
  wire [1:0] \execute.lsu_unit.rsp_rem_mask_n ;
  (* src = "Vortex_axi_fpu.v:5635.16-5635.25" *)
  wire [1:0] \execute.lsu_unit.rsp_tmask ;
  (* src = "Vortex_axi_fpu.v:5818.16-5818.30" *)
  wire [1:0] \execute.lsu_unit.rsp_tmask_qual ;
  (* src = "Vortex_axi_fpu.v:5625.16-5625.24" *)
  (* unused_bits = "3" *)
  wire [3:0] \execute.lsu_unit.rsp_type ;
  (* src = "Vortex_axi_fpu.v:5615.17-5615.25" *)
  wire [43:0] \execute.lsu_unit.rsp_uuid ;
  (* src = "Vortex_axi_fpu.v:5623.10-5623.16" *)
  wire \execute.lsu_unit.rsp_wb ;
  (* src = "Vortex_axi_fpu.v:5617.16-5617.23" *)
  wire \execute.lsu_unit.rsp_wid ;
  (* src = "Vortex_axi_fpu.v:5596.10-5596.18" *)
  wire \execute.lsu_unit.stall_in ;
  (* src = "Vortex_axi_fpu.v:5151.9-5151.14" *)
  wire \execute.reset ;
  (* src = "Vortex_axi_fpu.v:3428.10-3428.25" *)
  wire \fetch.icache_stage.icache_req_fire ;
  (* src = "Vortex_axi_fpu.v:3413.10-3413.15" *)
  wire \fetch.icache_stage.reset ;
  (* src = "Vortex_axi_fpu.v:3436.17-3436.23" *)
  wire [31:0] \fetch.icache_stage.rsp_PC ;
  (* src = "Vortex_axi_fpu.v:3438.16-3438.25" *)
  wire [1:0] \fetch.icache_stage.rsp_tmask ;
  (* src = "Vortex_axi_fpu.v:3434.17-3434.25" *)
  wire [43:0] \fetch.icache_stage.rsp_uuid ;
  (* src = "Vortex_axi_fpu.v:3463.10-3463.19" *)
  wire \fetch.icache_stage.stall_out ;
  (* src = "Vortex_axi_fpu.v:3118.17-3118.19" *)
  wire [31:0] \fetch.ifetch_req_if.PC ;
  (* src = "Vortex_axi_fpu.v:3114.16-3114.21" *)
  wire [1:0] \fetch.ifetch_req_if.tmask ;
  (* src = "Vortex_axi_fpu.v:3297.16-3297.36" *)
  (* unused_bits = "1" *)
  wire [1:0] \fetch.warp_sched.active_barrier_count ;
  (* src = "Vortex_axi_fpu.v:3155.15-3155.27" *)
  reg [1:0] \fetch.warp_sched.active_warps ;
  (* src = "Vortex_axi_fpu.v:3156.15-3156.29" *)
  wire [1:0] \fetch.warp_sched.active_warps_n ;
  (* src = "Vortex_axi_fpu.v:3299.16-3299.28" *)
  wire [1:0] \fetch.warp_sched.barrier_mask ;
  (* src = "Vortex_axi_fpu.v:3164.15-3164.28" *)
  reg [7:0] \fetch.warp_sched.barrier_masks ;
  (* src = "Vortex_axi_fpu.v:3308.15-3308.29" *)
  wire [1:0] \fetch.warp_sched.barrier_stalls ;
  (* src = "Vortex_axi_fpu.v:3339.17-3339.27" *)
  wire [1:0] \fetch.warp_sched.genblk1[0].orig_tmask ;
  (* src = "Vortex_axi_fpu.v:3335.11-3335.14" *)
  wire \fetch.warp_sched.genblk1[0].pop ;
  (* src = "Vortex_axi_fpu.v:3333.11-3333.15" *)
  wire \fetch.warp_sched.genblk1[0].push ;
  (* src = "Vortex_axi_fpu.v:3335.11-3335.14" *)
  wire \fetch.warp_sched.genblk1[1].pop ;
  (* src = "Vortex_axi_fpu.v:3333.11-3333.15" *)
  wire \fetch.warp_sched.genblk1[1].push ;
  (* src = "Vortex_axi_fpu.v:3386.17-3386.27" *)
  reg [43:0] \fetch.warp_sched.instr_uuid ;
  (* src = "Vortex_axi_fpu.v:3326.17-3326.27" *)
  wire [33:0] \fetch.warp_sched.ipdom_data[0] ;
  (* src = "Vortex_axi_fpu.v:3326.17-3326.27" *)
  wire [33:0] \fetch.warp_sched.ipdom_data[1] ;
  (* src = "Vortex_axi_fpu.v:3328.10-3328.21" *)
  wire \fetch.warp_sched.ipdom_index[0] ;
  (* src = "Vortex_axi_fpu.v:3328.10-3328.21" *)
  wire \fetch.warp_sched.ipdom_index[1] ;
  (* src = "Vortex_axi_fpu.v:3151.17-3151.24" *)
  wire [31:0] \fetch.warp_sched.join_pc ;
  (* src = "Vortex_axi_fpu.v:3153.16-3153.26" *)
  wire [1:0] \fetch.warp_sched.join_tmask ;
  (* src = "Vortex_axi_fpu.v:3166.10-3166.31" *)
  wire \fetch.warp_sched.reached_barrier_limit ;
  (* src = "Vortex_axi_fpu.v:3365.16-3365.27" *)
  wire [1:0] \fetch.warp_sched.ready_warps ;
  (* src = "Vortex_axi_fpu.v:3373.17-3373.30" *)
  wire [67:0] \fetch.warp_sched.schedule_data ;
  (* src = "Vortex_axi_fpu.v:3176.17-3176.28" *)
  wire [31:0] \fetch.warp_sched.schedule_pc ;
  (* src = "Vortex_axi_fpu.v:3174.16-3174.30" *)
  wire [1:0] \fetch.warp_sched.schedule_tmask ;
  (* src = "Vortex_axi_fpu.v:3178.10-3178.24" *)
  wire \fetch.warp_sched.schedule_valid ;
  (* src = "Vortex_axi_fpu.v:3172.16-3172.28" *)
  wire \fetch.warp_sched.schedule_wid ;
  (* src = "Vortex_axi_fpu.v:3382.10-3382.19" *)
  wire \fetch.warp_sched.stall_out ;
  (* src = "Vortex_axi_fpu.v:3158.15-3158.28" *)
  reg [1:0] \fetch.warp_sched.stalled_warps ;
  (* src = "Vortex_axi_fpu.v:3160.15-3160.27" *)
  reg [3:0] \fetch.warp_sched.thread_masks ;
  (* src = "Vortex_axi_fpu.v:3186.10-3186.20" *)
  wire \fetch.warp_sched.tmc_active ;
  (* src = "Vortex_axi_fpu.v:3170.15-3170.25" *)
  reg [1:0] \fetch.warp_sched.use_wspawn ;
  (* src = "Vortex_axi_fpu.v:3162.16-3162.24" *)
  reg [63:0] \fetch.warp_sched.warp_pcs ;
  (* src = "Vortex_axi_fpu.v:3180.10-3180.24" *)
  wire \fetch.warp_sched.warp_scheduled ;
  (* src = "Vortex_axi_fpu.v:3168.16-3168.25" *)
  reg [31:0] \fetch.warp_sched.wspawn_pc ;
  (* src = "Vortex_axi_fpu.v:3000.9-3000.14" *)
  wire \fpu_commit_if.ready ;
  (* src = "Vortex_axi_fpu.v:2754.16-2754.18" *)
  wire [31:0] \fpu_req_if.PC ;
  (* src = "Vortex_axi_fpu.v:2758.15-2758.21" *)
  wire [2:0] \fpu_req_if.op_mod ;
  (* src = "Vortex_axi_fpu.v:2756.15-2756.22" *)
  wire [3:0] \fpu_req_if.op_type ;
  (* src = "Vortex_axi_fpu.v:2766.15-2766.17" *)
  wire [5:0] \fpu_req_if.rd ;
  (* src = "Vortex_axi_fpu.v:2770.9-2770.14" *)
  wire \fpu_req_if.ready ;
  (* src = "Vortex_axi_fpu.v:2760.16-2760.24" *)
  wire [63:0] \fpu_req_if.rs1_data ;
  (* src = "Vortex_axi_fpu.v:2762.16-2762.24" *)
  wire [63:0] \fpu_req_if.rs2_data ;
  (* src = "Vortex_axi_fpu.v:2764.16-2764.24" *)
  wire [63:0] \fpu_req_if.rs3_data ;
  (* src = "Vortex_axi_fpu.v:2752.15-2752.20" *)
  wire [1:0] \fpu_req_if.tmask ;
  (* src = "Vortex_axi_fpu.v:2748.16-2748.20" *)
  wire [43:0] \fpu_req_if.uuid ;
  (* src = "Vortex_axi_fpu.v:2746.9-2746.14" *)
  wire \fpu_req_if.valid ;
  (* src = "Vortex_axi_fpu.v:2768.9-2768.11" *)
  wire \fpu_req_if.wb ;
  (* src = "Vortex_axi_fpu.v:3028.9-3028.14" *)
  wire \gpu_commit_if.ready ;
  (* src = "Vortex_axi_fpu.v:3012.16-3012.20" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43" *)
  wire [43:0] \gpu_commit_if.uuid ;
  (* src = "Vortex_axi_fpu.v:3010.9-3010.14" *)
  wire \gpu_commit_if.valid ;
  (* src = "Vortex_axi_fpu.v:3024.9-3024.11" *)
  wire \gpu_commit_if.wb ;
  (* src = "Vortex_axi_fpu.v:2794.15-2794.21" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] \gpu_req_if.op_mod ;
  (* src = "Vortex_axi_fpu.v:2792.15-2792.22" *)
  wire [3:0] \gpu_req_if.op_type ;
  (* src = "Vortex_axi_fpu.v:2804.15-2804.17" *)
  (* unused_bits = "0 1 2 3 4 5" *)
  wire [5:0] \gpu_req_if.rd ;
  (* src = "Vortex_axi_fpu.v:2808.9-2808.14" *)
  wire \gpu_req_if.ready ;
  (* src = "Vortex_axi_fpu.v:2798.16-2798.24" *)
  wire [63:0] \gpu_req_if.rs1_data ;
  (* src = "Vortex_axi_fpu.v:2800.16-2800.24" *)
  wire [63:0] \gpu_req_if.rs2_data ;
  (* src = "Vortex_axi_fpu.v:2802.16-2802.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \gpu_req_if.rs3_data ;
  (* src = "Vortex_axi_fpu.v:2796.15-2796.18" *)
  wire \gpu_req_if.tid ;
  (* src = "Vortex_axi_fpu.v:2806.9-2806.11" *)
  (* unused_bits = "0" *)
  wire \gpu_req_if.wb ;
  (* src = "Vortex_axi_fpu.v:2346.21-2346.36" *)
  output [29:0] icache_req_addr;
  wire [29:0] icache_req_addr;
  (* src = "Vortex_axi_fpu.v:2350.13-2350.29" *)
  input icache_req_ready;
  wire icache_req_ready;
  (* src = "Vortex_axi_fpu.v:2348.21-2348.35" *)
  output [44:0] icache_req_tag;
  wire [44:0] icache_req_tag;
  (* src = "Vortex_axi_fpu.v:2344.14-2344.30" *)
  output icache_req_valid;
  wire icache_req_valid;
  (* src = "Vortex_axi_fpu.v:2354.20-2354.35" *)
  input [31:0] icache_rsp_data;
  wire [31:0] icache_rsp_data;
  (* src = "Vortex_axi_fpu.v:2358.14-2358.30" *)
  output icache_rsp_ready;
  wire icache_rsp_ready;
  (* src = "Vortex_axi_fpu.v:2356.20-2356.34" *)
  input [44:0] icache_rsp_tag;
  wire [44:0] icache_rsp_tag;
  (* src = "Vortex_axi_fpu.v:2352.13-2352.29" *)
  input icache_rsp_valid;
  wire icache_rsp_valid;
  (* src = "Vortex_axi_fpu.v:4963.10-4963.23" *)
  wire \issue.dispatch.alu_req_ready ;
  (* src = "Vortex_axi_fpu.v:4980.10-4980.23" *)
  wire \issue.dispatch.alu_req_valid ;
  (* src = "Vortex_axi_fpu.v:4967.10-4967.23" *)
  wire \issue.dispatch.csr_req_ready ;
  (* src = "Vortex_axi_fpu.v:5020.10-5020.23" *)
  wire \issue.dispatch.csr_req_valid ;
  (* src = "Vortex_axi_fpu.v:5028.17-5028.29" *)
  wire [31:0] \issue.dispatch.csr_rs1_data ;
  (* src = "Vortex_axi_fpu.v:4969.10-4969.23" *)
  wire \issue.dispatch.fpu_req_ready ;
  (* src = "Vortex_axi_fpu.v:5044.10-5044.23" *)
  wire \issue.dispatch.fpu_req_valid ;
  (* src = "Vortex_axi_fpu.v:4971.10-4971.23" *)
  wire \issue.dispatch.gpu_req_ready ;
  (* src = "Vortex_axi_fpu.v:5062.10-5062.23" *)
  wire \issue.dispatch.gpu_req_valid ;
  (* src = "Vortex_axi_fpu.v:5002.10-5002.22" *)
  wire \issue.dispatch.lsu_is_fence ;
  (* src = "Vortex_axi_fpu.v:5004.10-5004.25" *)
  wire \issue.dispatch.lsu_is_prefetch ;
  (* src = "Vortex_axi_fpu.v:4965.10-4965.23" *)
  wire \issue.dispatch.lsu_req_ready ;
  (* src = "Vortex_axi_fpu.v:4998.10-4998.23" *)
  wire \issue.dispatch.lsu_req_valid ;
  (* src = "Vortex_axi_fpu.v:4978.17-4978.24" *)
  wire [31:0] \issue.dispatch.next_PC ;
  (* src = "Vortex_axi_fpu.v:5080.9-5080.16" *)
  wire \issue.dispatch.ready_r ;
  (* src = "Vortex_axi_fpu.v:4945.10-4945.15" *)
  wire \issue.dispatch.reset ;
  (* src = "Vortex_axi_fpu.v:4961.16-4961.19" *)
  wire \issue.dispatch.tid ;
  (* src = "Vortex_axi_fpu.v:4357.10-4357.15" *)
  wire \issue.dispatch_if.valid ;
  (* src = "Vortex_axi_fpu.v:4361.16-4361.19" *)
  reg \issue.dispatch_if.wid ;
  (* src = "Vortex_axi_fpu.v:4271.17-4271.25" *)
  wire [63:0] \issue.gpr_rsp_if.rs1_data ;
  (* src = "Vortex_axi_fpu.v:4273.17-4273.25" *)
  wire [63:0] \issue.gpr_rsp_if.rs2_data ;
  (* src = "Vortex_axi_fpu.v:4275.17-4275.25" *)
  wire [63:0] \issue.gpr_rsp_if.rs3_data ;
  (* src = "Vortex_axi_fpu.v:4873.16-4873.21" *)
  wire [6:0] \issue.gpr_stage.waddr ;
  (* src = "Vortex_axi_fpu.v:4865.16-4865.20" *)
  wire [1:0] \issue.gpr_stage.wren ;
  (* src = "Vortex_axi_fpu.v:4863.10-4863.22" *)
  wire \issue.gpr_stage.write_enable ;
  (* src = "Vortex_axi_fpu.v:4476.9-4476.19" *)
  wire \issue.ibuf_reset ;
  (* src = "Vortex_axi_fpu.v:4532.15-4532.26" *)
  reg [1:0] \issue.ibuffer.alm_empty_r ;
  (* src = "Vortex_axi_fpu.v:4546.10-4546.18" *)
  wire \issue.ibuffer.deq_fire ;
  (* src = "Vortex_axi_fpu.v:4641.17-4641.26" *)
  reg [146:0] \issue.ibuffer.deq_instr ;
  (* src = "Vortex_axi_fpu.v:4642.17-4642.28" *)
  wire [146:0] \issue.ibuffer.deq_instr_n ;
  (* src = "Vortex_axi_fpu.v:4638.9-4638.18" *)
  reg \issue.ibuffer.deq_valid ;
  (* src = "Vortex_axi_fpu.v:4639.9-4639.20" *)
  wire \issue.ibuffer.deq_valid_n ;
  (* src = "Vortex_axi_fpu.v:4633.15-4633.24" *)
  wire \issue.ibuffer.deq_wid_n ;
  (* src = "Vortex_axi_fpu.v:4635.15-4635.25" *)
  reg \issue.ibuffer.deq_wid_rr ;
  (* src = "Vortex_axi_fpu.v:4636.15-4636.27" *)
  wire \issue.ibuffer.deq_wid_rr_n ;
  (* src = "Vortex_axi_fpu.v:4531.15-4531.22" *)
  reg [1:0] \issue.ibuffer.empty_r ;
  (* src = "Vortex_axi_fpu.v:4530.15-4530.21" *)
  reg [1:0] \issue.ibuffer.full_r ;
  (* src = "Vortex_axi_fpu.v:4555.11-4555.22" *)
  wire \issue.ibuffer.genblk1[0].going_empty ;
  (* src = "Vortex_axi_fpu.v:4553.11-4553.18" *)
  wire \issue.ibuffer.genblk1[0].reading ;
  (* src = "Vortex_axi_fpu.v:4551.11-4551.18" *)
  wire \issue.ibuffer.genblk1[0].writing ;
  (* src = "Vortex_axi_fpu.v:4555.11-4555.22" *)
  wire \issue.ibuffer.genblk1[1].going_empty ;
  (* src = "Vortex_axi_fpu.v:4553.11-4553.18" *)
  wire \issue.ibuffer.genblk1[1].reading ;
  (* src = "Vortex_axi_fpu.v:4551.11-4551.18" *)
  wire \issue.ibuffer.genblk1[1].writing ;
  (* src = "Vortex_axi_fpu.v:4644.15-4644.24" *)
  reg [1:0] \issue.ibuffer.num_warps ;
  (* src = "Vortex_axi_fpu.v:4542.17-4542.27" *)
  reg [293:0] \issue.ibuffer.q_data_out ;
  (* src = "Vortex_axi_fpu.v:4540.18-4540.29" *)
  wire [293:0] \issue.ibuffer.q_data_prev ;
  (* src = "Vortex_axi_fpu.v:4528.15-4528.21" *)
  reg [3:0] \issue.ibuffer.used_r ;
  (* src = "Vortex_axi_fpu.v:4629.15-4629.26" *)
  reg [1:0] \issue.ibuffer.valid_table ;
  (* src = "Vortex_axi_fpu.v:4630.15-4630.28" *)
  wire [1:0] \issue.ibuffer.valid_table_n ;
  (* src = "Vortex_axi_fpu.v:4695.10-4695.20" *)
  wire \issue.ibuffer.warp_added ;
  (* src = "Vortex_axi_fpu.v:4697.10-4697.22" *)
  wire \issue.ibuffer.warp_removed ;
  (* src = "Vortex_axi_fpu.v:4249.10-4249.15" *)
  wire \issue.ibuffer_if.ready ;
  (* src = "Vortex_axi_fpu.v:4188.9-4188.14" *)
  wire \issue.reset ;
  (* src = "Vortex_axi_fpu.v:4291.17-4291.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \issue.sboard_wb_if.PC ;
  (* src = "Vortex_axi_fpu.v:4297.10-4297.13" *)
  wire \issue.sboard_wb_if.eop ;
  (* src = "Vortex_axi_fpu.v:4283.10-4283.15" *)
  wire \issue.sboard_wb_if.valid ;
  (* src = "Vortex_axi_fpu.v:4795.9-4795.21" *)
  reg \issue.scoreboard.deq_inuse_rd ;
  (* src = "Vortex_axi_fpu.v:4796.9-4796.22" *)
  reg \issue.scoreboard.deq_inuse_rs1 ;
  (* src = "Vortex_axi_fpu.v:4797.9-4797.22" *)
  reg \issue.scoreboard.deq_inuse_rs2 ;
  (* src = "Vortex_axi_fpu.v:4798.9-4798.22" *)
  reg \issue.scoreboard.deq_inuse_rs3 ;
  (* src = "Vortex_axi_fpu.v:4767.17-4767.27" *)
  reg [127:0] \issue.scoreboard.inuse_regs ;
  (* src = "Vortex_axi_fpu.v:4768.17-4768.29" *)
  wire [127:0] \issue.scoreboard.inuse_regs_n ;
  (* src = "Vortex_axi_fpu.v:4772.10-4772.21" *)
  wire \issue.scoreboard.release_reg ;
  (* src = "Vortex_axi_fpu.v:4770.10-4770.21" *)
  wire \issue.scoreboard.reserve_reg ;
  (* src = "Vortex_axi_fpu.v:4761.10-4761.15" *)
  wire \issue.scoreboard.reset ;
  (* src = "Vortex_axi_fpu.v:4349.10-4349.15" *)
  wire \issue.scoreboard_if.ready ;
  (* src = "Vortex_axi_fpu.v:4307.10-4307.15" *)
  wire \issue.scoreboard_if.valid ;
  (* src = "Vortex_axi_fpu.v:2858.9-2858.14" *)
  wire \join_if.valid ;
  (* src = "Vortex_axi_fpu.v:2916.9-2916.14" *)
  wire \ld_commit_if.ready ;
  (* src = "Vortex_axi_fpu.v:2900.16-2900.20" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43" *)
  wire [43:0] \ld_commit_if.uuid ;
  (* src = "Vortex_axi_fpu.v:2898.9-2898.14" *)
  wire \ld_commit_if.valid ;
  (* src = "Vortex_axi_fpu.v:2912.9-2912.11" *)
  wire \ld_commit_if.wb ;
  (* src = "Vortex_axi_fpu.v:2684.16-2684.18" *)
  wire [31:0] \lsu_req_if.PC ;
  (* src = "Vortex_axi_fpu.v:2692.16-2692.25" *)
  wire [63:0] \lsu_req_if.base_addr ;
  (* src = "Vortex_axi_fpu.v:2688.9-2688.17" *)
  wire \lsu_req_if.is_fence ;
  (* src = "Vortex_axi_fpu.v:2702.9-2702.20" *)
  wire \lsu_req_if.is_prefetch ;
  (* src = "Vortex_axi_fpu.v:2694.16-2694.22" *)
  wire [31:0] \lsu_req_if.offset ;
  (* src = "Vortex_axi_fpu.v:2686.15-2686.22" *)
  wire [3:0] \lsu_req_if.op_type ;
  (* src = "Vortex_axi_fpu.v:2696.15-2696.17" *)
  wire [5:0] \lsu_req_if.rd ;
  (* src = "Vortex_axi_fpu.v:2700.9-2700.14" *)
  wire \lsu_req_if.ready ;
  (* src = "Vortex_axi_fpu.v:2690.16-2690.26" *)
  wire [63:0] \lsu_req_if.store_data ;
  (* src = "Vortex_axi_fpu.v:2682.15-2682.20" *)
  wire [1:0] \lsu_req_if.tmask ;
  (* src = "Vortex_axi_fpu.v:2678.16-2678.20" *)
  wire [43:0] \lsu_req_if.uuid ;
  (* src = "Vortex_axi_fpu.v:2676.9-2676.14" *)
  wire \lsu_req_if.valid ;
  (* src = "Vortex_axi_fpu.v:2698.9-2698.11" *)
  wire \lsu_req_if.wb ;
  (* src = "Vortex_axi_fpu.v:2680.15-2680.18" *)
  wire \lsu_req_if.wid ;
  (* src = "Vortex_axi_fpu.v:2318.13-2318.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:2588.9-2588.14" *)
  wire \warp_ctl_if.valid ;
  (* src = "Vortex_axi_fpu.v:2830.16-2830.20" *)
  wire [63:0] \writeback_if.data ;
  (* src = "Vortex_axi_fpu.v:2822.15-2822.20" *)
  wire [1:0] \writeback_if.tmask ;
  assign _0079_ = _0097_ + (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd1;
  assign _0080_ = _0098_ + (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd1;
  assign _0081_ = _0099_ + (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd1;
  assign _0082_ = _0102_ + (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd1;
  assign _0083_ = _0103_ + (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd1;
  assign _0084_ = _0104_ + (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd1;
  assign _0085_ = { 29'h00000000, \commit.writeback.rsp_data [427:426], 1'h0 } + (* src = "Vortex_axi_fpu.v:3241.23-3241.96" *) \commit.writeback.rsp_data [529];
  assign _0086_ = \fetch.warp_sched.instr_uuid  + (* src = "Vortex_axi_fpu.v:3275.25-3275.42" *) 32'd1;
  assign _0087_ = { icache_req_addr, \fetch.ifetch_req_if.PC [1:0] } + (* src = "Vortex_axi_fpu.v:3279.66-3279.104" *) 32'd4;
  assign _0088_ = \issue.ibuffer.used_r [1:0] + (* src = "Vortex_axi_fpu.v:4612.28-4612.119" *) _0684_;
  assign _0089_ = \issue.ibuffer.used_r [3:2] + (* src = "Vortex_axi_fpu.v:4612.28-4612.119" *) _0685_;
  assign _0090_ = \issue.ibuffer.num_warps  + (* src = "Vortex_axi_fpu.v:4717.21-4717.38" *) 2'h1;
  assign _0091_ = { 25'h0000000, \issue.dispatch_if.wid , 6'h00 } + (* src = "Vortex_axi_fpu.v:4780.20-4780.99" *) \issue.ibuffer.deq_instr [23:18];
  assign _0093_ = { 25'h0000000, \issue.ibuffer.deq_wid_n , 6'h00 } + (* src = "Vortex_axi_fpu.v:4802.35-4802.118" *) \issue.ibuffer.deq_instr_n [23:18];
  assign _0094_ = { 25'h0000000, \issue.ibuffer.deq_wid_n , 6'h00 } + (* src = "Vortex_axi_fpu.v:4804.36-4804.120" *) \issue.ibuffer.deq_instr_n [17:12];
  assign _0095_ = { 25'h0000000, \issue.ibuffer.deq_wid_n , 6'h00 } + (* src = "Vortex_axi_fpu.v:4806.36-4806.120" *) \issue.ibuffer.deq_instr_n [11:6];
  assign _0096_ = { 25'h0000000, \issue.ibuffer.deq_wid_n , 6'h00 } + (* src = "Vortex_axi_fpu.v:4808.36-4808.120" *) \issue.ibuffer.deq_instr_n [5:0];
  assign _0092_ = { 25'h0000000, \issue.gpr_stage.waddr [6], 6'h00 } + (* src = "Vortex_axi_fpu.v:4828.23-4828.100" *) \issue.gpr_stage.waddr [5:0];
  assign \issue.dispatch.next_PC  = \issue.ibuffer.deq_instr [100:69] + (* src = "Vortex_axi_fpu.v:4978.27-4978.63" *) 32'd4;
  assign \execute.alu_unit.add_result [31:0] = \execute.alu_unit.alu_in1_PC [31:0] + (* src = "Vortex_axi_fpu.v:5295.38-5295.86" *) \execute.alu_unit.alu_in2_imm [31:0];
  assign \execute.alu_unit.add_result [63:32] = \execute.alu_unit.alu_in1_PC [63:32] + (* src = "Vortex_axi_fpu.v:5295.38-5295.86" *) \execute.alu_unit.alu_in2_imm [63:32];
  assign \execute.lsu_unit.full_addr [31:0] = \lsu_req_if.base_addr [31:0] + (* src = "Vortex_axi_fpu.v:5569.37-5569.113" *) \lsu_req_if.offset ;
  assign \execute.lsu_unit.full_addr [63:32] = \lsu_req_if.base_addr [63:32] + (* src = "Vortex_axi_fpu.v:5569.37-5569.113" *) \lsu_req_if.offset ;
  assign _0097_ = { 28'h0000000, \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [112], 3'h0 } + (* src = "Vortex_axi_fpu.v:5983.80-5983.133" *) 32'd4;
  assign _0098_ = { 28'h0000000, \commit.writeback.rsp_data [423], 3'h0 } + (* src = "Vortex_axi_fpu.v:5989.16-5989.35" *) 32'd4;
  assign _0099_ = { 28'h0000000, \commit.writeback.rsp_data [423], 3'h0 } + (* src = "Vortex_axi_fpu.v:5992.16-5992.35" *) 32'd7;
  assign _0100_ = \execute.csr_unit.csr_data.csr_cycle  + (* src = "Vortex_axi_fpu.v:6042.22-6042.35" *) 32'd1;
  assign _0101_ = \execute.csr_unit.csr_data.csr_instret  + (* src = "Vortex_axi_fpu.v:6045.24-6045.89" *) { 60'h000000000000000, \cmt_to_csr_if.commit_size  };
  assign _0102_ = { 28'h0000000, \csr_req_if.wid , 3'h0 } + (* src = "Vortex_axi_fpu.v:6061.41-6061.59" *) 32'd4;
  assign _0103_ = { 28'h0000000, \csr_req_if.wid , 3'h0 } + (* src = "Vortex_axi_fpu.v:6064.41-6064.59" *) 32'd7;
  assign _0104_ = { 28'h0000000, \execute.fpu_to_csr_if.read_wid , 3'h0 } + (* src = "Vortex_axi_fpu.v:6153.63-6153.115" *) 32'd7;
  assign _0105_ = { \execute.csr_unit.csr_read_data_s1 [30:0], 1'h0 } + (* src = "Vortex_axi_fpu.v:6217.144-6217.170" *) 32'd1;
  assign _0106_ = _0012_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0341_;
  assign _0107_ = \fetch.warp_sched.stalled_warps  & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0341_;
  assign _0108_ = \fetch.warp_sched.barrier_masks  & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0342_;
  assign _0109_ = \fetch.warp_sched.barrier_masks  & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0343_;
  assign _0110_ = 2'h3 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \execute.gpu_unit.rsp_data_r [78:77];
  assign _0111_ = \fetch.warp_sched.thread_masks  & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0344_;
  assign _0112_ = _0018_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0341_;
  assign _0113_ = _0038_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0341_;
  assign _0114_ = 2'h3 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \commit.writeback.rsp_data [464:463];
  assign _0115_ = _0019_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0344_;
  assign _0116_ = 32'd4294967295 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \branch_ctl_if.dest ;
  assign _0117_ = \fetch.warp_sched.warp_pcs  & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0345_;
  assign _0118_ = _0051_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0346_;
  assign _0119_ = _0059_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0347_;
  assign _0120_ = _0020_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0347_;
  assign _0121_ = _0039_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0348_;
  assign _0122_ = 32'd4294967295 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0087_;
  assign _0123_ = _0021_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0349_;
  assign _0124_ = _0065_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0350_;
  assign _0125_ = 32'd4294967295 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \fetch.warp_sched.join_pc ;
  assign _0126_ = _0053_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0351_;
  assign _0127_ = 2'h3 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \fetch.warp_sched.join_tmask ;
  assign _0128_ = _0060_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0352_;
  assign _0129_ = 1'h1 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0284_;
  assign _0130_ = \issue.ibuffer.valid_table  & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0353_;
  assign _0131_ = _0013_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0350_;
  assign _0132_ = \issue.scoreboard.inuse_regs  & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0354_;
  assign _0133_ = _0014_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0355_;
  assign _0134_ = 2'h3 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \execute.lsu_unit.req_tmask_dup ;
  assign _0135_ = \execute.lsu_unit.rsp_rem_mask  & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0356_;
  assign _0136_ = 2'h3 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \execute.lsu_unit.rsp_rem_mask_n ;
  assign _0137_ = _0008_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0357_;
  assign _0138_ = { \execute.lsu_unit.req_wb , \execute.lsu_unit.req_wb , \execute.lsu_unit.req_wb , \execute.lsu_unit.req_wb  } & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0358_;
  assign _0139_ = _0426_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0359_;
  assign _0140_ = { \execute.lsu_unit.req_wb , \execute.lsu_unit.req_wb , \execute.lsu_unit.req_wb , \execute.lsu_unit.req_wb  } & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0360_;
  assign _0141_ = _0428_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0361_;
  assign _0142_ = 5'h1f & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0447_;
  assign _0143_ = \execute.csr_unit.csr_data.fcsr  & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0362_;
  assign _0144_ = 5'h1f & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \execute.csr_unit.csr_data.write_data [4:0];
  assign _0145_ = _0015_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0363_;
  assign _0146_ = 3'h7 & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \execute.csr_unit.csr_data.write_data [2:0];
  assign _0147_ = _0015_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0364_;
  assign _0148_ = 8'hff & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \execute.csr_unit.csr_data.write_data [7:0];
  assign _0149_ = _0015_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0365_;
  assign _0150_ = \execute.csr_pending  & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0366_;
  assign _0151_ = _0016_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0367_;
  assign _0152_ = \execute.csr_unit.fpu_pending  & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0368_;
  assign _0153_ = _0017_ & (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0369_;
  assign _0154_ = \execute.gpu_unit.rsp_data_r [75:74] & (* src = "Vortex_axi_fpu.v:3228.22-3228.68" *) 2'h2;
  assign \fetch.warp_sched.ready_warps  = \fetch.warp_sched.active_warps  & (* src = "Vortex_axi_fpu.v:3365.30-3365.78" *) _0370_;
  assign \execute.alu_unit.genblk2[0].sub_in2 [32] = \alu_req_if.op_type [0] & (* src = "Vortex_axi_fpu.v:5302.29-5302.69" *) \execute.alu_unit.alu_in2_less [31];
  assign \execute.alu_unit.genblk2[1].sub_in2 [32] = \alu_req_if.op_type [0] & (* src = "Vortex_axi_fpu.v:5302.29-5302.69" *) \execute.alu_unit.alu_in2_less [63];
  assign \execute.alu_unit.genblk2[0].sub_in1 [32] = \alu_req_if.op_type [0] & (* src = "Vortex_axi_fpu.v:5309.29-5309.64" *) \alu_req_if.rs1_data [31];
  assign \execute.alu_unit.genblk2[1].sub_in1 [32] = \alu_req_if.op_type [0] & (* src = "Vortex_axi_fpu.v:5309.29-5309.64" *) \alu_req_if.rs1_data [63];
  assign _0155_ = \alu_req_if.rs1_data [31:0] & (* src = "Vortex_axi_fpu.v:5321.34-5321.79" *) \execute.alu_unit.alu_in2_imm [31:0];
  assign _0156_ = \alu_req_if.rs1_data [63:32] & (* src = "Vortex_axi_fpu.v:5321.34-5321.79" *) \execute.alu_unit.alu_in2_imm [63:32];
  assign \execute.alu_unit.mul_ready_out  = \alu_commit_if.ready  & (* src = "Vortex_axi_fpu.v:5500.28-5500.76" *) _0378_;
  assign \execute.lsu_unit.genblk3[0].genblk1.is_addr_sm  = _0245_ & (* src = "Vortex_axi_fpu.v:5586.25-5586.215" *) _0306_;
  assign \execute.lsu_unit.genblk3[1].genblk1.is_addr_sm  = _0246_ & (* src = "Vortex_axi_fpu.v:5586.25-5586.215" *) _0307_;
  assign \execute.lsu_unit.dcache_req_fire  = dcache_req_valid & (* src = "Vortex_axi_fpu.v:5654.34-5654.99" *) dcache_req_ready;
  assign \execute.lsu_unit.req_tmask_dup  = \execute.lsu_unit.req_tmask  & (* src = "Vortex_axi_fpu.v:5658.32-5658.65" *) { _0384_, 1'h1 };
  assign _0157_ = { \execute.lsu_unit.req_valid , \execute.lsu_unit.req_valid  } & (* src = "Vortex_axi_fpu.v:5660.41-5660.72" *) \execute.lsu_unit.req_tmask_dup ;
  assign _0158_ = _0157_ & (* src = "Vortex_axi_fpu.v:5660.40-5660.107" *) dcache_req_ready;
  assign \execute.lsu_unit.rsp_rem_mask_n  = _0667_ & (* src = "Vortex_axi_fpu.v:5722.29-5722.95" *) _0388_;
  assign _0159_ = \execute.csr_unit.csr_read_data_qual  & (* src = "Vortex_axi_fpu.v:6193.27-6193.61" *) _0391_;
  assign \execute.gpu_unit.rsp_data [38] = \execute.gpu_unit.rsp_tmask [0] & (* src = "Vortex_axi_fpu.v:6528.30-6528.69" *) \execute.gpu_unit.genblk1[0].taken ;
  assign \execute.gpu_unit.rsp_data [39] = \execute.gpu_unit.rsp_tmask [1] & (* src = "Vortex_axi_fpu.v:6528.30-6528.69" *) \execute.gpu_unit.genblk1[1].taken ;
  assign \execute.gpu_unit.not_taken_tmask [0] = \execute.gpu_unit.rsp_tmask [0] & (* src = "Vortex_axi_fpu.v:6530.34-6530.74" *) _0395_;
  assign \execute.gpu_unit.not_taken_tmask [1] = \execute.gpu_unit.rsp_tmask [1] & (* src = "Vortex_axi_fpu.v:6530.34-6530.74" *) _0396_;
  assign \commit.commit_tmask [1:0] = { \commit.gpu_commit_fire , \commit.gpu_commit_fire  } & (* src = "Vortex_axi_fpu.v:6680.308-6680.363" *) \commit.writeback.rsp_data [496:495];
  assign \commit.commit_tmask [3:2] = { \commit.fpu_commit_fire , \commit.fpu_commit_fire  } & (* src = "Vortex_axi_fpu.v:6680.251-6680.306" *) \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [111:110];
  assign \commit.commit_tmask [5:4] = { \commit.csr_commit_fire , \commit.csr_commit_fire  } & (* src = "Vortex_axi_fpu.v:6680.194-6680.249" *) \commit.writeback.rsp_data [390:389];
  assign \commit.commit_tmask [7:6] = { \commit.st_commit_fire , \commit.st_commit_fire  } & (* src = "Vortex_axi_fpu.v:6680.139-6680.192" *) \execute.lsu_unit.req_tmask ;
  assign \commit.commit_tmask [9:8] = { \commit.ld_commit_fire , \commit.ld_commit_fire  } & (* src = "Vortex_axi_fpu.v:6680.84-6680.137" *) \commit.writeback.rsp_data [72:71];
  assign \commit.commit_tmask [11:10] = { \commit.alu_commit_fire , \commit.alu_commit_fire  } & (* src = "Vortex_axi_fpu.v:6680.27-6680.82" *) \alu_commit_if.tmask ;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.instr_uuid  <= 44'h00000000000;
    else if (\fetch.warp_sched.warp_scheduled ) \fetch.warp_sched.instr_uuid  <= _0086_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.use_wspawn  <= 2'h0;
    else \fetch.warp_sched.use_wspawn  <= _0040_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  always @(posedge clk)
    if (_0175_) \fetch.warp_sched.wspawn_pc  <= { \execute.gpu_unit.rsp_data_r [73:64], \commit.writeback.rsp_data [488:467] };
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.warp_pcs [63:32] <= 32'd0;
    else \fetch.warp_sched.warp_pcs [63:32] <= _0061_[63:32];
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.warp_pcs [31:0] <= 32'd2147483648;
    else \fetch.warp_sched.warp_pcs [31:0] <= _0061_[31:0];
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.thread_masks [3:2] <= 2'h0;
    else \fetch.warp_sched.thread_masks [3:2] <= _0071_[3:2];
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.thread_masks [1:0] <= 2'h1;
    else \fetch.warp_sched.thread_masks [1:0] <= _0071_[1:0];
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.stalled_warps  <= 2'h0;
    else \fetch.warp_sched.stalled_warps  <= _0070_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.active_warps [1] <= 1'h0;
    else \fetch.warp_sched.active_warps [1] <= \fetch.warp_sched.active_warps_n [1];
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.active_warps [0] <= 1'h1;
    else \fetch.warp_sched.active_warps [0] <= \fetch.warp_sched.active_warps_n [0];
  (* src = "Vortex_axi_fpu.v:6425.5-6438.9" *)
  always @(posedge clk)
    if (\execute.fpu_reset ) \execute.csr_unit.fpu_pending  <= 2'h0;
    else \execute.csr_unit.fpu_pending  <= _0036_;
  (* src = "Vortex_axi_fpu.v:4570.6-4620.9" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.alm_empty_r [0] <= 1'h1;
    else if (_0176_) \issue.ibuffer.alm_empty_r [0] <= _0536_;
  (* src = "Vortex_axi_fpu.v:4570.6-4620.9" *)
  always @(posedge clk)
    if (_0164_) \issue.ibuffer.q_data_out [146:0] <= _0002_;
  (* src = "Vortex_axi_fpu.v:5716.5-5720.34" *)
  always @(posedge clk)
    if (\execute.lsu_unit.mbuf_push ) \execute.lsu_unit.req_tag_hold  <= \execute.lsu_unit.mbuf_waddr ;
  (* src = "Vortex_axi_fpu.v:5689.5-5710.10" *)
  always @(posedge clk)
    if (_0191_) \execute.lsu_unit.req_sent_mask  <= 2'h0;
    else \execute.lsu_unit.req_sent_mask  <= \execute.lsu_unit.req_sent_mask_n ;
  (* src = "Vortex_axi_fpu.v:6226.5-6239.9" *)
  always @(posedge clk)
    if (\execute.csr_reset ) \execute.csr_pending  <= 2'h0;
    else \execute.csr_pending  <= _0035_;
  (* src = "Vortex_axi_fpu.v:5689.5-5710.10" *)
  always @(posedge clk)
    if (_0191_) \execute.lsu_unit.is_req_start  <= 1'h1;
    else \execute.lsu_unit.is_req_start  <= _0238_;
  (* src = "Vortex_axi_fpu.v:6030.6-6046.10" *)
  always @(posedge clk)
    if (\execute.csr_reset ) \execute.csr_unit.csr_data.csr_cycle  <= 64'h0000000000000000;
    else if (busy) \execute.csr_unit.csr_data.csr_cycle  <= _0100_;
  (* src = "Vortex_axi_fpu.v:6030.6-6046.10" *)
  always @(posedge clk)
    if (\execute.csr_reset ) \execute.csr_unit.csr_data.csr_instret  <= 64'h0000000000000000;
    else if (\cmt_to_csr_if.valid ) \execute.csr_unit.csr_data.csr_instret  <= _0101_;
  (* src = "Vortex_axi_fpu.v:4786.5-4793.34" *)
  always @(posedge clk)
    if (\issue.scoreboard.reset ) \issue.scoreboard.inuse_regs  <= 128'h00000000000000000000000000000000;
    else \issue.scoreboard.inuse_regs  <= \issue.scoreboard.inuse_regs_n ;
  (* src = "Vortex_axi_fpu.v:5974.6-6028.10" *)
  always @(posedge clk)
    if (_0177_) \execute.csr_unit.csr_data.csr_satp  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_fpu.v:5974.6-6028.10" *)
  always @(posedge clk)
    if (_0178_) \execute.csr_unit.csr_data.csr_mstatus  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_fpu.v:5974.6-6028.10" *)
  always @(posedge clk)
    if (_0179_) \execute.csr_unit.csr_data.csr_medeleg  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_fpu.v:5974.6-6028.10" *)
  always @(posedge clk)
    if (_0180_) \execute.csr_unit.csr_data.csr_mideleg  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_fpu.v:5974.6-6028.10" *)
  always @(posedge clk)
    if (_0181_) \execute.csr_unit.csr_data.csr_mie  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_fpu.v:5974.6-6028.10" *)
  always @(posedge clk)
    if (_0182_) \execute.csr_unit.csr_data.csr_mtvec  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_fpu.v:5974.6-6028.10" *)
  always @(posedge clk)
    if (_0183_) \execute.csr_unit.csr_data.csr_mepc  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_fpu.v:5974.6-6028.10" *)
  always @(posedge clk)
    if (\execute.csr_reset ) \execute.csr_unit.csr_data.fcsr  <= 16'h0000;
    else \execute.csr_unit.csr_data.fcsr  <= _0034_;
  (* src = "Vortex_axi_fpu.v:5974.6-6028.10" *)
  always @(posedge clk)
    if (_0184_) \execute.csr_unit.csr_data.csr_pmpcfg[0]  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_fpu.v:5974.6-6028.10" *)
  always @(posedge clk)
    if (_0185_) \execute.csr_unit.csr_data.csr_pmpaddr[0]  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_fpu.v:4699.5-4728.8" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.valid_table  <= 2'h0;
    else \issue.ibuffer.valid_table  <= \issue.ibuffer.valid_table_n ;
  (* src = "Vortex_axi_fpu.v:4699.5-4728.8" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.deq_valid  <= 1'h0;
    else \issue.ibuffer.deq_valid  <= \issue.ibuffer.deq_valid_n ;
  (* src = "Vortex_axi_fpu.v:4699.5-4728.8" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.num_warps  <= 2'h0;
    else if (_0165_) \issue.ibuffer.num_warps  <= _0517_;
  (* src = "Vortex_axi_fpu.v:4570.6-4620.9" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.used_r [3:2] <= 2'h0;
    else \issue.ibuffer.used_r [3:2] <= _0089_;
  (* src = "Vortex_axi_fpu.v:4570.6-4620.9" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.full_r [1] <= 1'h0;
    else if (_0186_) \issue.ibuffer.full_r [1] <= _0530_;
  (* src = "Vortex_axi_fpu.v:4570.6-4620.9" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.empty_r [1] <= 1'h1;
    else if (_0187_) \issue.ibuffer.empty_r [1] <= _0527_;
  (* src = "Vortex_axi_fpu.v:4570.6-4620.9" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.alm_empty_r [1] <= 1'h1;
    else if (_0188_) \issue.ibuffer.alm_empty_r [1] <= _0523_;
  (* src = "Vortex_axi_fpu.v:4570.6-4620.9" *)
  always @(posedge clk)
    if (_0172_) \issue.ibuffer.q_data_out [293:147] <= _0003_;
  (* src = "Vortex_axi_fpu.v:4570.6-4620.9" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.used_r [1:0] <= 2'h0;
    else \issue.ibuffer.used_r [1:0] <= _0088_;
  (* src = "Vortex_axi_fpu.v:4570.6-4620.9" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.full_r [0] <= 1'h0;
    else if (_0189_) \issue.ibuffer.full_r [0] <= _0543_;
  (* src = "Vortex_axi_fpu.v:4570.6-4620.9" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.empty_r [0] <= 1'h1;
    else if (_0190_) \issue.ibuffer.empty_r [0] <= _0540_;
  (* src = "Vortex_axi_fpu.v:3200.5-3293.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.barrier_masks  <= 8'h00;
    else if (_0250_) \fetch.warp_sched.barrier_masks  <= _0037_;
  assign _0160_ = | { \issue.ibuffer.genblk1[0].reading , \issue.ibuffer.genblk1[0].writing  };
  assign _0161_ = { _0225_, \issue.ibuffer.genblk1[0].reading , \issue.ibuffer.genblk1[0].writing  } != 3'h2;
  assign _0162_ = { _0223_, \issue.ibuffer.genblk1[0].reading , \issue.ibuffer.genblk1[0].writing  } != 3'h1;
  assign _0163_ = { \issue.ibuffer.genblk1[0].reading , \issue.ibuffer.genblk1[0].writing  } != 2'h3;
  assign _0164_ = | { _0257_, \issue.ibuffer.genblk1[0].reading  };
  assign _0165_ = | { _0264_, _0263_ };
  assign _0166_ = | { \issue.ibuffer.genblk1[1].reading , \issue.ibuffer.genblk1[1].writing  };
  assign _0167_ = { _0226_, \issue.ibuffer.genblk1[1].reading , \issue.ibuffer.genblk1[1].writing  } != 3'h1;
  assign _0168_ = { \issue.ibuffer.genblk1[1].reading , \issue.ibuffer.genblk1[1].writing  } != 2'h3;
  assign _0169_ = { _0224_, \issue.ibuffer.genblk1[1].reading , \issue.ibuffer.genblk1[1].writing  } != 3'h2;
  assign _0170_ = { _0226_, \issue.ibuffer.genblk1[1].reading , \issue.ibuffer.genblk1[1].writing  } != 3'h2;
  assign _0171_ = { _0224_, \issue.ibuffer.genblk1[1].reading , \issue.ibuffer.genblk1[1].writing  } != 3'h1;
  assign _0172_ = | { _0258_, \issue.ibuffer.genblk1[1].reading  };
  assign _0173_ = { _0225_, \issue.ibuffer.genblk1[0].reading , \issue.ibuffer.genblk1[0].writing  } != 3'h1;
  assign _0174_ = { _0223_, \issue.ibuffer.genblk1[0].reading , \issue.ibuffer.genblk1[0].writing  } != 3'h2;
  assign _0218_ = ~ \fetch.icache_stage.reset ;
  assign _0219_ = ~ \execute.csr_reset ;
  assign _0175_ = & { _0218_, _0248_ };
  assign _0176_ = & { _0161_, _0160_, _0163_, _0162_ };
  assign _0177_ = & { _0497_, _0219_, \execute.csr_unit.csr_data.write_enable  };
  assign _0178_ = & { _0496_, _0219_, \execute.csr_unit.csr_data.write_enable  };
  assign _0179_ = & { _0495_, _0219_, \execute.csr_unit.csr_data.write_enable  };
  assign _0180_ = & { _0494_, _0219_, \execute.csr_unit.csr_data.write_enable  };
  assign _0181_ = & { _0493_, _0219_, \execute.csr_unit.csr_data.write_enable  };
  assign _0182_ = & { _0492_, _0219_, \execute.csr_unit.csr_data.write_enable  };
  assign _0183_ = & { _0491_, _0219_, \execute.csr_unit.csr_data.write_enable  };
  assign _0184_ = & { _0490_, _0219_, \execute.csr_unit.csr_data.write_enable  };
  assign _0185_ = & { _0489_, _0219_, \execute.csr_unit.csr_data.write_enable  };
  assign _0186_ = & { _0167_, _0168_, _0166_ };
  assign _0187_ = & { _0169_, _0168_, _0166_ };
  assign _0188_ = & { _0168_, _0166_, _0171_, _0170_ };
  assign _0189_ = & { _0160_, _0163_, _0173_ };
  assign _0190_ = & { _0160_, _0163_, _0174_ };
  assign _0191_ = | { \execute.lsu_unit.dcache_req_ready , \execute.lsu_reset  };
  assign _0192_ = | { _0583_, _0580_, _0579_, _0574_ };
  assign _0193_ = | { _0575_, _0574_ };
  assign _0194_ = | { _0581_, _0580_, _0574_ };
  assign _0195_ = | { _0580_, _0579_, _0574_ };
  assign _0196_ = | { _0479_, _0460_, _0459_, _0458_ };
  assign _0197_ = | { _0477_, _0476_ };
  assign _0198_ = | { _0577_, _0552_ };
  assign _0199_ = | { _0583_, _0564_, _0562_ };
  assign _0200_ = | { _0582_, _0581_, _0580_, _0579_, _0576_, _0575_, _0574_ };
  assign _0201_ = | { _0559_, _0558_ };
  assign _0202_ = | { _0561_, _0560_, _0556_, _0555_, _0554_, _0553_, _0551_ };
  assign _0203_ = | { _0546_, _0544_ };
  assign _0204_ = | { _0547_, _0545_ };
  assign _0205_ = | { _0582_, _0581_, _0580_, _0579_, _0577_, _0576_, _0575_, _0571_, _0564_, _0552_ };
  assign _0206_ = | { _0582_, _0581_, _0580_, _0579_, _0576_, _0574_ };
  assign _0207_ = | { _0556_, _0555_, _0554_, _0553_ };
  assign _0208_ = | { _0548_, _0546_, _0545_ };
  assign _0209_ = | { _0579_, _0564_ };
  assign _0210_ = | { _0582_, _0581_ };
  assign _0211_ = | { _0548_, _0547_, _0546_, _0545_, _0544_ };
  assign _0212_ = | { _0582_, _0581_, _0580_, _0579_, _0576_, _0575_, _0571_ };
  assign _0213_ = | { _0579_, _0576_, _0575_, _0574_, _0564_, _0562_ };
  assign _0214_ = | { _0561_, _0559_, _0558_, _0556_, _0554_, _0553_ };
  assign _0215_ = | { _0560_, _0555_, _0551_ };
  assign _0216_ = | { _0558_, _0554_, _0553_ };
  assign _0217_ = | { _0481_, _0480_ };
  assign \fetch.warp_sched.reached_barrier_limit  = \fetch.warp_sched.active_barrier_count [0] == (* src = "Vortex_axi_fpu.v:3306.36-3306.102" *) \commit.writeback.rsp_data [425];
  assign _0220_ = ~ (* src = "Vortex_axi_fpu.v:3333.91-3333.123" *) \commit.writeback.rsp_data [529];
  assign _0222_ = ~ (* src = "Vortex_axi_fpu.v:4553.34-4553.71" *) \issue.dispatch_if.wid ;
  assign _0223_ = \issue.ibuffer.used_r [1:0] == (* src = "Vortex_axi_fpu.v:4604.13-4604.38" *) 2'h1;
  assign _0224_ = \issue.ibuffer.used_r [3:2] == (* src = "Vortex_axi_fpu.v:4604.13-4604.38" *) 2'h1;
  assign _0225_ = \issue.ibuffer.used_r [1:0] == (* src = "Vortex_axi_fpu.v:4607.13-4607.38" *) 2'h2;
  assign _0226_ = \issue.ibuffer.used_r [3:2] == (* src = "Vortex_axi_fpu.v:4607.13-4607.38" *) 2'h2;
  assign _0227_ = 2'h1 == (* src = "Vortex_axi_fpu.v:4678.16-4678.30" *) \issue.ibuffer.num_warps ;
  assign _0228_ = \decode_if.wid  == (* src = "Vortex_axi_fpu.v:4697.53-4697.89" *) \issue.dispatch_if.wid ;
  assign \issue.dispatch.lsu_is_fence  = 3'h1 == (* src = "Vortex_axi_fpu.v:5002.25-5002.69" *) \issue.ibuffer.deq_instr [61:59];
  assign \issue.dispatch.lsu_is_prefetch  = 3'h2 == (* src = "Vortex_axi_fpu.v:5004.28-5004.72" *) \issue.ibuffer.deq_instr [61:59];
  assign _0234_ = \alu_req_if.op_type  == (* src = "Vortex_axi_fpu.v:5354.33-5354.49" *) 4'h8;
  assign _0235_ = \alu_req_if.op_type  == (* src = "Vortex_axi_fpu.v:5354.55-5354.71" *) 4'h9;
  assign _0236_ = \lsu_req_if.base_addr [63:32] == (* src = "Vortex_axi_fpu.v:5576.32-5576.125" *) \lsu_req_if.base_addr [31:0];
  assign _0237_ = ! (* src = "Vortex_axi_fpu.v:5662.41-5662.60" *) \execute.lsu_unit.rsp_rem_mask_n ;
  assign _0238_ = ! (* src = "Vortex_axi_fpu.v:5709.24-5709.44" *) \execute.lsu_unit.req_sent_mask_n ;
  assign _0239_ = \execute.csr_unit.csr_addr_s1  == (* src = "Vortex_axi_fpu.v:6169.27-6169.69" *) \csr_req_if.addr ;
  assign _0240_ = \commit.writeback.rsp_data [423] == (* src = "Vortex_axi_fpu.v:6169.75-6169.134" *) \csr_req_if.wid ;
  assign _0241_ = \execute.csr_unit.csr_addr_s1  == (* src = "Vortex_axi_fpu.v:6217.59-6217.81" *) 12'hcc0;
  assign _0242_ = \execute.csr_unit.csr_addr_s1  == (* src = "Vortex_axi_fpu.v:6217.90-6217.112" *) 12'hcc1;
  assign _0243_ = \execute.csr_unit.csr_addr_s1  == (* src = "Vortex_axi_fpu.v:6217.118-6217.140" *) 12'hcc2;
  assign _0244_ = \fpu_req_if.op_mod  == (* src = "Vortex_axi_fpu.v:6337.27-6337.66" *) 3'h7;
  assign \execute.gpu_unit.is_wspawn  = \gpu_req_if.op_type  == (* src = "Vortex_axi_fpu.v:6505.22-6505.60" *) 4'h1;
  assign \execute.gpu_unit.is_tmc  = ! (* src = "Vortex_axi_fpu.v:6507.19-6507.57" *) \gpu_req_if.op_type ;
  assign \execute.gpu_unit.is_split  = \gpu_req_if.op_type  == (* src = "Vortex_axi_fpu.v:6509.21-6509.59" *) 4'h2;
  assign \execute.gpu_unit.is_bar  = \gpu_req_if.op_type  == (* src = "Vortex_axi_fpu.v:6511.19-6511.57" *) 4'h4;
  assign \execute.gpu_unit.is_pred  = \gpu_req_if.op_type  == (* src = "Vortex_axi_fpu.v:6513.20-6513.58" *) 4'h5;
  assign \execute.alu_unit.is_sub  = \alu_req_if.op_type  == (* src = "Vortex_axi_fpu.v:6628.126-6628.167" *) 4'hb;
  assign \execute.lsu_unit.genblk3[0].is_addr_nc  = \execute.lsu_unit.full_addr [31:6] >= (* src = "Vortex_axi_fpu.v:5583.24-5583.111" *) 26'h3fc0000;
  assign \execute.lsu_unit.genblk3[1].is_addr_nc  = \execute.lsu_unit.full_addr [63:38] >= (* src = "Vortex_axi_fpu.v:5583.24-5583.111" *) 26'h3fc0000;
  assign _0245_ = \execute.lsu_unit.full_addr [31:6] >= (* src = "Vortex_axi_fpu.v:5586.26-5586.123" *) 26'h3fbffc0;
  assign _0246_ = \execute.lsu_unit.full_addr [63:38] >= (* src = "Vortex_axi_fpu.v:5586.26-5586.123" *) 26'h3fbffc0;
  assign _0247_ = \issue.ibuffer.num_warps  > (* src = "Vortex_axi_fpu.v:4670.10-4670.23" *) 32'd1;
  assign _0248_ = \warp_ctl_if.valid  && (* src = "Vortex_axi_fpu.v:3226.11-3226.78" *) \execute.gpu_unit.rsp_data_r [76];
  assign _0250_ = \warp_ctl_if.valid  && (* src = "Vortex_axi_fpu.v:3232.11-3232.78" *) \commit.writeback.rsp_data [428];
  assign _0249_ = \warp_ctl_if.valid  && (* src = "Vortex_axi_fpu.v:3243.11-3243.74" *) \execute.gpu_unit.rsp_data_r [79];
  assign \fetch.warp_sched.genblk1[0].push  = _0251_ && (* src = "Vortex_axi_fpu.v:3333.18-3333.124" *) _0220_;
  assign _0251_ = \warp_ctl_if.valid  && (* src = "Vortex_axi_fpu.v:3333.19-3333.85" *) \commit.writeback.rsp_data [466];
  assign \fetch.warp_sched.genblk1[1].push  = _0251_ && (* src = "Vortex_axi_fpu.v:3333.18-3333.124" *) \commit.writeback.rsp_data [529];
  assign \fetch.warp_sched.genblk1[0].pop  = \join_if.valid  && (* src = "Vortex_axi_fpu.v:3335.17-3335.76" *) _0221_;
  assign \fetch.warp_sched.genblk1[1].pop  = \join_if.valid  && (* src = "Vortex_axi_fpu.v:3335.17-3335.76" *) \decode_if.wid ;
  assign \fetch.warp_sched.stall_out  = _0371_ && (* src = "Vortex_axi_fpu.v:3382.22-3382.101" *) icache_req_valid;
  assign \fetch.warp_sched.warp_scheduled  = \fetch.warp_sched.schedule_valid  && (* src = "Vortex_axi_fpu.v:3384.29-3384.57" *) _0372_;
  assign \fetch.icache_stage.icache_req_fire  = icache_req_valid && (* src = "Vortex_axi_fpu.v:3428.28-3428.94" *) icache_req_ready;
  assign \fetch.icache_stage.stall_out  = _0373_ && (* src = "Vortex_axi_fpu.v:3463.22-3463.99" *) \decode_if.valid ;
  assign _0252_ = \decode.func3 [0] && (* src = "Vortex_axi_fpu.v:3552.27-3552.48" *) _0374_;
  assign \decode.wb  = \decode.use_rd  && (* src = "Vortex_axi_fpu.v:4119.14-4119.29" *) _0596_;
  assign \join_if.valid  = \decode.ifetch_rsp_fire  && (* src = "Vortex_axi_fpu.v:4155.39-4155.65" *) \decode.is_join ;
  assign \issue.scoreboard_if.valid  = \issue.ibuffer.deq_valid  && (* src = "Vortex_axi_fpu.v:4424.33-4424.70" *) \issue.dispatch.ready_r ;
  assign \issue.dispatch_if.valid  = \issue.ibuffer.deq_valid  && (* src = "Vortex_axi_fpu.v:4446.31-4446.70" *) \issue.scoreboard_if.ready ;
  assign \issue.ibuffer_if.ready  = \issue.scoreboard_if.ready  && (* src = "Vortex_axi_fpu.v:4474.30-4474.70" *) \issue.dispatch.ready_r ;
  assign \decode.ifetch_rsp_fire  = \decode_if.valid  && (* src = "Vortex_axi_fpu.v:4544.21-4544.79" *) \decode_if.ready ;
  assign \issue.ibuffer.deq_fire  = \issue.ibuffer.deq_valid  && (* src = "Vortex_axi_fpu.v:4546.21-4546.93" *) \issue.ibuffer_if.ready ;
  assign \issue.ibuffer.genblk1[0].writing  = \decode.ifetch_rsp_fire  && (* src = "Vortex_axi_fpu.v:4551.21-4551.65" *) _0221_;
  assign \issue.ibuffer.genblk1[1].writing  = \decode.ifetch_rsp_fire  && (* src = "Vortex_axi_fpu.v:4551.21-4551.65" *) \decode_if.wid ;
  assign \issue.ibuffer.genblk1[0].reading  = \issue.ibuffer.deq_fire  && (* src = "Vortex_axi_fpu.v:4553.21-4553.72" *) _0222_;
  assign \issue.ibuffer.genblk1[1].reading  = \issue.ibuffer.deq_fire  && (* src = "Vortex_axi_fpu.v:4553.21-4553.72" *) \issue.dispatch_if.wid ;
  assign _0253_ = \issue.ibuffer.alm_empty_r [0] && (* src = "Vortex_axi_fpu.v:4555.40-4555.65" *) \issue.ibuffer.genblk1[0].reading ;
  assign _0254_ = \issue.ibuffer.alm_empty_r [1] && (* src = "Vortex_axi_fpu.v:4555.40-4555.65" *) \issue.ibuffer.genblk1[1].reading ;
  assign _0255_ = \issue.ibuffer.genblk1[0].writing  && (* src = "Vortex_axi_fpu.v:4564.17-4564.40" *) _0282_;
  assign _0256_ = \issue.ibuffer.genblk1[1].writing  && (* src = "Vortex_axi_fpu.v:4564.17-4564.40" *) _0283_;
  assign _0257_ = \issue.ibuffer.genblk1[0].writing  && (* src = "Vortex_axi_fpu.v:4614.11-4614.33" *) \issue.ibuffer.genblk1[0].going_empty ;
  assign _0258_ = \issue.ibuffer.genblk1[1].writing  && (* src = "Vortex_axi_fpu.v:4614.11-4614.33" *) \issue.ibuffer.genblk1[1].going_empty ;
  assign _0259_ = \issue.ibuffer.deq_fire  && (* src = "Vortex_axi_fpu.v:4678.37-4678.69" *) _0662_;
  assign _0260_ = _0227_ && (* src = "Vortex_axi_fpu.v:4678.15-4678.70" *) _0285_;
  assign \issue.ibuffer.warp_added  = \decode.ifetch_rsp_fire  && (* src = "Vortex_axi_fpu.v:4695.23-4695.69" *) _0666_;
  assign _0261_ = \decode.ifetch_rsp_fire  && (* src = "Vortex_axi_fpu.v:4697.40-4697.90" *) _0228_;
  assign _0262_ = \issue.ibuffer.deq_fire  && (* src = "Vortex_axi_fpu.v:4697.26-4697.91" *) _0375_;
  assign \issue.ibuffer.warp_removed  = _0262_ && (* src = "Vortex_axi_fpu.v:4697.25-4697.116" *) _0662_;
  assign _0263_ = \issue.ibuffer.warp_added  && (* src = "Vortex_axi_fpu.v:4715.11-4715.38" *) _0286_;
  assign _0264_ = \issue.ibuffer.warp_removed  && (* src = "Vortex_axi_fpu.v:4718.16-4718.43" *) _0287_;
  assign \issue.scoreboard.reserve_reg  = _0265_ && (* src = "Vortex_axi_fpu.v:4770.24-4770.142" *) \issue.ibuffer.deq_instr [58];
  assign \issue.scoreboard.release_reg  = \issue.sboard_wb_if.valid  && (* src = "Vortex_axi_fpu.v:4772.24-4772.140" *) \issue.sboard_wb_if.eop ;
  assign _0265_ = \issue.scoreboard_if.valid  && (* src = "Vortex_axi_fpu.v:4837.16-4837.94" *) \issue.scoreboard_if.ready ;
  assign \issue.gpr_stage.write_enable  = \issue.sboard_wb_if.valid  && (* src = "Vortex_axi_fpu.v:4863.25-4863.93" *) _0309_;
  assign \issue.gpr_stage.wren [0] = \issue.gpr_stage.write_enable  && (* src = "Vortex_axi_fpu.v:4870.23-4870.72" *) \writeback_if.tmask [0];
  assign \issue.gpr_stage.wren [1] = \issue.gpr_stage.write_enable  && (* src = "Vortex_axi_fpu.v:4870.23-4870.72" *) \writeback_if.tmask [1];
  assign \issue.dispatch.alu_req_valid  = \issue.dispatch_if.valid  && (* src = "Vortex_axi_fpu.v:4980.26-4980.112" *) _0229_;
  assign \issue.dispatch.lsu_req_valid  = \issue.dispatch_if.valid  && (* src = "Vortex_axi_fpu.v:4998.26-4998.112" *) _0230_;
  assign \issue.dispatch.csr_req_valid  = \issue.dispatch_if.valid  && (* src = "Vortex_axi_fpu.v:5020.26-5020.112" *) _0231_;
  assign \issue.dispatch.fpu_req_valid  = \issue.dispatch_if.valid  && (* src = "Vortex_axi_fpu.v:5044.26-5044.112" *) _0232_;
  assign \issue.dispatch.gpu_req_valid  = \issue.dispatch_if.valid  && (* src = "Vortex_axi_fpu.v:5062.26-5062.112" *) _0233_;
  assign _0266_ = \alu_req_if.use_imm  && (* src = "Vortex_axi_fpu.v:5290.33-5290.76" *) _0377_;
  assign \execute.alu_unit.is_jal  = \alu_req_if.op_mod [0] && (* src = "Vortex_axi_fpu.v:5354.19-5354.73" *) _0298_;
  assign _0267_ = \execute.alu_unit.alu_valid_out  && (* src = "Vortex_axi_fpu.v:5417.47-5417.77" *) \alu_commit_if.ready ;
  assign \branch_ctl_if.valid  = _0267_ && (* src = "Vortex_axi_fpu.v:5417.46-5417.92" *) \execute.alu_unit.is_br_op_r ;
  assign \execute.alu_unit.alu_valid_in  = \alu_req_if.valid  && (* src = "Vortex_axi_fpu.v:5478.27-5478.69" *) _0379_;
  assign \execute.alu_unit.mul_valid_in  = \alu_req_if.valid  && (* src = "Vortex_axi_fpu.v:5480.27-5480.68" *) \alu_req_if.op_mod [1];
  assign \execute.lsu_unit.lsu_is_dup  = \lsu_req_if.tmask [0] && (* src = "Vortex_axi_fpu.v:5579.23-5579.71" *) \execute.lsu_unit.addr_matches ;
  assign \execute.lsu_unit.fence_wait  = \lsu_req_if.is_fence  && (* src = "Vortex_axi_fpu.v:5592.23-5592.84" *) _0299_;
  assign \execute.lsu_unit.stall_in  = _0381_ && (* src = "Vortex_axi_fpu.v:5596.21-5596.43" *) \execute.lsu_unit.req_valid ;
  assign \execute.lsu_unit.lsu_valid  = \lsu_req_if.valid  && (* src = "Vortex_axi_fpu.v:5598.22-5598.65" *) _0382_;
  assign \lsu_req_if.ready  = _0383_ && (* src = "Vortex_axi_fpu.v:5613.43-5613.67" *) _0382_;
  assign \execute.lsu_unit.dcache_rsp_fire  = dcache_rsp_valid && (* src = "Vortex_axi_fpu.v:5656.28-5656.94" *) dcache_rsp_ready;
  assign _0268_ = _0385_ && (* src = "Vortex_axi_fpu.v:5660.24-5660.108" *) _0598_;
  assign _0269_ = _0268_ && (* src = "Vortex_axi_fpu.v:5660.23-5660.125" *) \execute.lsu_unit.is_req_start ;
  assign \execute.lsu_unit.mbuf_push  = _0269_ && (* src = "Vortex_axi_fpu.v:5660.22-5660.136" *) \execute.lsu_unit.req_wb ;
  assign \execute.lsu_unit.mbuf_pop  = \execute.lsu_unit.dcache_rsp_fire  && (* src = "Vortex_axi_fpu.v:5662.21-5662.61" *) _0237_;
  assign \execute.lsu_unit.req_wb2  = \execute.lsu_unit.req_wb  && (* src = "Vortex_axi_fpu.v:5666.20-5666.46" *) _0386_;
  assign _0270_ = \execute.lsu_unit.mbuf_full  && (* src = "Vortex_axi_fpu.v:5734.39-5734.64" *) \execute.lsu_unit.is_req_start ;
  assign _0271_ = \execute.lsu_unit.req_wb  && (* src = "Vortex_axi_fpu.v:5734.27-5734.65" *) _0389_;
  assign _0273_ = _0272_ && (* src = "Vortex_axi_fpu.v:5781.51-5781.99" *) \execute.lsu_unit.req_tmask_dup [0];
  assign dcache_req_valid[0] = _0273_ && (* src = "Vortex_axi_fpu.v:5781.50-5781.121" *) _0290_;
  assign _0272_ = \execute.lsu_unit.req_valid  && (* src = "Vortex_axi_fpu.v:5781.52-5781.78" *) \execute.lsu_unit.req_dep_ready ;
  assign _0274_ = _0272_ && (* src = "Vortex_axi_fpu.v:5781.51-5781.99" *) \execute.lsu_unit.req_tmask_dup [1];
  assign dcache_req_valid[1] = _0274_ && (* src = "Vortex_axi_fpu.v:5781.50-5781.121" *) _0291_;
  assign \execute.lsu_unit.ready_in  = \execute.lsu_unit.req_dep_ready  && (* src = "Vortex_axi_fpu.v:5794.23-5794.56" *) \execute.lsu_unit.dcache_req_ready ;
  assign _0275_ = \execute.lsu_unit.req_valid  && (* src = "Vortex_axi_fpu.v:5796.26-5796.46" *) dcache_req_rw[1];
  assign \commit.st_commit_fire  = _0275_ && (* src = "Vortex_axi_fpu.v:5796.25-5796.67" *) \execute.lsu_unit.dcache_req_ready ;
  assign \execute.lsu_unit.load_rsp_stall  = _0390_ && (* src = "Vortex_axi_fpu.v:5851.27-5851.92" *) \ld_commit_if.valid ;
  assign \execute.csr_unit.csr_data.write_enable  = \csr_commit_if.valid  && (* src = "Vortex_axi_fpu.v:5905.25-5905.69" *) \execute.csr_unit.csr_we_s1 ;
  assign _0276_ = _0239_ && (* src = "Vortex_axi_fpu.v:6169.26-6169.135" *) _0240_;
  assign \execute.csr_unit.write_hazard  = _0276_ && (* src = "Vortex_axi_fpu.v:6169.25-6169.171" *) \csr_commit_if.valid ;
  assign \execute.csr_unit.csr_req_valid  = \csr_req_if.valid  && (* src = "Vortex_axi_fpu.v:6199.26-6199.67" *) _0293_;
  assign \execute.csr_unit.stall_out  = _0392_ && (* src = "Vortex_axi_fpu.v:6201.22-6201.89" *) \csr_commit_if.valid ;
  assign _0277_ = \csr_req_if.valid  && (* src = "Vortex_axi_fpu.v:6236.11-6236.71" *) \csr_req_if.ready ;
  assign \execute.fpu_unit.fpuq_pop  = \execute.fpu_unit.valid_out  && (* src = "Vortex_axi_fpu.v:6313.21-6313.43" *) \execute.fpu_unit.ready_out ;
  assign _0278_ = \execute.fpu_unit.ready_in  && (* src = "Vortex_axi_fpu.v:6331.44-6331.66" *) _0393_;
  assign \fpu_req_if.ready  = _0278_ && (* src = "Vortex_axi_fpu.v:6331.43-6331.111" *) _0295_;
  assign _0279_ = \fpu_req_if.valid  && (* src = "Vortex_axi_fpu.v:6333.22-6333.64" *) _0393_;
  assign \execute.fpu_unit.valid_in  = _0279_ && (* src = "Vortex_axi_fpu.v:6333.21-6333.109" *) _0295_;
  assign \execute.fpu_unit.stall_out  = _0394_ && (* src = "Vortex_axi_fpu.v:6397.22-6397.89" *) \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [157];
  assign \execute.fpu_to_csr_if.write_enable  = \commit.fpu_commit_fire  && (* src = "Vortex_axi_fpu.v:6417.61-6417.145" *) \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [6];
  assign \execute.fpu_unit.fpuq_push  = \fpu_req_if.valid  && (* src = "Vortex_axi_fpu.v:6435.11-6435.71" *) \fpu_req_if.ready ;
  assign \execute.gpu_unit.rsp_data [40] = _0599_ && (* src = "Vortex_axi_fpu.v:6556.24-6556.56" *) _0600_;
  assign \execute.gpu_unit.stall_in  = _0397_ && (* src = "Vortex_axi_fpu.v:6598.24-6598.91" *) \gpu_commit_if.valid ;
  assign \warp_ctl_if.valid  = \commit.gpu_commit_fire  && (* src = "Vortex_axi_fpu.v:6617.44-6617.129" *) \execute.gpu_unit.is_warp_ctl_r ;
  assign \commit.alu_commit_fire  = \alu_commit_if.valid  && (* src = "Vortex_axi_fpu.v:6662.27-6662.93" *) \alu_commit_if.ready ;
  assign \commit.ld_commit_fire  = \ld_commit_if.valid  && (* src = "Vortex_axi_fpu.v:6664.26-6664.90" *) \ld_commit_if.ready ;
  assign \commit.csr_commit_fire  = \csr_commit_if.valid  && (* src = "Vortex_axi_fpu.v:6668.27-6668.93" *) \csr_commit_if.ready ;
  assign \commit.fpu_commit_fire  = \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [157] && (* src = "Vortex_axi_fpu.v:6670.27-6670.93" *) \fpu_commit_if.ready ;
  assign \commit.gpu_commit_fire  = \gpu_commit_if.valid  && (* src = "Vortex_axi_fpu.v:6672.27-6672.93" *) \gpu_commit_if.ready ;
  assign \commit.writeback.rsp_valid [0] = \ld_commit_if.valid  && (* src = "Vortex_axi_fpu.v:6746.285-6746.346" *) \ld_commit_if.wb ;
  assign \commit.writeback.rsp_valid [1] = \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [157] && (* src = "Vortex_axi_fpu.v:6746.220-6746.283" *) \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [71];
  assign \commit.writeback.rsp_valid [2] = \alu_commit_if.valid  && (* src = "Vortex_axi_fpu.v:6746.155-6746.218" *) \alu_commit_if.wb ;
  assign \commit.writeback.rsp_valid [3] = \csr_commit_if.valid  && (* src = "Vortex_axi_fpu.v:6746.90-6746.153" *) \csr_commit_if.wb ;
  assign \commit.writeback.rsp_valid [4] = \gpu_commit_if.valid  && (* src = "Vortex_axi_fpu.v:6746.25-6746.88" *) \gpu_commit_if.wb ;
  assign _0280_ = ! (* src = "Vortex_axi_fpu.v:3394.14-3394.24" *) \fetch.warp_sched.stall_out ;
  assign _0281_ = ! (* src = "Vortex_axi_fpu.v:3472.14-3472.24" *) \fetch.icache_stage.stall_out ;
  assign _0282_ = ! (* src = "Vortex_axi_fpu.v:4564.28-4564.40" *) \issue.ibuffer.genblk1[0].going_empty ;
  assign _0283_ = ! (* src = "Vortex_axi_fpu.v:4564.28-4564.40" *) \issue.ibuffer.genblk1[1].going_empty ;
  assign _0284_ = ! (* src = "Vortex_axi_fpu.v:4652.32-4652.53" *) _0662_;
  assign _0285_ = ! (* src = "Vortex_axi_fpu.v:4678.35-4678.70" *) _0259_;
  assign _0286_ = ! (* src = "Vortex_axi_fpu.v:4715.25-4715.38" *) \issue.ibuffer.warp_removed ;
  assign _0287_ = ! (* src = "Vortex_axi_fpu.v:4718.32-4718.43" *) \issue.ibuffer.warp_added ;
  assign _0288_ = ! (* src = "Vortex_axi_fpu.v:5592.72-5592.83" *) \execute.lsu_unit.mbuf_empty ;
  assign _0289_ = ! (* src = "Vortex_axi_fpu.v:5608.14-5608.23" *) \execute.lsu_unit.stall_in ;
  assign _0290_ = ! (* src = "Vortex_axi_fpu.v:5781.104-5781.121" *) \execute.lsu_unit.req_sent_mask [0];
  assign _0291_ = ! (* src = "Vortex_axi_fpu.v:5781.104-5781.121" *) \execute.lsu_unit.req_sent_mask [1];
  assign _0292_ = ! (* src = "Vortex_axi_fpu.v:5859.14-5859.29" *) \execute.lsu_unit.load_rsp_stall ;
  assign _0293_ = ! (* src = "Vortex_axi_fpu.v:6199.58-6199.67" *) \execute.csr_unit.stall_in ;
  assign _0294_ = ! (* src = "Vortex_axi_fpu.v:6209.14-6209.24" *) \execute.csr_unit.stall_out ;
  assign _0295_ = ! (* src = "Vortex_axi_fpu.v:6333.69-6333.109" *) _0673_;
  assign _0296_ = ! (* src = "Vortex_axi_fpu.v:6408.14-6408.24" *) \execute.fpu_unit.stall_out ;
  assign _0297_ = ! (* src = "Vortex_axi_fpu.v:6606.14-6606.24" *) \execute.gpu_unit.stall_in ;
  assign \issue.ibuffer.genblk1[0].going_empty  = \issue.ibuffer.empty_r [0] || (* src = "Vortex_axi_fpu.v:4555.25-4555.66" *) _0253_;
  assign \issue.ibuffer.genblk1[1].going_empty  = \issue.ibuffer.empty_r [1] || (* src = "Vortex_axi_fpu.v:4555.25-4555.66" *) _0254_;
  assign _0298_ = _0234_ || (* src = "Vortex_axi_fpu.v:5354.32-5354.72" *) _0235_;
  assign \execute.alu_unit.alu_ready_in  = \alu_commit_if.ready  || (* src = "Vortex_axi_fpu.v:5398.27-5398.58" *) _0378_;
  assign \alu_commit_if.valid  = \execute.alu_unit.alu_valid_out  || (* src = "Vortex_axi_fpu.v:5482.46-5482.76" *) \execute.alu_unit.mul_valid_out ;
  assign \execute.lsu_unit.addr_matches  = _0236_ || (* src = "Vortex_axi_fpu.v:5576.31-5576.166" *) _0380_;
  assign _0299_ = \execute.lsu_unit.req_valid  || (* src = "Vortex_axi_fpu.v:5592.59-5592.83" *) _0288_;
  assign \execute.lsu_unit.req_dep_ready  = _0271_ || (* src = "Vortex_axi_fpu.v:5734.26-5734.113" *) dcache_req_rw[1];
  assign _0300_ = _0242_ || (* src = "Vortex_axi_fpu.v:6217.89-6217.141" *) _0243_;
  assign _0301_ = \execute.csr_unit.stall_out  || (* src = "Vortex_axi_fpu.v:6222.45-6222.66" *) \execute.csr_unit.stall_in ;
  assign \execute.gpu_unit.rsp_data [79] = \execute.gpu_unit.is_tmc  || (* src = "Vortex_axi_fpu.v:6535.21-6535.38" *) \execute.gpu_unit.is_pred ;
  assign _0302_ = \commit.alu_commit_fire  || (* src = "Vortex_axi_fpu.v:6674.27-6674.60" *) \commit.ld_commit_fire ;
  assign _0303_ = _0302_ || (* src = "Vortex_axi_fpu.v:6674.26-6674.79" *) \commit.st_commit_fire ;
  assign _0304_ = _0303_ || (* src = "Vortex_axi_fpu.v:6674.25-6674.99" *) \commit.csr_commit_fire ;
  assign _0305_ = _0304_ || (* src = "Vortex_axi_fpu.v:6674.24-6674.119" *) \commit.fpu_commit_fire ;
  assign \commit.commit_fire  = _0305_ || (* src = "Vortex_axi_fpu.v:6674.23-6674.139" *) \commit.gpu_commit_fire ;
  assign \ld_commit_if.ready  = \commit.writeback.rsp_ready [0] || (* src = "Vortex_axi_fpu.v:6766.45-6766.89" *) _0398_;
  assign \fpu_commit_if.ready  = \commit.writeback.rsp_ready [1] || (* src = "Vortex_axi_fpu.v:6768.46-6768.91" *) _0399_;
  assign \alu_commit_if.ready  = \commit.writeback.rsp_ready [2] || (* src = "Vortex_axi_fpu.v:6770.46-6770.91" *) _0400_;
  assign \csr_commit_if.ready  = \commit.writeback.rsp_ready [3] || (* src = "Vortex_axi_fpu.v:6772.46-6772.91" *) _0401_;
  assign \gpu_commit_if.ready  = \commit.writeback.rsp_ready [4] || (* src = "Vortex_axi_fpu.v:6774.46-6774.91" *) _0402_;
  assign _0306_ = \execute.lsu_unit.full_addr [31:6] < (* src = "Vortex_axi_fpu.v:5586.128-5586.214" *) 26'h3fc0000;
  assign _0307_ = \execute.lsu_unit.full_addr [63:38] < (* src = "Vortex_axi_fpu.v:5586.128-5586.214" *) 26'h3fc0000;
  assign \execute.gpu_unit.rsp_data [74] = 32'd0 < (* src = "Vortex_axi_fpu.v:6545.31-6545.43" *) \execute.gpu_unit.rs1_data ;
  assign \execute.gpu_unit.rsp_data [75] = 32'd1 < (* src = "Vortex_axi_fpu.v:6545.31-6545.43" *) \execute.gpu_unit.rs1_data ;
  assign _0075_[31:1] = \fetch.warp_sched.schedule_wid  * (* src = "Vortex_axi_fpu.v:3380.58-3380.75" *) 31'h00000011;
  assign _0076_ = \issue.ibuffer.deq_wid_rr  * (* src = "Vortex_axi_fpu.v:4676.32-4676.48" *) 32'd147;
  assign _0077_ = \issue.dispatch_if.wid  * (* src = "Vortex_axi_fpu.v:4684.78-4684.91" *) 32'd147;
  assign _0078_ = \alu_req_if.tid  * (* src = "Vortex_axi_fpu.v:5360.41-5360.72" *) 32'd33;
  assign \fetch.warp_sched.tmc_active  = | (* src = "Vortex_axi_fpu.v:3186.23-3186.61" *) \execute.gpu_unit.rsp_data_r [78:77];
  assign busy = | (* src = "Vortex_axi_fpu.v:3399.19-3399.36" *) \fetch.warp_sched.active_warps ;
  assign _0308_ = | (* src = "Vortex_axi_fpu.v:3829.11-3829.26" *) \decode.func3 [1:0];
  assign _0309_ = | (* src = "Vortex_axi_fpu.v:4863.60-4863.92" *) \issue.gpr_stage.waddr [5:0];
  assign _0310_ = | (* src = "Vortex_axi_fpu.v:6179.25-6179.42" *) \execute.csr_unit.csr_req_data ;
  assign \execute.gpu_unit.genblk1[0].taken  = | (* src = "Vortex_axi_fpu.v:6526.19-6526.67" *) \gpu_req_if.rs1_data [31:0];
  assign \execute.gpu_unit.genblk1[1].taken  = | (* src = "Vortex_axi_fpu.v:6526.19-6526.67" *) \gpu_req_if.rs1_data [63:32];
  assign _0311_ = | (* src = "Vortex_axi_fpu.v:6533.29-6533.45" *) \execute.gpu_unit.rsp_data [39:38];
  assign _0313_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, \commit.writeback.rsp_data [427:426], 1'h0 });
  assign _0314_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _0085_ });
  assign _0312_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, \commit.writeback.rsp_data [529] });
  assign _0315_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, \commit.writeback.rsp_data [529], 1'h0 });
  assign _0316_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 27'h0000000, \branch_ctl_if.wid , 5'h00 });
  assign _0317_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, \branch_ctl_if.wid  });
  assign _0318_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, \fetch.warp_sched.schedule_wid  });
  assign _0319_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, \fetch.warp_sched.schedule_wid , 1'h0 });
  assign _0320_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 27'h0000000, icache_req_tag[0], 5'h00 });
  assign _0322_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 27'h0000000, \decode_if.wid , 5'h00 });
  assign _0323_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, \decode_if.wid , 1'h0 });
  assign _0324_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, \issue.dispatch_if.wid  });
  assign _0321_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, \decode_if.wid  });
  assign _0325_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _0091_ });
  assign _0326_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _0092_ });
  assign _0327_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, \execute.lsu_unit.mbuf_waddr , 1'h0 });
  assign _0328_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, dcache_rsp_tag[3:2], 1'h0 });
  assign _0329_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, \execute.lsu_unit.req_addr [1:0] });
  assign _0330_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, \execute.lsu_unit.req_addr [1], 1'h1 });
  assign _0331_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, \execute.lsu_unit.req_addr [33:32] });
  assign _0332_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 30'h00000000, \execute.lsu_unit.req_addr [33], 1'h1 });
  assign _0333_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _0678_ });
  assign _0334_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _0679_ });
  assign _0335_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 1'h0, _0680_ });
  assign _0336_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 29'h00000000, \commit.writeback.rsp_data [423], 3'h0 });
  assign _0337_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, \commit.writeback.rsp_data [423] });
  assign _0338_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, \csr_req_if.wid  });
  assign _0339_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [112] });
  assign _0340_ = - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) $signed({ 31'h00000000, \execute.fpu_to_csr_if.read_wid  });
  assign _0342_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0604_;
  assign _0343_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0606_;
  assign _0341_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0601_;
  assign _0344_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0608_;
  assign _0345_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0611_;
  assign _0346_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0613_;
  assign _0347_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0615_;
  assign _0348_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0618_;
  assign _0349_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0620_;
  assign _0351_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0624_;
  assign _0352_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0626_;
  assign _0353_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0628_;
  assign _0350_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0622_;
  assign _0354_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0631_;
  assign _0355_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0632_;
  assign _0356_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0634_;
  assign _0357_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0636_;
  assign _0358_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0638_;
  assign _0359_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0640_;
  assign _0360_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0642_;
  assign _0361_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0644_;
  assign _0362_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0646_;
  assign _0363_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0648_;
  assign _0364_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0650_;
  assign _0365_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0652_;
  assign _0366_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0654_;
  assign _0367_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0656_;
  assign _0368_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0658_;
  assign _0369_ = ~ (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0660_;
  assign _0370_ = ~ (* src = "Vortex_axi_fpu.v:3365.45-3365.78" *) _0440_;
  assign _0371_ = ~ (* src = "Vortex_axi_fpu.v:3382.22-3382.60" *) icache_req_ready;
  assign _0372_ = ~ (* src = "Vortex_axi_fpu.v:3384.47-3384.57" *) \fetch.warp_sched.stall_out ;
  assign icache_rsp_ready = ~ (* src = "Vortex_axi_fpu.v:3477.46-3477.56" *) \fetch.icache_stage.stall_out ;
  assign _0374_ = ~ (* src = "Vortex_axi_fpu.v:3552.39-3552.48" *) \decode.func3 [1];
  assign _0375_ = ~ (* src = "Vortex_axi_fpu.v:4697.38-4697.91" *) _0261_;
  assign \decode_if.ready  = ~ (* src = "Vortex_axi_fpu.v:4730.42-4730.76" *) _0373_;
  assign \issue.scoreboard_if.ready  = ~ (* src = "Vortex_axi_fpu.v:4813.52-4813.119" *) _0376_;
  assign _0377_ = ~ (* src = "Vortex_axi_fpu.v:5290.67-5290.76" *) \alu_req_if.op_mod [0];
  assign \execute.alu_unit.is_equal  = ~ (* src = "Vortex_axi_fpu.v:5364.21-5364.41" *) _0597_;
  assign _0379_ = ~ (* src = "Vortex_axi_fpu.v:5478.59-5478.69" *) \alu_req_if.op_mod [1];
  assign _0378_ = ~ (* src = "Vortex_axi_fpu.v:5500.62-5500.76" *) \execute.alu_unit.alu_valid_out ;
  assign _0380_ = ~ (* src = "Vortex_axi_fpu.v:5576.130-5576.166" *) \lsu_req_if.tmask [1];
  assign _0381_ = ~ (* src = "Vortex_axi_fpu.v:5596.21-5596.30" *) \execute.lsu_unit.ready_in ;
  assign _0383_ = ~ (* src = "Vortex_axi_fpu.v:5613.43-5613.52" *) \execute.lsu_unit.stall_in ;
  assign _0382_ = ~ (* src = "Vortex_axi_fpu.v:5613.56-5613.67" *) \execute.lsu_unit.fence_wait ;
  assign _0384_ = ~ (* src = "Vortex_axi_fpu.v:5658.46-5658.57" *) \execute.lsu_unit.req_is_dup ;
  assign _0385_ = ~ (* src = "Vortex_axi_fpu.v:5660.24-5660.34" *) \execute.lsu_unit.mbuf_full ;
  assign _0386_ = ~ (* src = "Vortex_axi_fpu.v:5666.30-5666.46" *) \execute.lsu_unit.req_is_prefetch ;
  assign _0387_ = ~ (* src = "Vortex_axi_fpu.v:5685.83-5685.97" *) \execute.lsu_unit.req_tmask_dup ;
  assign _0388_ = ~ (* src = "Vortex_axi_fpu.v:5722.63-5722.95" *) dcache_rsp_tmask;
  assign _0389_ = ~ (* src = "Vortex_axi_fpu.v:5734.37-5734.65" *) _0270_;
  assign dcache_req_rw[1] = ~ (* src = "Vortex_axi_fpu.v:5796.39-5796.46" *) \execute.lsu_unit.req_wb ;
  assign _0390_ = ~ (* src = "Vortex_axi_fpu.v:5851.27-5851.58" *) \ld_commit_if.ready ;
  assign dcache_rsp_ready = ~ (* src = "Vortex_axi_fpu.v:5864.46-5864.61" *) \execute.lsu_unit.load_rsp_stall ;
  assign _0391_ = ~ (* src = "Vortex_axi_fpu.v:6193.48-6193.61" *) \execute.csr_unit.csr_req_data ;
  assign _0392_ = ~ (* src = "Vortex_axi_fpu.v:6201.22-6201.54" *) \csr_commit_if.ready ;
  assign \csr_req_if.ready  = ~ (* src = "Vortex_axi_fpu.v:6222.43-6222.67" *) _0301_;
  assign _0393_ = ~ (* src = "Vortex_axi_fpu.v:6333.54-6333.64" *) \execute.fpu_unit.fpuq_full ;
  assign _0394_ = ~ (* src = "Vortex_axi_fpu.v:6397.22-6397.54" *) \fpu_commit_if.ready ;
  assign \execute.fpu_unit.ready_out  = ~ (* src = "Vortex_axi_fpu.v:6415.24-6415.34" *) \execute.fpu_unit.stall_out ;
  assign _0395_ = ~ (* src = "Vortex_axi_fpu.v:6530.68-6530.74" *) \execute.gpu_unit.genblk1[0].taken ;
  assign _0396_ = ~ (* src = "Vortex_axi_fpu.v:6530.68-6530.74" *) \execute.gpu_unit.genblk1[1].taken ;
  assign _0397_ = ~ (* src = "Vortex_axi_fpu.v:6598.24-6598.56" *) \gpu_commit_if.ready ;
  assign \gpu_req_if.ready  = ~ (* src = "Vortex_axi_fpu.v:6621.43-6621.52" *) \execute.gpu_unit.stall_in ;
  assign _0398_ = ~ (* src = "Vortex_axi_fpu.v:6766.61-6766.89" *) \ld_commit_if.wb ;
  assign _0399_ = ~ (* src = "Vortex_axi_fpu.v:6768.62-6768.91" *) \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [71];
  assign _0400_ = ~ (* src = "Vortex_axi_fpu.v:6770.62-6770.91" *) \alu_commit_if.wb ;
  assign _0401_ = ~ (* src = "Vortex_axi_fpu.v:6772.62-6772.91" *) \csr_commit_if.wb ;
  assign _0402_ = ~ (* src = "Vortex_axi_fpu.v:6774.62-6774.91" *) \gpu_commit_if.wb ;
  assign _0403_ = _0106_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0602_;
  assign _0404_ = _0107_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0603_[1:0];
  assign _0405_ = _0108_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0605_[7:0];
  assign _0406_ = _0109_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0607_[7:0];
  assign _0407_ = _0111_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0609_;
  assign _0408_ = _0112_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0603_[1:0];
  assign _0409_ = _0113_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0603_[1:0];
  assign _0410_ = _0115_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0610_;
  assign _0411_ = _0117_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0612_;
  assign _0412_ = _0118_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0614_[1:0];
  assign _0413_ = _0119_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0616_[1:0];
  assign _0414_ = _0120_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0617_[1:0];
  assign _0415_ = _0121_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0619_[3:0];
  assign _0416_ = _0123_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0621_;
  assign _0417_ = _0124_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0623_;
  assign _0418_ = _0126_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0625_;
  assign _0419_ = _0128_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0627_;
  assign _0420_ = _0130_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0629_;
  assign _0421_ = _0131_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0630_[1:0];
  assign _0422_ = _0132_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0631_;
  assign _0423_ = _0133_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0633_;
  assign _0424_ = _0135_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0635_;
  assign _0425_ = _0137_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0637_;
  assign _0426_ = _0138_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0639_[3:0];
  assign _0427_ = _0139_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0641_[3:0];
  assign _0428_ = _0140_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0643_[3:0];
  assign _0429_ = _0141_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0645_[3:0];
  assign _0430_ = _0143_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0647_;
  assign _0431_ = _0145_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0649_;
  assign _0432_ = _0147_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0651_;
  assign _0433_ = _0149_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0653_;
  assign _0434_ = _0150_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0655_[1:0];
  assign _0435_ = _0151_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0657_[1:0];
  assign _0436_ = _0152_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0659_[1:0];
  assign _0437_ = _0153_ | (* src = "Vortex_axi_fpu.v:0.0-0.0" *) _0661_[1:0];
  assign _0438_ = \fetch.warp_sched.barrier_masks [1:0] | (* src = "Vortex_axi_fpu.v:3321.26-3321.66" *) \fetch.warp_sched.barrier_masks [3:2];
  assign _0439_ = _0438_ | (* src = "Vortex_axi_fpu.v:3321.26-3321.66" *) \fetch.warp_sched.barrier_masks [5:4];
  assign \fetch.warp_sched.barrier_stalls  = _0439_ | (* src = "Vortex_axi_fpu.v:3321.26-3321.66" *) \fetch.warp_sched.barrier_masks [7:6];
  assign _0440_ = \fetch.warp_sched.stalled_warps  | (* src = "Vortex_axi_fpu.v:3365.47-3365.77" *) \fetch.warp_sched.barrier_stalls ;
  assign _0441_ = \issue.scoreboard.deq_inuse_rd  | (* src = "Vortex_axi_fpu.v:4813.56-4813.84" *) \issue.scoreboard.deq_inuse_rs1 ;
  assign _0442_ = _0441_ | (* src = "Vortex_axi_fpu.v:4813.55-4813.101" *) \issue.scoreboard.deq_inuse_rs2 ;
  assign _0376_ = _0442_ | (* src = "Vortex_axi_fpu.v:4813.54-4813.118" *) \issue.scoreboard.deq_inuse_rs3 ;
  assign _0443_ = \alu_req_if.rs1_data [31:0] | (* src = "Vortex_axi_fpu.v:5324.34-5324.79" *) \execute.alu_unit.alu_in2_imm [31:0];
  assign _0444_ = \alu_req_if.rs1_data [63:32] | (* src = "Vortex_axi_fpu.v:5324.34-5324.79" *) \execute.alu_unit.alu_in2_imm [63:32];
  assign \branch_ctl_if.taken  = _0702_ | (* src = "Vortex_axi_fpu.v:5419.46-5419.103" *) \execute.alu_unit.br_op_r [3];
  assign \execute.lsu_unit.lsu_wb  = \lsu_req_if.wb  | (* src = "Vortex_axi_fpu.v:5600.19-5600.81" *) \lsu_req_if.is_prefetch ;
  assign _0445_ = dcache_req_ready | (* src = "Vortex_axi_fpu.v:5685.32-5685.79" *) \execute.lsu_unit.req_sent_mask ;
  assign _0446_ = _0445_ | (* src = "Vortex_axi_fpu.v:5685.31-5685.97" *) _0387_;
  assign \execute.lsu_unit.req_sent_mask_n  = \execute.lsu_unit.req_sent_mask  | (* src = "Vortex_axi_fpu.v:5687.34-5687.65" *) \execute.lsu_unit.dcache_req_fire ;
  assign _0447_ = _0668_ | (* src = "Vortex_axi_fpu.v:5983.75-5983.186" *) \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [5:1];
  assign _0448_ = \execute.csr_unit.csr_read_data_qual  | (* src = "Vortex_axi_fpu.v:6190.27-6190.60" *) \execute.csr_unit.csr_req_data ;
  assign _0449_ = _0011_[0] | (* src = "Vortex_axi_fpu.v:6383.26-6383.55" *) \execute.fpu_unit.fflags [5];
  assign _0450_ = _0011_[1] | (* src = "Vortex_axi_fpu.v:6385.26-6385.61" *) \execute.fpu_unit.fflags [6];
  assign _0451_ = _0011_[2] | (* src = "Vortex_axi_fpu.v:6387.26-6387.61" *) \execute.fpu_unit.fflags [7];
  assign _0452_ = _0011_[3] | (* src = "Vortex_axi_fpu.v:6389.26-6389.61" *) \execute.fpu_unit.fflags [8];
  assign _0453_ = _0011_[4] | (* src = "Vortex_axi_fpu.v:6391.26-6391.61" *) \execute.fpu_unit.fflags [9];
  (* src = "Vortex_axi_fpu.v:5724.5-5732.8" *)
  always @(posedge clk)
    \execute.lsu_unit.rsp_rem_mask  <= _0000_;
  (* src = "Vortex_axi_fpu.v:4800.5-4809.8" *)
  always @(posedge clk)
    \issue.scoreboard.deq_inuse_rd  <= _0004_;
  (* src = "Vortex_axi_fpu.v:4800.5-4809.8" *)
  always @(posedge clk)
    \issue.scoreboard.deq_inuse_rs1  <= _0005_;
  (* src = "Vortex_axi_fpu.v:4800.5-4809.8" *)
  always @(posedge clk)
    \issue.scoreboard.deq_inuse_rs2  <= _0006_;
  (* src = "Vortex_axi_fpu.v:4800.5-4809.8" *)
  always @(posedge clk)
    \issue.scoreboard.deq_inuse_rs3  <= _0007_;
  (* src = "Vortex_axi_fpu.v:4699.5-4728.8" *)
  always @(posedge clk)
    \issue.dispatch_if.wid  <= \issue.ibuffer.deq_wid_n ;
  (* src = "Vortex_axi_fpu.v:4699.5-4728.8" *)
  always @(posedge clk)
    \issue.ibuffer.deq_wid_rr  <= \issue.ibuffer.deq_wid_rr_n ;
  (* src = "Vortex_axi_fpu.v:4699.5-4728.8" *)
  always @(posedge clk)
    \issue.ibuffer.deq_instr  <= \issue.ibuffer.deq_instr_n ;
  function [0:0] _1266_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1266_ = b[0:0];
      2'b1?:
        _1266_ = b[1:1];
      default:
        _1266_ = a;
    endcase
  endfunction
  assign _0001_ = _1266_(1'hx, { \fetch.warp_sched.ipdom_index[0] , \fetch.warp_sched.ipdom_index[1]  }, { _0221_, \decode_if.wid  });
  function [33:0] _1267_;
    input [33:0] a;
    input [67:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1267_ = b[33:0];
      2'b1?:
        _1267_ = b[67:34];
      default:
        _1267_ = a;
    endcase
  endfunction
  assign { \fetch.warp_sched.join_pc , \fetch.warp_sched.join_tmask  } = _1267_(34'hxxxxxxxxx, { \fetch.warp_sched.ipdom_data[0] , \fetch.warp_sched.ipdom_data[1]  }, { _0221_, \decode_if.wid  });
  assign _0221_ = ~ (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \decode_if.wid ;
  assign _0036_ = \execute.fpu_unit.fpuq_push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:6435.11-6435.71|Vortex_axi_fpu.v:6435.7-6437.51" *) _0437_ : _0017_;
  assign _0454_ = \commit.fpu_commit_fire  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:6432.11-6432.77|Vortex_axi_fpu.v:6432.7-6434.54" *) _0436_ : \execute.csr_unit.fpu_pending ;
  assign _0017_ = \execute.fpu_reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:6427.10-6427.15|Vortex_axi_fpu.v:6427.6-6438.9" *) 2'hx : _0454_;
  assign \execute.fpu_unit.rsp_fflags [4] = \execute.fpu_unit.rsp_tmask [1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:6381.13-6381.25|Vortex_axi_fpu.v:6381.9-6392.12" *) _0453_ : _0011_[4];
  assign \execute.fpu_unit.rsp_fflags [2] = \execute.fpu_unit.rsp_tmask [1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:6381.13-6381.25|Vortex_axi_fpu.v:6381.9-6392.12" *) _0451_ : _0011_[2];
  assign \execute.fpu_unit.rsp_fflags [1] = \execute.fpu_unit.rsp_tmask [1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:6381.13-6381.25|Vortex_axi_fpu.v:6381.9-6392.12" *) _0450_ : _0011_[1];
  assign \execute.fpu_unit.rsp_fflags [0] = \execute.fpu_unit.rsp_tmask [1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:6381.13-6381.25|Vortex_axi_fpu.v:6381.9-6392.12" *) _0449_ : _0011_[0];
  assign \execute.fpu_unit.rsp_fflags [3] = \execute.fpu_unit.rsp_tmask [1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:6381.13-6381.25|Vortex_axi_fpu.v:6381.9-6392.12" *) _0452_ : _0011_[3];
  assign _0011_[4] = \execute.fpu_unit.rsp_tmask [0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:6381.13-6381.25|Vortex_axi_fpu.v:6381.9-6392.12" *) \execute.fpu_unit.fflags [4] : 1'h0;
  assign _0011_[2] = \execute.fpu_unit.rsp_tmask [0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:6381.13-6381.25|Vortex_axi_fpu.v:6381.9-6392.12" *) \execute.fpu_unit.fflags [2] : 1'h0;
  assign _0011_[1] = \execute.fpu_unit.rsp_tmask [0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:6381.13-6381.25|Vortex_axi_fpu.v:6381.9-6392.12" *) \execute.fpu_unit.fflags [1] : 1'h0;
  assign _0011_[0] = \execute.fpu_unit.rsp_tmask [0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:6381.13-6381.25|Vortex_axi_fpu.v:6381.9-6392.12" *) \execute.fpu_unit.fflags [0] : 1'h0;
  assign _0011_[3] = \execute.fpu_unit.rsp_tmask [0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:6381.13-6381.25|Vortex_axi_fpu.v:6381.9-6392.12" *) \execute.fpu_unit.fflags [3] : 1'h0;
  assign _0035_ = _0277_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:6236.11-6236.71|Vortex_axi_fpu.v:6236.7-6238.51" *) _0435_ : _0016_;
  assign _0455_ = \commit.csr_commit_fire  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:6233.11-6233.77|Vortex_axi_fpu.v:6233.7-6235.54" *) _0434_ : \execute.csr_pending ;
  assign _0016_ = \execute.csr_reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:6228.10-6228.15|Vortex_axi_fpu.v:6228.6-6239.9" *) 2'hx : _0455_;
  assign \execute.csr_unit.csr_we_s0_unqual  = _0456_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6181.6-6194.13" *) 1'h1 : _0310_;
  function [31:0] _1286_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6181.6-6194.13" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1286_ = b[31:0];
      2'b1?:
        _1286_ = b[63:32];
      default:
        _1286_ = a;
    endcase
  endfunction
  assign \execute.csr_unit.csr_updated_data  = _1286_(_0159_, { \execute.csr_unit.csr_req_data , _0448_ }, { _0456_, _0457_ });
  assign _0457_ = \csr_req_if.op_type  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6181.6-6194.13" *) 2'h2;
  assign _0456_ = \csr_req_if.op_type  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6181.6-6194.13" *) 2'h1;
  function [31:0] _1289_;
    input [31:0] a;
    input [703:0] b;
    input [21:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *)
    (* parallel_case *)
    casez (s)
      22'b?????????????????????1:
        _1289_ = b[31:0];
      22'b????????????????????1?:
        _1289_ = b[63:32];
      22'b???????????????????1??:
        _1289_ = b[95:64];
      22'b??????????????????1???:
        _1289_ = b[127:96];
      22'b?????????????????1????:
        _1289_ = b[159:128];
      22'b????????????????1?????:
        _1289_ = b[191:160];
      22'b???????????????1??????:
        _1289_ = b[223:192];
      22'b??????????????1???????:
        _1289_ = b[255:224];
      22'b?????????????1????????:
        _1289_ = b[287:256];
      22'b????????????1?????????:
        _1289_ = b[319:288];
      22'b???????????1??????????:
        _1289_ = b[351:320];
      22'b??????????1???????????:
        _1289_ = b[383:352];
      22'b?????????1????????????:
        _1289_ = b[415:384];
      22'b????????1?????????????:
        _1289_ = b[447:416];
      22'b???????1??????????????:
        _1289_ = b[479:448];
      22'b??????1???????????????:
        _1289_ = b[511:480];
      22'b?????1????????????????:
        _1289_ = b[543:512];
      22'b????1?????????????????:
        _1289_ = b[575:544];
      22'b???1??????????????????:
        _1289_ = b[607:576];
      22'b??1???????????????????:
        _1289_ = b[639:608];
      22'b?1????????????????????:
        _1289_ = b[671:640];
      22'b1?????????????????????:
        _1289_ = b[703:672];
      default:
        _1289_ = a;
    endcase
  endfunction
  assign \execute.csr_unit.csr_data.read_data  = _1289_(32'hxxxxxxxx, { 27'h0000000, _0669_, 29'h00000000, _0670_, 24'h000000, _0671_, 31'h00000000, \csr_req_if.wid , 30'h00000000, _0672_, 64'h0000000200000001, \execute.csr_unit.csr_data.csr_cycle [31:0], 20'h00000, \execute.csr_unit.csr_data.csr_cycle [43:32], \execute.csr_unit.csr_data.csr_instret [31:0], 20'h00000, \execute.csr_unit.csr_data.csr_instret [43:32], 20'h00000, \execute.csr_unit.csr_data.csr_satp , 20'h00000, \execute.csr_unit.csr_data.csr_mstatus , 52'h0090112000000, \execute.csr_unit.csr_data.csr_medeleg , 20'h00000, \execute.csr_unit.csr_data.csr_mideleg , 20'h00000, \execute.csr_unit.csr_data.csr_mie , 20'h00000, \execute.csr_unit.csr_data.csr_mtvec , 20'h00000, \execute.csr_unit.csr_data.csr_mepc , 20'h00000, \execute.csr_unit.csr_data.csr_pmpcfg[0] , 20'h00000, \execute.csr_unit.csr_data.csr_pmpaddr[0] , 32'h00000000 }, { _0484_, _0483_, _0482_, _0217_, _0478_, _0197_, _0475_, _0474_, _0473_, _0472_, _0471_, _0470_, _0469_, _0468_, _0467_, _0466_, _0465_, _0464_, _0463_, _0462_, _0461_, _0196_ });
  assign _0458_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hf13;
  assign _0459_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hf12;
  assign _0460_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hf11;
  assign _0461_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'h3b0;
  assign _0462_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'h3a0;
  assign _0463_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'h341;
  assign _0464_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'h305;
  assign _0465_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'h304;
  assign _0466_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'h303;
  assign _0467_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'h302;
  assign _0468_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'h301;
  assign _0469_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'h300;
  assign _0470_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'h180;
  assign _0471_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hb82;
  assign _0472_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hb02;
  assign _0473_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hb80;
  assign _0474_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hb00;
  assign _0475_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hfc2;
  assign _0476_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hfc1;
  assign _0477_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hfc0;
  assign _0478_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hcc4;
  assign _0479_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hcc5;
  assign _0480_[0] = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hcc2;
  assign _0480_[1] = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hf14;
  assign _0481_[0] = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hcc0;
  assign _0481_[1] = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hcc1;
  assign _0481_[2] = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'hcc3;
  assign _0482_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'h003;
  assign _0483_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'h002;
  assign _0484_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6058.7-6148.14" *) 12'h001;
  function [15:0] _1320_;
    input [15:0] a;
    input [47:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5986.9-6027.16" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1320_ = b[15:0];
      3'b?1?:
        _1320_ = b[31:16];
      3'b1??:
        _1320_ = b[47:32];
      default:
        _1320_ = a;
    endcase
  endfunction
  assign _0050_ = _1320_(_0015_, { _0431_, _0432_, _0433_ }, { _0487_, _0486_, _0485_ });
  assign _0487_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5986.9-6027.16" *) 12'h001;
  assign _0485_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5986.9-6027.16" *) 12'h003;
  assign _0486_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5986.9-6027.16" *) 12'h002;
  assign _0034_ = \execute.csr_unit.csr_data.write_enable  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:5984.12-5984.24|Vortex_axi_fpu.v:5984.8-6027.16" *) _0050_ : _0015_;
  assign _0488_ = \execute.fpu_to_csr_if.write_enable  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:5981.12-5981.58|Vortex_axi_fpu.v:5981.8-5983.187" *) _0430_ : \execute.csr_unit.csr_data.fcsr ;
  assign _0015_ = \execute.csr_reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:5976.11-5976.16|Vortex_axi_fpu.v:5976.7-6028.10" *) 16'hxxxx : _0488_;
  assign _0489_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5986.9-6027.16" *) 12'h3b0;
  assign _0490_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5986.9-6027.16" *) 12'h3a0;
  assign _0491_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5986.9-6027.16" *) 12'h341;
  assign _0492_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5986.9-6027.16" *) 12'h305;
  assign _0493_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5986.9-6027.16" *) 12'h304;
  assign _0494_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5986.9-6027.16" *) 12'h303;
  assign _0495_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5986.9-6027.16" *) 12'h302;
  assign _0496_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5986.9-6027.16" *) 12'h300;
  assign _0497_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5986.9-6027.16" *) 12'h180;
  function [31:0] _1336_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5830.7-5846.14" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1336_ = b[31:0];
      4'b??1?:
        _1336_ = b[63:32];
      4'b?1??:
        _1336_ = b[95:64];
      4'b1???:
        _1336_ = b[127:96];
      default:
        _1336_ = a;
    endcase
  endfunction
  assign \execute.lsu_unit.rsp_data [63:32] = _1336_(\execute.lsu_unit.genblk6[1].rsp_data32 , { \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 , \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 , 24'h000000, \execute.lsu_unit.genblk6[1].rsp_data8 , 16'h0000, \execute.lsu_unit.genblk6[1].rsp_data16  }, { _0501_, _0500_, _0499_, _0498_ });
  function [31:0] _1337_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5830.7-5846.14" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1337_ = b[31:0];
      4'b??1?:
        _1337_ = b[63:32];
      4'b?1??:
        _1337_ = b[95:64];
      4'b1???:
        _1337_ = b[127:96];
      default:
        _1337_ = a;
    endcase
  endfunction
  assign \execute.lsu_unit.rsp_data [31:0] = _1337_(dcache_rsp_data[31:0], { \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 , \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 , 24'h000000, \execute.lsu_unit.genblk6[0].rsp_data8 , 16'h0000, \execute.lsu_unit.genblk6[0].rsp_data16  }, { _0501_, _0500_, _0499_, _0498_ });
  assign _0501_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5830.7-5846.14" *) \execute.lsu_unit.rsp_type [2:0];
  assign _0498_ = \execute.lsu_unit.rsp_type [2:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5830.7-5846.14" *) 3'h5;
  assign _0499_ = \execute.lsu_unit.rsp_type [2:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5830.7-5846.14" *) 3'h4;
  assign _0500_ = \execute.lsu_unit.rsp_type [2:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5830.7-5846.14" *) 3'h1;
  function [7:0] _1342_;
    input [7:0] a;
    input [23:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5766.7-5778.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1342_ = b[7:0];
      3'b?1?:
        _1342_ = b[15:8];
      3'b1??:
        _1342_ = b[23:16];
      default:
        _1342_ = a;
    endcase
  endfunction
  assign dcache_req_data[63:56] = _1342_(\execute.lsu_unit.req_data [63:56], { \execute.lsu_unit.req_data [55:40], dcache_req_data[39:32] }, { _0504_, _0503_, _0502_ });
  assign _0502_ = \execute.lsu_unit.req_addr [33:32] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5766.7-5778.14" *) 2'h3;
  assign dcache_req_data[47:40] = _0504_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5766.7-5778.14" *) dcache_req_data[39:32] : \execute.lsu_unit.req_data [47:40];
  function [7:0] _1345_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5766.7-5778.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1345_ = b[7:0];
      2'b1?:
        _1345_ = b[15:8];
      default:
        _1345_ = a;
    endcase
  endfunction
  assign dcache_req_data[55:48] = _1345_(\execute.lsu_unit.req_data [55:48], { \execute.lsu_unit.req_data [47:40], dcache_req_data[39:32] }, { _0504_, _0503_ });
  assign _0503_ = \execute.lsu_unit.req_addr [33:32] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5766.7-5778.14" *) 2'h2;
  assign _0504_ = \execute.lsu_unit.req_addr [33:32] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5766.7-5778.14" *) 2'h1;
  function [3:0] _1348_;
    input [3:0] a;
    input [7:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5746.7-5759.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1348_ = b[3:0];
      2'b1?:
        _1348_ = b[7:4];
      default:
        _1348_ = a;
    endcase
  endfunction
  assign \execute.lsu_unit.genblk5[1].mem_req_byteen  = _1348_(4'hf, { _0428_, _0429_ }, { _0506_, _0505_ });
  function [7:0] _1349_;
    input [7:0] a;
    input [23:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5766.7-5778.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1349_ = b[7:0];
      3'b?1?:
        _1349_ = b[15:8];
      3'b1??:
        _1349_ = b[23:16];
      default:
        _1349_ = a;
    endcase
  endfunction
  assign dcache_req_data[31:24] = _1349_(\execute.lsu_unit.req_data [31:24], { \execute.lsu_unit.req_data [23:8], dcache_req_data[7:0] }, { _0509_, _0508_, _0507_ });
  assign _0507_ = \execute.lsu_unit.req_addr [1:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5766.7-5778.14" *) 2'h3;
  assign dcache_req_data[15:8] = _0509_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5766.7-5778.14" *) dcache_req_data[7:0] : \execute.lsu_unit.req_data [15:8];
  function [7:0] _1352_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5766.7-5778.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1352_ = b[7:0];
      2'b1?:
        _1352_ = b[15:8];
      default:
        _1352_ = a;
    endcase
  endfunction
  assign dcache_req_data[23:16] = _1352_(\execute.lsu_unit.req_data [23:16], { \execute.lsu_unit.req_data [15:8], dcache_req_data[7:0] }, { _0509_, _0508_ });
  assign _0508_ = \execute.lsu_unit.req_addr [1:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5766.7-5778.14" *) 2'h2;
  assign _0509_ = \execute.lsu_unit.req_addr [1:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5766.7-5778.14" *) 2'h1;
  function [3:0] _1355_;
    input [3:0] a;
    input [7:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5746.7-5759.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1355_ = b[3:0];
      2'b1?:
        _1355_ = b[7:4];
      default:
        _1355_ = a;
    endcase
  endfunction
  assign \execute.lsu_unit.genblk5[0].mem_req_byteen  = _1355_(4'hf, { _0426_, _0427_ }, { _0506_, _0505_ });
  assign _0506_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5746.7-5759.14" *) \execute.lsu_unit.req_type [1:0];
  assign _0505_ = \execute.lsu_unit.req_type [1:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5746.7-5759.14" *) 2'h1;
  assign _0000_ = \execute.lsu_unit.dcache_rsp_fire  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:5729.10-5729.25|Vortex_axi_fpu.v:5729.6-5731.57" *) _0425_ : _0008_;
  assign _0008_ = \execute.lsu_unit.mbuf_push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:5726.10-5726.19|Vortex_axi_fpu.v:5726.6-5728.56" *) _0424_ : \execute.lsu_unit.rsp_rem_mask ;
  function [31:0] _1360_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5338.7-5351.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1360_ = b[31:0];
      3'b?1?:
        _1360_ = b[63:32];
      3'b1??:
        _1360_ = b[95:64];
      default:
        _1360_ = a;
    endcase
  endfunction
  assign \execute.alu_unit.alu_result [63:32] = _1360_(\execute.alu_unit.msc_result [63:32], { \execute.alu_unit.add_result [63:32], 31'h00000000, \execute.alu_unit.sub_result [65], _0696_ }, { _0512_, _0511_, _0510_ });
  function [31:0] _1361_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5338.7-5351.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1361_ = b[31:0];
      3'b?1?:
        _1361_ = b[63:32];
      3'b1??:
        _1361_ = b[95:64];
      default:
        _1361_ = a;
    endcase
  endfunction
  assign \execute.alu_unit.alu_result [31:0] = _1361_(\execute.alu_unit.msc_result [31:0], { \execute.alu_unit.add_result [31:0], 31'h00000000, \execute.alu_unit.sub_result [32], _0695_ }, { _0512_, _0511_, _0510_ });
  assign _0510_ = \alu_req_if.op_type [3:2] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5338.7-5351.14" *) 2'h2;
  assign _0511_ = \alu_req_if.op_type [3:2] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5338.7-5351.14" *) 2'h1;
  assign _0512_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5338.7-5351.14" *) \alu_req_if.op_type [3:2];
  function [31:0] _1365_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5318.7-5331.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1365_ = b[31:0];
      3'b?1?:
        _1365_ = b[63:32];
      3'b1??:
        _1365_ = b[95:64];
      default:
        _1365_ = a;
    endcase
  endfunction
  assign \execute.alu_unit.msc_result [63:32] = _1365_(_0675_, { _0156_, _0444_, _0701_ }, { _0515_, _0514_, _0513_ });
  function [31:0] _1366_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5318.7-5331.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1366_ = b[31:0];
      3'b?1?:
        _1366_ = b[63:32];
      3'b1??:
        _1366_ = b[95:64];
      default:
        _1366_ = a;
    endcase
  endfunction
  assign \execute.alu_unit.msc_result [31:0] = _1366_(_0674_, { _0155_, _0443_, _0700_ }, { _0515_, _0514_, _0513_ });
  assign _0513_ = \alu_req_if.op_type  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5318.7-5331.14" *) 4'he;
  assign _0514_ = \alu_req_if.op_type  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5318.7-5331.14" *) 4'hd;
  assign _0515_ = \alu_req_if.op_type  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5318.7-5331.14" *) 4'hc;
  function [0:0] _1370_;
    input [0:0] a;
    input [4:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5084.6-5103.13" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _1370_ = b[0:0];
      5'b???1?:
        _1370_ = b[1:1];
      5'b??1??:
        _1370_ = b[2:2];
      5'b?1???:
        _1370_ = b[3:3];
      5'b1????:
        _1370_ = b[4:4];
      default:
        _1370_ = a;
    endcase
  endfunction
  assign \issue.dispatch.ready_r  = _1370_(1'h1, { \issue.dispatch.alu_req_ready , \issue.dispatch.lsu_req_ready , \issue.dispatch.csr_req_ready , \issue.dispatch.fpu_req_ready , \issue.dispatch.gpu_req_ready  }, { _0229_, _0230_, _0231_, _0232_, _0233_ });
  assign _0233_ = \issue.ibuffer.deq_instr [68:66] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5084.6-5103.13" *) 3'h5;
  assign _0232_ = \issue.ibuffer.deq_instr [68:66] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5084.6-5103.13" *) 3'h4;
  assign _0231_ = \issue.ibuffer.deq_instr [68:66] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5084.6-5103.13" *) 3'h3;
  assign _0230_ = \issue.ibuffer.deq_instr [68:66] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5084.6-5103.13" *) 3'h2;
  assign _0229_ = \issue.ibuffer.deq_instr [68:66] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:5084.6-5103.13" *) 3'h1;
  assign \issue.scoreboard.inuse_regs_n  = \issue.scoreboard.release_reg  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4781.10-4781.21|Vortex_axi_fpu.v:4781.6-4783.103" *) _0423_ : _0014_;
  assign _0014_ = \issue.scoreboard.reserve_reg  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4778.10-4778.21|Vortex_axi_fpu.v:4778.6-4780.105" *) _0422_ : \issue.scoreboard.inuse_regs ;
  assign _0516_ = _0264_ ? (* src = "Vortex_axi_fpu.v:4718.16-4718.43|Vortex_axi_fpu.v:4718.12-4720.39" *) _0686_ : 2'hx;
  assign _0517_ = _0263_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4715.11-4715.38|Vortex_axi_fpu.v:4715.7-4720.39" *) _0090_ : _0516_;
  assign _0031_ = _0260_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4678.15-4678.70|Vortex_axi_fpu.v:4678.11-4693.9" *) _0694_ : { \decode_if.uuid , \decode_if.tmask , \decode_if.PC , \decode.ex_type , \decode.op_type , \decode.op_mod , \decode.wb , \decode.use_PC , \decode.use_imm , \decode.imm , \decode.rd_r , \decode.rs1_r , \decode.rs2_r , \decode.rs3_r  };
  assign _0033_ = _0260_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4678.15-4678.70|Vortex_axi_fpu.v:4678.11-4693.9" *) \issue.dispatch_if.wid  : \decode_if.wid ;
  assign _0032_ = _0260_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4678.15-4678.70|Vortex_axi_fpu.v:4678.11-4693.9" *) 1'h1 : \decode.ifetch_rsp_fire ;
  assign \issue.ibuffer.deq_instr_n  = _0247_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4670.10-4670.23|Vortex_axi_fpu.v:4670.6-4693.9" *) _0663_ : _0031_;
  assign \issue.ibuffer.deq_wid_n  = _0247_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4670.10-4670.23|Vortex_axi_fpu.v:4670.6-4693.9" *) \issue.ibuffer.deq_wid_rr  : _0033_;
  assign \issue.ibuffer.deq_valid_n  = _0247_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4670.10-4670.23|Vortex_axi_fpu.v:4670.6-4693.9" *) 1'h1 : _0032_;
  assign \issue.ibuffer.valid_table_n  = \decode.ifetch_rsp_fire  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4653.10-4653.18|Vortex_axi_fpu.v:4653.6-4655.52" *) _0421_ : _0013_;
  assign _0013_ = \issue.ibuffer.deq_fire  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4650.10-4650.18|Vortex_axi_fpu.v:4650.6-4652.54" *) _0420_ : \issue.ibuffer.valid_table ;
  assign _0518_ = \issue.ibuffer.genblk1[1].reading  ? (* src = "Vortex_axi_fpu.v:4617.16-4617.23|Vortex_axi_fpu.v:4617.12-4619.62" *) \issue.ibuffer.q_data_prev [293:147] : 147'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _0003_ = _0258_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4614.11-4614.33|Vortex_axi_fpu.v:4614.7-4619.62" *) { \decode_if.uuid , \decode_if.tmask , \decode_if.PC , \decode.ex_type , \decode.op_type , \decode.op_mod , \decode.wb , \decode.use_PC , \decode.use_imm , \decode.imm , \decode.rd_r , \decode.rs1_r , \decode.rs2_r , \decode.rs3_r  } : _0518_;
  assign _0519_ = _0226_ ? (* src = "Vortex_axi_fpu.v:4607.13-4607.38|Vortex_axi_fpu.v:4607.9-4609.30" *) 1'h1 : 1'hx;
  assign _0520_ = \issue.ibuffer.genblk1[1].reading  ? (* src = "Vortex_axi_fpu.v:4600.17-4600.24|Vortex_axi_fpu.v:4600.13-4610.11" *) _0519_ : 1'hx;
  assign _0521_ = _0224_ ? (* src = "Vortex_axi_fpu.v:4591.15-4591.36|Vortex_axi_fpu.v:4591.11-4593.32" *) 1'h0 : 1'hx;
  assign _0522_ = \issue.ibuffer.genblk1[1].reading  ? (* src = "Vortex_axi_fpu.v:4587.14-4587.22|Vortex_axi_fpu.v:4587.10-4597.13" *) 1'hx : _0521_;
  assign _0523_ = \issue.ibuffer.genblk1[1].writing  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4584.12-4584.19|Vortex_axi_fpu.v:4584.8-4610.11" *) _0522_ : _0520_;
  assign _0524_ = _0224_ ? (* src = "Vortex_axi_fpu.v:4604.13-4604.38|Vortex_axi_fpu.v:4604.9-4606.26" *) 1'h1 : 1'hx;
  assign _0525_ = \issue.ibuffer.genblk1[1].reading  ? (* src = "Vortex_axi_fpu.v:4600.17-4600.24|Vortex_axi_fpu.v:4600.13-4610.11" *) _0524_ : 1'hx;
  assign _0526_ = \issue.ibuffer.genblk1[1].reading  ? (* src = "Vortex_axi_fpu.v:4587.14-4587.22|Vortex_axi_fpu.v:4587.10-4597.13" *) 1'hx : 1'h0;
  assign _0527_ = \issue.ibuffer.genblk1[1].writing  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4584.12-4584.19|Vortex_axi_fpu.v:4584.8-4610.11" *) _0526_ : _0525_;
  assign _0528_ = \issue.ibuffer.genblk1[1].reading  ? (* src = "Vortex_axi_fpu.v:4600.17-4600.24|Vortex_axi_fpu.v:4600.13-4610.11" *) 1'h0 : 1'hx;
  assign _0529_ = \issue.ibuffer.genblk1[1].reading  ? (* src = "Vortex_axi_fpu.v:4587.14-4587.22|Vortex_axi_fpu.v:4587.10-4597.13" *) 1'hx : _0519_;
  assign _0530_ = \issue.ibuffer.genblk1[1].writing  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4584.12-4584.19|Vortex_axi_fpu.v:4584.8-4610.11" *) _0529_ : _0528_;
  assign _0531_ = \issue.ibuffer.genblk1[0].reading  ? (* src = "Vortex_axi_fpu.v:4617.16-4617.23|Vortex_axi_fpu.v:4617.12-4619.62" *) \issue.ibuffer.q_data_prev [146:0] : 147'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _0002_ = _0257_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4614.11-4614.33|Vortex_axi_fpu.v:4614.7-4619.62" *) { \decode_if.uuid , \decode_if.tmask , \decode_if.PC , \decode.ex_type , \decode.op_type , \decode.op_mod , \decode.wb , \decode.use_PC , \decode.use_imm , \decode.imm , \decode.rd_r , \decode.rs1_r , \decode.rs2_r , \decode.rs3_r  } : _0531_;
  assign _0532_ = _0225_ ? (* src = "Vortex_axi_fpu.v:4607.13-4607.38|Vortex_axi_fpu.v:4607.9-4609.30" *) 1'h1 : 1'hx;
  assign _0533_ = \issue.ibuffer.genblk1[0].reading  ? (* src = "Vortex_axi_fpu.v:4600.17-4600.24|Vortex_axi_fpu.v:4600.13-4610.11" *) _0532_ : 1'hx;
  assign _0534_ = _0223_ ? (* src = "Vortex_axi_fpu.v:4591.15-4591.36|Vortex_axi_fpu.v:4591.11-4593.32" *) 1'h0 : 1'hx;
  assign _0535_ = \issue.ibuffer.genblk1[0].reading  ? (* src = "Vortex_axi_fpu.v:4587.14-4587.22|Vortex_axi_fpu.v:4587.10-4597.13" *) 1'hx : _0534_;
  assign _0536_ = \issue.ibuffer.genblk1[0].writing  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4584.12-4584.19|Vortex_axi_fpu.v:4584.8-4610.11" *) _0535_ : _0533_;
  assign _0537_ = _0223_ ? (* src = "Vortex_axi_fpu.v:4604.13-4604.38|Vortex_axi_fpu.v:4604.9-4606.26" *) 1'h1 : 1'hx;
  assign _0538_ = \issue.ibuffer.genblk1[0].reading  ? (* src = "Vortex_axi_fpu.v:4600.17-4600.24|Vortex_axi_fpu.v:4600.13-4610.11" *) _0537_ : 1'hx;
  assign _0539_ = \issue.ibuffer.genblk1[0].reading  ? (* src = "Vortex_axi_fpu.v:4587.14-4587.22|Vortex_axi_fpu.v:4587.10-4597.13" *) 1'hx : 1'h0;
  assign _0540_ = \issue.ibuffer.genblk1[0].writing  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4584.12-4584.19|Vortex_axi_fpu.v:4584.8-4610.11" *) _0539_ : _0538_;
  assign _0541_ = \issue.ibuffer.genblk1[0].reading  ? (* src = "Vortex_axi_fpu.v:4600.17-4600.24|Vortex_axi_fpu.v:4600.13-4610.11" *) 1'h0 : 1'hx;
  assign _0542_ = \issue.ibuffer.genblk1[0].reading  ? (* src = "Vortex_axi_fpu.v:4587.14-4587.22|Vortex_axi_fpu.v:4587.10-4597.13" *) 1'hx : _0532_;
  assign _0543_ = \issue.ibuffer.genblk1[0].writing  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4584.12-4584.19|Vortex_axi_fpu.v:4584.8-4610.11" *) _0542_ : _0541_;
  assign _0064_ = _0211_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:4053.7-4106.14" *) { 1'h0, \decode.instr [19:15] } : 6'h00;
  assign _0044_ = _0208_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:4053.7-4106.14" *) 1'h1 : 1'h0;
  function [3:0] _1418_;
    input [3:0] a;
    input [19:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:4053.7-4106.14" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _1418_ = b[3:0];
      5'b???1?:
        _1418_ = b[7:4];
      5'b??1??:
        _1418_ = b[11:8];
      5'b?1???:
        _1418_ = b[15:12];
      5'b1????:
        _1418_ = b[19:16];
      default:
        _1418_ = a;
    endcase
  endfunction
  assign _0010_ = _1418_(4'hx, { _0693_, 16'h1342 }, { _0548_, _0547_, _0550_, _0545_, _0203_ });
  assign _0024_ = _0550_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:4053.7-4106.14" *) 1'h1 : 1'h0;
  assign _0058_ = _0204_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:4053.7-4106.14" *) { 1'h0, \decode.instr [24:20] } : 6'h00;
  assign _0068_ = _0544_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:4053.7-4106.14" *) 3'h2 : 3'h0;
  assign _0042_ = _0544_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:4053.7-4106.14" *) 3'h2 : 3'h5;
  assign _0009_ = \decode.func3 [0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4021.13-4021.21|Vortex_axi_fpu.v:4021.9-4029.12" *) 4'h6 : 4'he;
  assign _0062_ = \decode.func3 [0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:4021.13-4021.21|Vortex_axi_fpu.v:4021.9-4029.12" *) { \decode.func3 [2:1], 1'h1 } : 3'h5;
  assign _0049_ = _0207_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *) { 1'h1, \decode.instr [24:20] } : 6'h00;
  function [5:0] _1426_;
    input [5:0] a;
    input [11:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1426_ = b[5:0];
      2'b1?:
        _1426_ = b[11:6];
      default:
        _1426_ = a;
    endcase
  endfunction
  assign _0057_ = _1426_(6'h00, { 1'h1, \decode.instr [19:15], 1'h0, \decode.instr [19:15] }, { _0202_, _0201_ });
  function [5:0] _1427_;
    input [5:0] a;
    input [11:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1427_ = b[5:0];
      2'b1?:
        _1427_ = b[11:6];
      default:
        _1427_ = a;
    endcase
  endfunction
  assign _0056_ = _1427_(6'h00, { 1'h0, \decode.b_imm [4:1], \decode.b_imm [11], 1'h1, \decode.b_imm [4:1], \decode.b_imm [11] }, { _0215_, _0214_ });
  function [3:0] _1428_;
    input [3:0] a;
    input [27:0] b;
    input [6:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        _1428_ = b[3:0];
      7'b?????1?:
        _1428_ = b[7:4];
      7'b????1??:
        _1428_ = b[11:8];
      7'b???1???:
        _1428_ = b[15:12];
      7'b??1????:
        _1428_ = b[19:16];
      7'b?1?????:
        _1428_ = b[23:20];
      7'b1??????:
        _1428_ = b[27:24];
      default:
        _1428_ = a;
    endcase
  endfunction
  assign _0074_ = _1428_(4'hx, { \decode.b_imm [8:5], 8'h2a, _0690_, _0691_, _0009_, 4'he }, { _0557_, _0561_, _0555_, _0560_, _0559_, _0551_, _0216_ });
  assign _0559_ = { \decode.b_imm [12], \decode.b_imm [10:5] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *) 7'h68;
  assign _0560_ = { \decode.b_imm [12], \decode.b_imm [10:5] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *) 7'h60;
  assign _0555_ = { \decode.b_imm [12], \decode.b_imm [10:5] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *) 7'h50;
  assign _0561_ = { \decode.b_imm [12], \decode.b_imm [10:5] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *) 7'h2c;
  assign _0557_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *) _0556_;
  assign _0556_[0] = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *) { \decode.b_imm [12], \decode.b_imm [10:5] };
  assign _0556_[1] = { \decode.b_imm [12], \decode.b_imm [10:5] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *) 7'h04;
  assign _0556_[2] = { \decode.b_imm [12], \decode.b_imm [10:5] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *) 7'h08;
  assign _0556_[3] = { \decode.b_imm [12], \decode.b_imm [10:5] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *) 7'h0c;
  function [2:0] _1438_;
    input [2:0] a;
    input [11:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1438_ = b[2:0];
      4'b??1?:
        _1438_ = b[5:3];
      4'b?1??:
        _1438_ = b[8:6];
      4'b1???:
        _1438_ = b[11:9];
      default:
        _1438_ = a;
    endcase
  endfunction
  assign _0054_ = _1438_(\decode.func3 , { 1'h0, \decode.func3 [1:0], _0692_[2:0], _0062_, 3'h6 }, { _0554_, _0553_, _0551_, _0558_ });
  assign _0558_ = { \decode.b_imm [12], \decode.b_imm [10:5] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *) 7'h78;
  assign _0551_ = { \decode.b_imm [12], \decode.b_imm [10:5] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *) 7'h70;
  assign _0553_ = { \decode.b_imm [12], \decode.b_imm [10:5] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *) 7'h14;
  assign _0554_ = { \decode.b_imm [12], \decode.b_imm [10:5] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3950.7-4047.14" *) 7'h10;
  assign _0029_ = \decode.instr [2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3917.11-3917.20|Vortex_axi_fpu.v:3917.7-3922.28" *) { 1'h1, \decode.instr [24:20] } : { 1'h0, \decode.instr [24:20] };
  assign _0563_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) _0562_;
  assign _0047_ = \decode.instr [2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3898.11-3898.20|Vortex_axi_fpu.v:3898.7-3903.26" *) { 1'h1, \decode.b_imm [4:1], \decode.b_imm [11] } : { 1'h0, \decode.b_imm [4:1], \decode.b_imm [11] };
  assign _0565_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) _0564_;
  function [3:0] _1447_;
    input [3:0] a;
    input [19:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3854.8-3872.15" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _1447_ = b[3:0];
      5'b???1?:
        _1447_ = b[7:4];
      5'b??1??:
        _1447_ = b[11:8];
      5'b?1???:
        _1447_ = b[15:12];
      5'b1????:
        _1447_ = b[19:16];
      default:
        _1447_ = a;
    endcase
  endfunction
  assign _0073_ = _1447_(4'hx, 20'habcde, { _0570_, _0569_, _0568_, _0567_, _0566_ });
  assign _0566_ = { \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:20] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3854.8-3872.15" *) 12'h302;
  assign _0567_ = { \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:20] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3854.8-3872.15" *) 12'h102;
  assign _0568_ = { \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:20] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3854.8-3872.15" *) 12'h002;
  assign _0569_ = { \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:20] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3854.8-3872.15" *) 12'h001;
  assign _0570_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3854.8-3872.15" *) { \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:20] };
  assign _0023_[31:17] = _0308_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3829.11-3829.26|Vortex_axi_fpu.v:3829.7-3887.10" *) 15'hxxxx : 15'h0000;
  assign _0048_ = \decode.func3 [2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3843.12-3843.20|Vortex_axi_fpu.v:3843.8-3848.29" *) 6'h00 : { 1'h0, \decode.instr [19:15] };
  assign _0023_[11:0] = _0308_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3829.11-3829.26|Vortex_axi_fpu.v:3829.7-3887.10" *) { \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:20] } : 12'h004;
  assign _0028_ = _0308_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3829.11-3829.26|Vortex_axi_fpu.v:3829.7-3887.10" *) _0048_ : 6'h00;
  assign _0043_ = \decode.func3 [2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3843.12-3843.20|Vortex_axi_fpu.v:3843.8-3848.29" *) \decode.instr [19:15] : 5'hxx;
  assign _0030_ = _0308_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3829.11-3829.26|Vortex_axi_fpu.v:3829.7-3887.10" *) \decode.func3 [2] : 1'h1;
  assign _0072_ = _0308_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3829.11-3829.26|Vortex_axi_fpu.v:3829.7-3887.10" *) { 2'h0, \decode.func3 [1:0] } : _0073_;
  assign _0022_ = _0308_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3829.11-3829.26|Vortex_axi_fpu.v:3829.7-3887.10" *) 3'h3 : 3'h1;
  assign _0025_ = _0308_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3829.11-3829.26|Vortex_axi_fpu.v:3829.7-3887.10" *) 1'h0 : 1'h1;
  assign _0023_[16:12] = _0308_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3829.11-3829.26|Vortex_axi_fpu.v:3829.7-3887.10" *) _0043_ : 5'h00;
  assign _0045_ = _0308_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3829.11-3829.26|Vortex_axi_fpu.v:3829.7-3887.10" *) 3'h0 : 3'h1;
  function [3:0] _1464_;
    input [3:0] a;
    input [23:0] b;
    input [5:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3784.7-3805.14" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _1464_ = b[3:0];
      6'b????1?:
        _1464_ = b[7:4];
      6'b???1??:
        _1464_ = b[11:8];
      6'b??1???:
        _1464_ = b[15:12];
      6'b?1????:
        _1464_ = b[19:16];
      6'b1?????:
        _1464_ = b[23:20];
      default:
        _1464_ = a;
    endcase
  endfunction
  assign _0069_ = _1464_(4'hx, 24'h025746, { _0548_, _0547_, _0545_, _0544_, _0573_, _0572_ });
  function [3:0] _1465_;
    input [3:0] a;
    input [31:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3671.8-3698.15" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _1465_ = b[3:0];
      8'b??????1?:
        _1465_ = b[7:4];
      8'b?????1??:
        _1465_ = b[11:8];
      8'b????1???:
        _1465_ = b[15:12];
      8'b???1????:
        _1465_ = b[19:16];
      8'b??1?????:
        _1465_ = b[23:20];
      8'b?1??????:
        _1465_ = b[27:24];
      8'b1???????:
        _1465_ = b[31:28];
      default:
        _1465_ = a;
    endcase
  endfunction
  assign _0063_ = _1465_(4'hx, { _0689_, 16'hf54e, _0688_, 8'hdc }, { _0548_, _0547_, _0546_, _0550_, _0545_, _0544_, _0573_, _0572_ });
  function [3:0] _1466_;
    input [3:0] a;
    input [31:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3638.8-3665.15" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _1466_ = b[3:0];
      8'b??????1?:
        _1466_ = b[7:4];
      8'b?????1??:
        _1466_ = b[11:8];
      8'b????1???:
        _1466_ = b[15:12];
      8'b???1????:
        _1466_ = b[19:16];
      8'b??1?????:
        _1466_ = b[23:20];
      8'b?1??????:
        _1466_ = b[27:24];
      8'b1???????:
        _1466_ = b[31:28];
      default:
        _1466_ = a;
    endcase
  endfunction
  assign _0055_ = _1466_(4'hx, 32'd19088743, { _0548_, _0547_, _0546_, _0550_, _0545_, _0544_, _0573_, _0572_ });
  assign _0026_ = \decode.b_imm [5] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3636.11-3636.19|Vortex_axi_fpu.v:3636.7-3698.15" *) 3'h2 : 3'h0;
  assign _0046_ = \decode.b_imm [5] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3636.11-3636.19|Vortex_axi_fpu.v:3636.7-3698.15" *) _0055_ : _0063_;
  function [3:0] _1469_;
    input [3:0] a;
    input [31:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3593.7-3620.14" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _1469_ = b[3:0];
      8'b??????1?:
        _1469_ = b[7:4];
      8'b?????1??:
        _1469_ = b[11:8];
      8'b????1???:
        _1469_ = b[15:12];
      8'b???1????:
        _1469_ = b[19:16];
      8'b??1?????:
        _1469_ = b[23:20];
      8'b?1??????:
        _1469_ = b[27:24];
      8'b1???????:
        _1469_ = b[31:28];
      default:
        _1469_ = a;
    endcase
  endfunction
  assign _0027_ = _1469_(4'hx, { 20'h0f54e, _0688_, 8'hdc }, { _0548_, _0547_, _0546_, _0550_, _0545_, _0544_, _0573_, _0572_ });
  assign _0572_ = \decode.func3  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3593.7-3620.14" *) 3'h7;
  assign _0573_ = \decode.func3  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3593.7-3620.14" *) 3'h6;
  assign _0544_ = \decode.func3  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3593.7-3620.14" *) 3'h5;
  assign _0545_ = \decode.func3  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3593.7-3620.14" *) 3'h4;
  assign _0550_ = \decode.func3  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3593.7-3620.14" *) 3'h3;
  assign _0546_ = \decode.func3  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3593.7-3620.14" *) 3'h2;
  assign _0547_ = \decode.func3  == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3593.7-3620.14" *) 3'h1;
  assign _0548_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3593.7-3620.14" *) \decode.func3 ;
  function [5:0] _1478_;
    input [5:0] a;
    input [29:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _1478_ = b[5:0];
      5'b???1?:
        _1478_ = b[11:6];
      5'b??1??:
        _1478_ = b[17:12];
      5'b?1???:
        _1478_ = b[23:18];
      5'b1????:
        _1478_ = b[29:24];
      default:
        _1478_ = a;
    endcase
  endfunction
  assign \decode.rs1_r  = _1478_(6'h00, { _0028_, 1'h0, \decode.instr [19:15], 1'h1, \decode.instr [19:15], _0057_, _0064_ }, { _0571_, _0213_, _0578_, _0552_, _0549_ });
  function [5:0] _1479_;
    input [5:0] a;
    input [23:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1479_ = b[5:0];
      4'b??1?:
        _1479_ = b[11:6];
      4'b?1??:
        _1479_ = b[17:12];
      4'b1???:
        _1479_ = b[23:18];
      default:
        _1479_ = a;
    endcase
  endfunction
  assign \decode.rd_r  = _1479_(6'h00, { 1'h0, \decode.b_imm [4:1], \decode.b_imm [11], _0047_, 1'h1, \decode.b_imm [4:1], \decode.b_imm [11], _0056_ }, { _0212_, _0565_, _0578_, _0552_ });
  function [31:0] _1480_;
    input [31:0] a;
    input [223:0] b;
    input [6:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        _1480_ = b[31:0];
      7'b?????1?:
        _1480_ = b[63:32];
      7'b????1??:
        _1480_ = b[95:64];
      7'b???1???:
        _1480_ = b[127:96];
      7'b??1????:
        _1480_ = b[159:128];
      7'b?1?????:
        _1480_ = b[191:160];
      7'b1??????:
        _1480_ = b[223:192];
      default:
        _1480_ = a;
    endcase
  endfunction
  assign \decode.imm  = _1480_(32'hxxxxxxxx, { \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm , \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:15], \decode.func3 , 12'h000, \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.instr [19:15], \decode.func3 , \decode.instr [20], \decode.b_imm [10:5], \decode.instr [24:21], 1'h0, \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12:1], 1'h0, _0023_, \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:20], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [10:1], \decode.b_imm [11] }, { _0576_, _0210_, _0580_, _0574_, _0571_, _0209_, _0563_ });
  function [0:0] _1481_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1481_ = b[0:0];
      2'b1?:
        _1481_ = b[1:1];
      default:
        _1481_ = a;
    endcase
  endfunction
  assign \decode.use_imm  = _1481_(1'h0, { 1'h1, _0030_ }, { _0206_, _0571_ });
  assign \decode.use_rd  = _0205_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 1'h1 : 1'h0;
  function [3:0] _1483_;
    input [3:0] a;
    input [51:0] b;
    input [12:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *)
    (* parallel_case *)
    casez (s)
      13'b????????????1:
        _1483_ = b[3:0];
      13'b???????????1?:
        _1483_ = b[7:4];
      13'b??????????1??:
        _1483_ = b[11:8];
      13'b?????????1???:
        _1483_ = b[15:12];
      13'b????????1????:
        _1483_ = b[19:16];
      13'b???????1?????:
        _1483_ = b[23:20];
      13'b??????1??????:
        _1483_ = b[27:24];
      13'b?????1???????:
        _1483_ = b[31:28];
      13'b????1????????:
        _1483_ = b[35:32];
      13'b???1?????????:
        _1483_ = b[39:36];
      13'b??1??????????:
        _1483_ = b[43:40];
      13'b?1???????????:
        _1483_ = b[47:44];
      13'b1????????????:
        _1483_ = b[51:48];
      default:
        _1483_ = a;
    endcase
  endfunction
  assign \decode.op_type  = _1483_(4'hx, { _0027_, _0046_, 16'h2389, _0069_, _0072_, 1'h0, \decode.func3 , 1'h1, \decode.func3 , \decode.instr [3:0], _0074_, _0010_ }, { _0576_, _0575_, _0582_, _0581_, _0580_, _0579_, _0574_, _0571_, _0565_, _0563_, _0578_, _0552_, _0549_ });
  function [2:0] _1484_;
    input [2:0] a;
    input [14:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _1484_ = b[2:0];
      5'b???1?:
        _1484_ = b[5:3];
      5'b??1??:
        _1484_ = b[8:6];
      5'b?1???:
        _1484_ = b[11:9];
      5'b1????:
        _1484_ = b[14:12];
      default:
        _1484_ = a;
    endcase
  endfunction
  assign \decode.ex_type  = _1484_(3'h0, { 3'h1, _0022_, 6'h14, _0042_ }, { _0200_, _0571_, _0199_, _0198_, _0549_ });
  assign _0582_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h37;
  assign _0576_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h13;
  assign _0564_[0] = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h07;
  assign _0564_[1] = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h03;
  function [0:0] _1489_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1489_ = b[0:0];
      3'b?1?:
        _1489_ = b[1:1];
      3'b1??:
        _1489_ = b[2:2];
      default:
        _1489_ = a;
    endcase
  endfunction
  assign \decode.is_wstall  = _1489_(1'h0, { 1'h1, _0025_, _0044_ }, { _0195_, _0571_, _0549_ });
  assign \decode.is_join  = _0549_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) _0024_ : 1'h0;
  function [0:0] _1491_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1491_ = b[0:0];
      2'b1?:
        _1491_ = b[1:1];
      default:
        _1491_ = a;
    endcase
  endfunction
  assign \decode.use_PC  = _1491_(1'h0, { 1'h1, _0025_ }, { _0194_, _0571_ });
  assign _0581_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h17;
  assign \decode.rs3_r  = _0578_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) { 1'h1, \decode.b_imm [12], \decode.b_imm [10:7] } : 6'h00;
  function [5:0] _1494_;
    input [5:0] a;
    input [29:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _1494_ = b[5:0];
      5'b???1?:
        _1494_ = b[11:6];
      5'b??1??:
        _1494_ = b[17:12];
      5'b?1???:
        _1494_ = b[23:18];
      5'b1????:
        _1494_ = b[29:24];
      default:
        _1494_ = a;
    endcase
  endfunction
  assign \decode.rs2_r  = _1494_(6'h00, { 1'h0, \decode.instr [24:20], _0029_, 1'h1, \decode.instr [24:20], _0049_, _0058_ }, { _0193_, _0563_, _0578_, _0552_, _0549_ });
  assign _0562_[0] = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h27;
  assign _0562_[1] = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h23;
  function [2:0] _1497_;
    input [2:0] a;
    input [17:0] b;
    input [5:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _1497_ = b[2:0];
      6'b????1?:
        _1497_ = b[5:3];
      6'b???1??:
        _1497_ = b[8:6];
      6'b??1???:
        _1497_ = b[11:9];
      6'b?1????:
        _1497_ = b[14:12];
      6'b1?????:
        _1497_ = b[17:15];
      default:
        _1497_ = a;
    endcase
  endfunction
  assign \decode.op_mod  = _1497_(3'h0, { _0026_, 3'h1, _0045_, \decode.func3 , _0054_, _0068_ }, { _0575_, _0192_, _0571_, _0578_, _0552_, _0549_ });
  assign _0549_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h6b;
  assign _0552_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h53;
  assign _0578_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) _0577_;
  assign _0577_[0] = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h43;
  assign _0577_[1] = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h47;
  assign _0577_[2] = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h4b;
  assign _0577_[3] = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h4f;
  assign _0571_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h73;
  assign _0583_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h0f;
  assign _0574_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h63;
  assign _0579_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h67;
  assign _0580_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h6f;
  assign _0575_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:3588.5-4116.12" *) 7'h33;
  assign _0067_ = _0001_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3285.12-3285.21|Vortex_axi_fpu.v:3285.8-3287.63" *) _0053_ : _0418_;
  assign _0071_ = \join_if.valid  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3283.11-3283.36|Vortex_axi_fpu.v:3283.7-3290.10" *) _0419_ : _0060_;
  assign _0061_ = \join_if.valid  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3283.11-3283.36|Vortex_axi_fpu.v:3283.7-3290.10" *) _0067_ : _0053_;
  assign _0070_ = \decode.ifetch_rsp_fire  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3280.11-3280.38|Vortex_axi_fpu.v:3280.7-3282.82" *) _0417_ : _0065_;
  assign _0584_ = \fetch.icache_stage.icache_req_fire  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3277.11-3277.26|Vortex_axi_fpu.v:3277.7-3279.105" *) _0416_ : _0021_;
  assign _0053_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3202.10-3202.15|Vortex_axi_fpu.v:3202.6-3293.9" *) 64'hxxxxxxxxxxxxxxxx : _0584_;
  assign _0066_ = _0585_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3271.12-3271.36|Vortex_axi_fpu.v:3271.8-3273.48" *) _0415_ : _0039_;
  assign _0586_ = \fetch.warp_sched.warp_scheduled  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3265.11-3265.25|Vortex_axi_fpu.v:3265.7-3276.10" *) _0066_ : _0039_;
  assign _0060_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3202.10-3202.15|Vortex_axi_fpu.v:3202.6-3293.9" *) 4'hx : _0586_;
  assign _0040_ = \fetch.warp_sched.warp_scheduled  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3265.11-3265.25|Vortex_axi_fpu.v:3265.7-3276.10" *) _0414_ : _0020_;
  assign _0587_ = \fetch.warp_sched.warp_scheduled  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3265.11-3265.25|Vortex_axi_fpu.v:3265.7-3276.10" *) _0413_ : _0059_;
  assign _0065_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3202.10-3202.15|Vortex_axi_fpu.v:3202.6-3293.9" *) 2'hx : _0587_;
  assign _0041_ = \branch_ctl_if.taken  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3259.12-3259.43|Vortex_axi_fpu.v:3259.8-3261.92" *) _0411_ : \fetch.warp_sched.warp_pcs ;
  assign _0588_ = \branch_ctl_if.valid  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3257.11-3257.42|Vortex_axi_fpu.v:3257.7-3264.10" *) _0412_ : _0051_;
  assign _0059_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3202.10-3202.15|Vortex_axi_fpu.v:3202.6-3293.9" *) 2'hx : _0588_;
  assign _0589_ = \branch_ctl_if.valid  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3257.11-3257.42|Vortex_axi_fpu.v:3257.7-3264.10" *) _0041_ : \fetch.warp_sched.warp_pcs ;
  assign _0021_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3202.10-3202.15|Vortex_axi_fpu.v:3202.6-3293.9" *) 64'hxxxxxxxxxxxxxxxx : _0589_;
  assign _0052_ = \commit.writeback.rsp_data [465] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3253.12-3253.45|Vortex_axi_fpu.v:3253.8-3255.98" *) _0410_ : _0019_;
  assign _0590_ = _0251_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3249.11-3249.77|Vortex_axi_fpu.v:3249.7-3256.10" *) _0052_ : _0019_;
  assign _0039_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3202.10-3202.15|Vortex_axi_fpu.v:3202.6-3293.9" *) 4'hx : _0590_;
  assign _0591_ = _0251_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3249.11-3249.77|Vortex_axi_fpu.v:3249.7-3256.10" *) _0409_ : _0038_;
  assign _0051_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3202.10-3202.15|Vortex_axi_fpu.v:3202.6-3293.9" *) 2'hx : _0591_;
  assign _0592_ = _0249_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3243.11-3243.74|Vortex_axi_fpu.v:3243.7-3248.10" *) _0408_ : _0018_;
  assign _0038_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3202.10-3202.15|Vortex_axi_fpu.v:3202.6-3293.9" *) 2'hx : _0592_;
  assign _0593_ = _0249_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3243.11-3243.74|Vortex_axi_fpu.v:3243.7-3248.10" *) _0407_ : \fetch.warp_sched.thread_masks ;
  assign _0019_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3202.10-3202.15|Vortex_axi_fpu.v:3202.6-3293.9" *) 4'hx : _0593_;
  assign _0037_ = \fetch.warp_sched.reached_barrier_limit  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3236.12-3236.33|Vortex_axi_fpu.v:3236.8-3241.103" *) _0405_ : _0406_;
  assign _0594_ = _0250_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3232.11-3232.78|Vortex_axi_fpu.v:3232.7-3242.10" *) _0404_ : \fetch.warp_sched.stalled_warps ;
  assign _0018_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3202.10-3202.15|Vortex_axi_fpu.v:3202.6-3293.9" *) 2'hx : _0594_;
  assign _0595_ = _0248_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3226.11-3226.78|Vortex_axi_fpu.v:3226.7-3231.10" *) _0154_ : \fetch.warp_sched.use_wspawn ;
  assign _0020_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3202.10-3202.15|Vortex_axi_fpu.v:3202.6-3293.9" *) 2'hx : _0595_;
  assign \fetch.warp_sched.active_warps_n  = _0249_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3195.10-3195.73|Vortex_axi_fpu.v:3195.6-3197.64" *) _0403_ : _0012_;
  assign _0012_ = _0248_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:3192.10-3192.77|Vortex_axi_fpu.v:3192.6-3194.62" *) \execute.gpu_unit.rsp_data_r [75:74] : \fetch.warp_sched.active_warps ;
  assign \execute.lsu_unit.dcache_req_ready  = & (* src = "Vortex_axi_fpu.v:5685.29-5685.98" *) _0446_;
  assign _0596_ = | (* src = "Vortex_axi_fpu.v:4119.24-4119.29" *) \decode.rd_r ;
  assign _0597_ = | (* src = "Vortex_axi_fpu.v:5364.23-5364.40" *) \execute.alu_unit.cmp_result [31:0];
  assign _0598_ = | (* src = "Vortex_axi_fpu.v:5660.38-5660.108" *) _0158_;
  assign _0599_ = | (* src = "Vortex_axi_fpu.v:6556.24-6556.36" *) \execute.gpu_unit.rsp_data [39:38];
  assign _0600_ = | (* src = "Vortex_axi_fpu.v:6556.40-6556.56" *) \execute.gpu_unit.not_taken_tmask ;
  assign _0602_ = $signed(_0312_) < 0 ? \fetch.warp_sched.tmc_active  << - _0312_ : \fetch.warp_sched.tmc_active  >> _0312_;
  assign _0604_ = $signed(_0313_) < 0 ? 2'h3 << - _0313_ : 2'h3 >> _0313_;
  assign _0605_ = $signed(_0313_) < 0 ? 1'h0 << - _0313_ : 1'h0 >> _0313_;
  assign _0606_ = $signed(_0314_) < 0 ? 1'h1 << - _0314_ : 1'h1 >> _0314_;
  assign _0607_ = $signed(_0314_) < 0 ? 1'h1 << - _0314_ : 1'h1 >> _0314_;
  assign _0609_ = $signed(_0315_) < 0 ? _0110_ << - _0315_ : _0110_ >> _0315_;
  assign _0601_ = $signed(_0312_) < 0 ? 1'h1 << - _0312_ : 1'h1 >> _0312_;
  assign _0603_ = $signed(_0312_) < 0 ? 1'h0 << - _0312_ : 1'h0 >> _0312_;
  assign _0608_ = $signed(_0315_) < 0 ? 2'h3 << - _0315_ : 2'h3 >> _0315_;
  assign _0610_ = $signed(_0315_) < 0 ? _0114_ << - _0315_ : _0114_ >> _0315_;
  assign _0611_ = $signed(_0316_) < 0 ? 32'd4294967295 << - _0316_ : 32'd4294967295 >> _0316_;
  assign _0612_ = $signed(_0316_) < 0 ? _0116_ << - _0316_ : _0116_ >> _0316_;
  assign _0613_ = $signed(_0317_) < 0 ? 1'h1 << - _0317_ : 1'h1 >> _0317_;
  assign _0614_ = $signed(_0317_) < 0 ? 1'h0 << - _0317_ : 1'h0 >> _0317_;
  assign _0616_ = $signed(_0318_) < 0 ? 1'h1 << - _0318_ : 1'h1 >> _0318_;
  assign _0615_ = $signed(_0318_) < 0 ? 1'h1 << - _0318_ : 1'h1 >> _0318_;
  assign _0617_ = $signed(_0318_) < 0 ? 1'h0 << - _0318_ : 1'h0 >> _0318_;
  assign _0618_ = $signed(_0319_) < 0 ? 2'h3 << - _0319_ : 2'h3 >> _0319_;
  assign _0619_ = $signed(_0319_) < 0 ? 1'h1 << - _0319_ : 1'h1 >> _0319_;
  assign _0620_ = $signed(_0320_) < 0 ? 32'd4294967295 << - _0320_ : 32'd4294967295 >> _0320_;
  assign _0621_ = $signed(_0320_) < 0 ? _0122_ << - _0320_ : _0122_ >> _0320_;
  assign _0623_ = $signed(_0321_) < 0 ? \decode.is_wstall  << - _0321_ : \decode.is_wstall  >> _0321_;
  assign _0624_ = $signed(_0322_) < 0 ? 32'd4294967295 << - _0322_ : 32'd4294967295 >> _0322_;
  assign _0625_ = $signed(_0322_) < 0 ? _0125_ << - _0322_ : _0125_ >> _0322_;
  assign _0626_ = $signed(_0323_) < 0 ? 2'h3 << - _0323_ : 2'h3 >> _0323_;
  assign _0627_ = $signed(_0323_) < 0 ? _0127_ << - _0323_ : _0127_ >> _0323_;
  assign _0628_ = $signed(_0324_) < 0 ? 1'h1 << - _0324_ : 1'h1 >> _0324_;
  assign _0629_ = $signed(_0324_) < 0 ? _0129_ << - _0324_ : _0129_ >> _0324_;
  assign _0622_ = $signed(_0321_) < 0 ? 1'h1 << - _0321_ : 1'h1 >> _0321_;
  assign _0630_ = $signed(_0321_) < 0 ? 1'h1 << - _0321_ : 1'h1 >> _0321_;
  assign _0631_ = $signed(_0325_) < 0 ? 1'h1 << - _0325_ : 1'h1 >> _0325_;
  assign _0632_ = $signed(_0326_) < 0 ? 1'h1 << - _0326_ : 1'h1 >> _0326_;
  assign _0633_ = $signed(_0326_) < 0 ? 1'h0 << - _0326_ : 1'h0 >> _0326_;
  assign _0634_ = $signed(_0327_) < 0 ? 2'h3 << - _0327_ : 2'h3 >> _0327_;
  assign _0635_ = $signed(_0327_) < 0 ? _0134_ << - _0327_ : _0134_ >> _0327_;
  assign _0636_ = $signed(_0328_) < 0 ? 2'h3 << - _0328_ : 2'h3 >> _0328_;
  assign _0637_ = $signed(_0328_) < 0 ? _0136_ << - _0328_ : _0136_ >> _0328_;
  assign _0638_ = $signed(_0329_) < 0 ? 1'h1 << - _0329_ : 1'h1 >> _0329_;
  assign _0639_ = $signed(_0329_) < 0 ? 1'h1 << - _0329_ : 1'h1 >> _0329_;
  assign _0640_ = $signed(_0330_) < 0 ? 1'h1 << - _0330_ : 1'h1 >> _0330_;
  assign _0641_ = $signed(_0330_) < 0 ? 1'h1 << - _0330_ : 1'h1 >> _0330_;
  assign _0642_ = $signed(_0331_) < 0 ? 1'h1 << - _0331_ : 1'h1 >> _0331_;
  assign _0643_ = $signed(_0331_) < 0 ? 1'h1 << - _0331_ : 1'h1 >> _0331_;
  assign _0644_ = $signed(_0332_) < 0 ? 1'h1 << - _0332_ : 1'h1 >> _0332_;
  assign _0645_ = $signed(_0332_) < 0 ? 1'h1 << - _0332_ : 1'h1 >> _0332_;
  assign _0646_ = $signed(_0333_) < 0 ? 5'h1f << - _0333_ : 5'h1f >> _0333_;
  assign _0647_ = $signed(_0333_) < 0 ? _0142_ << - _0333_ : _0142_ >> _0333_;
  assign _0648_ = $signed(_0334_) < 0 ? 5'h1f << - _0334_ : 5'h1f >> _0334_;
  assign _0649_ = $signed(_0334_) < 0 ? _0144_ << - _0334_ : _0144_ >> _0334_;
  assign _0650_ = $signed(_0335_) < 0 ? 3'h7 << - _0335_ : 3'h7 >> _0335_;
  assign _0651_ = $signed(_0335_) < 0 ? _0146_ << - _0335_ : _0146_ >> _0335_;
  assign _0652_ = $signed(_0336_) < 0 ? 8'hff << - _0336_ : 8'hff >> _0336_;
  assign _0653_ = $signed(_0336_) < 0 ? _0148_ << - _0336_ : _0148_ >> _0336_;
  assign _0654_ = $signed(_0337_) < 0 ? 1'h1 << - _0337_ : 1'h1 >> _0337_;
  assign _0655_ = $signed(_0337_) < 0 ? 1'h0 << - _0337_ : 1'h0 >> _0337_;
  assign _0656_ = $signed(_0338_) < 0 ? 1'h1 << - _0338_ : 1'h1 >> _0338_;
  assign _0657_ = $signed(_0338_) < 0 ? 1'h1 << - _0338_ : 1'h1 >> _0338_;
  assign _0658_ = $signed(_0339_) < 0 ? 1'h1 << - _0339_ : 1'h1 >> _0339_;
  assign _0659_ = $signed(_0339_) < 0 ? 1'h0 << - _0339_ : 1'h0 >> _0339_;
  assign _0660_ = $signed(_0340_) < 0 ? 1'h1 << - _0340_ : 1'h1 >> _0340_;
  assign _0661_ = $signed(_0340_) < 0 ? 1'h1 << - _0340_ : 1'h1 >> _0340_;
  wire [1:0] _1700_ = \fetch.warp_sched.use_wspawn ;
  assign _0585_ = _1700_[\fetch.warp_sched.schedule_wid  +: 1];
  wire [7:0] _1701_ = \fetch.warp_sched.barrier_masks ;
  assign \fetch.warp_sched.barrier_mask  = _1701_[$signed({ 29'h00000000, \commit.writeback.rsp_data [427:426], 1'h0 }) +: 2];
  wire [3:0] _1702_ = \fetch.warp_sched.thread_masks ;
  assign \fetch.warp_sched.genblk1[0].orig_tmask  = _1702_[$signed({ 30'h00000000, \commit.writeback.rsp_data [529], 1'h0 }) +: 2];
  wire [67:0] _1703_ = \fetch.warp_sched.schedule_data ;
  assign { \fetch.warp_sched.schedule_tmask , \fetch.warp_sched.schedule_pc  } = _1703_[$signed({ _0075_[31:1], 1'h0 }) +: 34];
  wire [293:0] _1704_ = \issue.ibuffer.q_data_out ;
  assign _0663_ = _1704_[$signed(_0076_) +: 147];
  wire [293:0] _1705_ = \issue.ibuffer.q_data_prev ;
  assign _0664_ = _1705_[$signed(_0077_) +: 147];
  wire [293:0] _1706_ = \issue.ibuffer.q_data_out ;
  assign _0665_ = _1706_[$signed(_0077_) +: 147];
  wire [1:0] _1707_ = \issue.ibuffer.empty_r ;
  assign _0666_ = _1707_[\decode_if.wid  +: 1];
  wire [1:0] _1708_ = \issue.ibuffer.alm_empty_r ;
  assign _0662_ = _1708_[\issue.dispatch_if.wid  +: 1];
  wire [1:0] _1709_ = \issue.ibuffer.full_r ;
  assign _0373_ = _1709_[\decode_if.wid  +: 1];
  wire [127:0] _1710_ = \issue.scoreboard.inuse_regs_n ;
  assign _0004_ = _1710_[$signed(_0093_) +: 1];
  wire [127:0] _1711_ = \issue.scoreboard.inuse_regs_n ;
  assign _0005_ = _1711_[$signed(_0094_) +: 1];
  wire [127:0] _1712_ = \issue.scoreboard.inuse_regs_n ;
  assign _0006_ = _1712_[$signed(_0095_) +: 1];
  wire [127:0] _1713_ = \issue.scoreboard.inuse_regs_n ;
  assign _0007_ = _1713_[$signed(_0096_) +: 1];
  wire [63:0] _1714_ = \issue.gpr_rsp_if.rs1_data ;
  assign \issue.dispatch.csr_rs1_data  = _1714_[$signed({ 26'h0000000, \issue.dispatch.tid , 5'h00 }) +: 32];
  wire [63:0] _1715_ = \execute.alu_unit.add_result ;
  assign \execute.alu_unit.br_dest  = _1715_[$signed({ 26'h0000000, \alu_req_if.tid , 5'h00 }) +: 32];
  wire [65:0] _1716_ = \execute.alu_unit.sub_result ;
  assign \execute.alu_unit.cmp_result  = _1716_[$signed(_0078_) +: 33];
  wire [7:0] _1717_ = \execute.lsu_unit.rsp_rem_mask ;
  assign _0667_ = _1717_[$signed({ 29'h00000000, dcache_rsp_tag[3:2], 1'h0 }) +: 2];
  wire [15:0] _1718_ = \execute.csr_unit.csr_data.fcsr ;
  assign _0668_ = _1718_[$signed(_0678_) +: 5];
  wire [15:0] _1719_ = \execute.csr_unit.csr_data.fcsr ;
  assign _0669_ = _1719_[$signed(_0681_) +: 5];
  wire [15:0] _1720_ = \execute.csr_unit.csr_data.fcsr ;
  assign _0670_ = _1720_[$signed(_0682_) +: 3];
  wire [15:0] _1721_ = \execute.csr_unit.csr_data.fcsr ;
  assign _0671_ = _1721_[$signed({ 28'h0000000, \csr_req_if.wid , 3'h0 }) +: 8];
  wire [3:0] _1722_ = \fetch.warp_sched.thread_masks ;
  assign _0672_ = _1722_[$signed({ 30'h00000000, \csr_req_if.wid , 1'h0 }) +: 2];
  wire [15:0] _1723_ = \execute.csr_unit.csr_data.fcsr ;
  assign \execute.fpu_to_csr_if.read_frm  = _1723_[$signed(_0683_) +: 3];
  wire [1:0] _1724_ = \execute.csr_unit.fpu_pending ;
  assign \execute.csr_unit.stall_in  = _1724_[\csr_req_if.wid  +: 1];
  wire [1:0] _1725_ = \execute.csr_pending ;
  assign _0673_ = _1725_[\execute.fpu_to_csr_if.read_wid  +: 1];
  wire [63:0] _1726_ = \gpu_req_if.rs1_data ;
  assign \execute.gpu_unit.rs1_data  = _1726_[$signed({ 26'h0000000, \gpu_req_if.tid , 5'h00 }) +: 32];
  wire [63:0] _1727_ = \gpu_req_if.rs2_data ;
  assign \execute.gpu_unit.rs2_data  = _1727_[$signed({ 26'h0000000, \gpu_req_if.tid , 5'h00 }) +: 32];
  assign _0674_ = \alu_req_if.rs1_data [31:0] << (* src = "Vortex_axi_fpu.v:5330.34-5330.85" *) \execute.alu_unit.alu_in2_imm [4:0];
  assign _0675_ = \alu_req_if.rs1_data [63:32] << (* src = "Vortex_axi_fpu.v:5330.34-5330.85" *) \execute.alu_unit.alu_in2_imm [36:32];
  assign { _0676_[32], \execute.alu_unit.shr_result [31:0] } = $signed({ \execute.alu_unit.genblk2[0].sub_in1 [32], \alu_req_if.rs1_data [31:0] }) >>> (* src = "Vortex_axi_fpu.v:5311.58-5311.107" *) \execute.alu_unit.alu_in2_imm [4:0];
  assign { _0677_[32], \execute.alu_unit.shr_result [63:32] } = $signed({ \execute.alu_unit.genblk2[1].sub_in1 [32], \alu_req_if.rs1_data [63:32] }) >>> (* src = "Vortex_axi_fpu.v:5311.58-5311.107" *) \execute.alu_unit.alu_in2_imm [36:32];
  assign _0678_ = _0079_ - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd5;
  assign _0679_ = _0080_ - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd5;
  assign _0680_ = _0081_ - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd3;
  assign _0681_ = _0082_ - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd5;
  assign _0682_ = _0083_ - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd3;
  assign _0683_ = _0084_ - (* src = "Vortex_axi_fpu.v:0.0-0.0" *) 32'd3;
  assign _0684_ = { 1'h0, \issue.ibuffer.genblk1[0].writing  } - (* src = "Vortex_axi_fpu.v:4612.74-4612.117" *) { 1'h0, \issue.ibuffer.genblk1[0].reading  };
  assign _0685_ = { 1'h0, \issue.ibuffer.genblk1[1].writing  } - (* src = "Vortex_axi_fpu.v:4612.74-4612.117" *) { 1'h0, \issue.ibuffer.genblk1[1].reading  };
  assign _0686_ = \issue.ibuffer.num_warps  - (* src = "Vortex_axi_fpu.v:4720.21-4720.38" *) 2'h1;
  assign \execute.alu_unit.sub_result [32:0] = { \execute.alu_unit.genblk2[0].sub_in1 [32], \alu_req_if.rs1_data [31:0] } - (* src = "Vortex_axi_fpu.v:5304.38-5304.55" *) { \execute.alu_unit.genblk2[0].sub_in2 [32], \execute.alu_unit.alu_in2_less [31:0] };
  assign \execute.alu_unit.sub_result [65:33] = { \execute.alu_unit.genblk2[1].sub_in1 [32], \alu_req_if.rs1_data [63:32] } - (* src = "Vortex_axi_fpu.v:5304.38-5304.55" *) { \execute.alu_unit.genblk2[1].sub_in2 [32], \execute.alu_unit.alu_in2_less [63:32] };
  assign { _0687_[31:1], \execute.gpu_unit.barrier [0] } = \execute.gpu_unit.rs2_data  - (* src = "Vortex_axi_fpu.v:6568.40-6568.52" *) 32'd1;
  assign \fetch.warp_sched.schedule_data [31:0] = \fetch.warp_sched.use_wspawn [0] ? (* src = "Vortex_axi_fpu.v:3377.93-3377.141" *) \fetch.warp_sched.wspawn_pc  : \fetch.warp_sched.warp_pcs [31:0];
  assign \fetch.warp_sched.schedule_data [33:32] = \fetch.warp_sched.use_wspawn [0] ? (* src = "Vortex_axi_fpu.v:3377.43-3377.89" *) 2'h1 : \fetch.warp_sched.thread_masks [1:0];
  assign \fetch.warp_sched.schedule_data [65:34] = \fetch.warp_sched.use_wspawn [1] ? (* src = "Vortex_axi_fpu.v:3377.93-3377.141" *) \fetch.warp_sched.wspawn_pc  : \fetch.warp_sched.warp_pcs [63:32];
  assign \fetch.warp_sched.schedule_data [67:66] = \fetch.warp_sched.use_wspawn [1] ? (* src = "Vortex_axi_fpu.v:3377.43-3377.89" *) 2'h1 : \fetch.warp_sched.thread_masks [3:2];
  assign \decode.alu_imm  = _0252_ ? (* src = "Vortex_axi_fpu.v:3552.27-3552.75" *) { 7'h00, \decode.instr [24:20] } : { \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:20] };
  assign _0689_ = \decode.b_imm [10] ? (* src = "Vortex_axi_fpu.v:3674.21-3674.49" *) 4'hb : 4'h0;
  assign _0688_ = \decode.b_imm [10] ? (* src = "Vortex_axi_fpu.v:3689.21-3689.49" *) 4'h9 : 4'h8;
  assign _0690_ = \decode.instr [20] ? (* src = "Vortex_axi_fpu.v:3981.20-3981.43" *) 4'h5 : 4'h1;
  assign _0691_ = \decode.instr [20] ? (* src = "Vortex_axi_fpu.v:3989.20-3989.43" *) 4'hd : 4'h9;
  assign _0692_ = \decode.func3 [0] ? (* src = "Vortex_axi_fpu.v:4011.19-4011.35" *) 32'd4 : 32'd3;
  assign _0693_ = \decode.instr [20] ? (* src = "Vortex_axi_fpu.v:4056.20-4056.40" *) 4'h5 : 4'h0;
  assign _0694_ = \issue.ibuffer.deq_fire  ? (* src = "Vortex_axi_fpu.v:4684.22-4684.97" *) _0664_ : _0665_;
  assign \execute.alu_unit.alu_in1_PC  = \alu_req_if.use_PC  ? (* src = "Vortex_axi_fpu.v:5286.31-5286.104" *) { \alu_req_if.PC , \alu_req_if.PC  } : \alu_req_if.rs1_data ;
  assign \execute.alu_unit.alu_in2_imm  = \alu_req_if.use_imm  ? (* src = "Vortex_axi_fpu.v:5288.32-5288.107" *) { \alu_req_if.imm , \alu_req_if.imm  } : \alu_req_if.rs2_data ;
  assign \execute.alu_unit.alu_in2_less  = _0266_ ? (* src = "Vortex_axi_fpu.v:5290.33-5290.121" *) { \alu_req_if.imm , \alu_req_if.imm  } : \alu_req_if.rs2_data ;
  assign _0695_ = \execute.alu_unit.is_sub  ? (* src = "Vortex_axi_fpu.v:5347.35-5347.98" *) \execute.alu_unit.sub_result [31:0] : \execute.alu_unit.shr_result [31:0];
  assign _0696_ = \execute.alu_unit.is_sub  ? (* src = "Vortex_axi_fpu.v:5347.35-5347.98" *) \execute.alu_unit.sub_result [64:33] : \execute.alu_unit.shr_result [63:32];
  assign \execute.alu_unit.alu_jal_result  = \execute.alu_unit.is_jal  ? (* src = "Vortex_axi_fpu.v:5356.35-5356.93" *) { \alu_req_if.next_PC , \alu_req_if.next_PC  } : \execute.alu_unit.alu_result ;
  assign _0697_ = \execute.alu_unit.br_less  ? (* src = "Vortex_axi_fpu.v:5419.48-5419.80" *) \execute.alu_unit.is_less_r  : \execute.alu_unit.is_equal_r ;
  assign \alu_req_if.ready  = \alu_req_if.op_mod [1] ? (* src = "Vortex_axi_fpu.v:5476.24-5476.63" *) \execute.alu_unit.mul_ready_in  : \execute.alu_unit.alu_ready_in ;
  assign \alu_commit_if.wid  = \execute.alu_unit.alu_valid_out  ? (* src = "Vortex_axi_fpu.v:5486.45-5486.78" *) \branch_ctl_if.wid  : \execute.alu_unit.mul_wid ;
  assign \alu_commit_if.tmask  = \execute.alu_unit.alu_valid_out  ? (* src = "Vortex_axi_fpu.v:5488.47-5488.84" *) \execute.alu_unit.alu_tmask  : \execute.alu_unit.mul_tmask ;
  assign \alu_commit_if.PC  = \execute.alu_unit.alu_valid_out  ? (* src = "Vortex_axi_fpu.v:5490.44-5490.75" *) \execute.alu_unit.alu_PC  : \execute.alu_unit.mul_PC ;
  assign \alu_commit_if.rd  = \execute.alu_unit.alu_valid_out  ? (* src = "Vortex_axi_fpu.v:5492.44-5492.75" *) \execute.alu_unit.alu_rd  : \execute.alu_unit.mul_rd ;
  assign \alu_commit_if.wb  = \execute.alu_unit.alu_valid_out  ? (* src = "Vortex_axi_fpu.v:5494.44-5494.75" *) \execute.alu_unit.alu_wb  : \execute.alu_unit.mul_wb ;
  assign \alu_commit_if.data  = \execute.alu_unit.alu_valid_out  ? (* src = "Vortex_axi_fpu.v:5496.46-5496.81" *) \execute.alu_unit.alu_data  : \execute.alu_unit.mul_data ;
  assign \execute.lsu_unit.req_tag  = \execute.lsu_unit.is_req_start  ? (* src = "Vortex_axi_fpu.v:5714.27-5714.67" *) \execute.lsu_unit.mbuf_waddr  : \execute.lsu_unit.req_tag_hold ;
  assign \execute.lsu_unit.genblk6[1].rsp_data32  = \execute.lsu_unit.rsp_is_dup  ? (* src = "Vortex_axi_fpu.v:5822.32-5822.139" *) dcache_rsp_data[31:0] : dcache_rsp_data[63:32];
  assign \execute.lsu_unit.genblk6[0].rsp_data16  = \execute.lsu_unit.rsp_offset [1] ? (* src = "Vortex_axi_fpu.v:5824.32-5824.94" *) dcache_rsp_data[31:16] : dcache_rsp_data[15:0];
  assign \execute.lsu_unit.genblk6[1].rsp_data16  = \execute.lsu_unit.rsp_offset [3] ? (* src = "Vortex_axi_fpu.v:5824.32-5824.94" *) \execute.lsu_unit.genblk6[1].rsp_data32 [31:16] : \execute.lsu_unit.genblk6[1].rsp_data32 [15:0];
  assign \execute.lsu_unit.genblk6[0].rsp_data8  = \execute.lsu_unit.rsp_offset [0] ? (* src = "Vortex_axi_fpu.v:5826.30-5826.84" *) \execute.lsu_unit.genblk6[0].rsp_data16 [15:8] : \execute.lsu_unit.genblk6[0].rsp_data16 [7:0];
  assign \execute.lsu_unit.genblk6[1].rsp_data8  = \execute.lsu_unit.rsp_offset [2] ? (* src = "Vortex_axi_fpu.v:5826.30-5826.84" *) \execute.lsu_unit.genblk6[1].rsp_data16 [15:8] : \execute.lsu_unit.genblk6[1].rsp_data16 [7:0];
  assign \execute.lsu_unit.rsp_tmask_qual  = \execute.lsu_unit.rsp_is_dup  ? (* src = "Vortex_axi_fpu.v:5849.30-5849.86" *) \execute.lsu_unit.rsp_tmask  : dcache_rsp_tmask;
  assign \execute.csr_unit.csr_req_data  = \csr_req_if.use_imm  ? (* src = "Vortex_axi_fpu.v:5907.33-5907.140" *) { 27'h0000000, \csr_req_if.imm  } : \csr_req_if.rs1_data ;
  assign \execute.csr_unit.csr_read_data_qual  = \execute.csr_unit.write_hazard  ? (* src = "Vortex_axi_fpu.v:6171.39-6171.89" *) \execute.csr_unit.csr_data.write_data  : \execute.csr_unit.csr_data.read_data ;
  assign _0698_ = _0300_ ? (* src = "Vortex_axi_fpu.v:6217.89-6217.189" *) { \execute.csr_unit.csr_read_data_s1 [30:0], 1'h0 } : \execute.csr_unit.csr_read_data_s1 ;
  assign \commit.writeback.rsp_data [350:319] = _0241_ ? (* src = "Vortex_axi_fpu.v:6217.59-6217.190" *) 32'd0 : _0698_;
  assign _0699_ = _0300_ ? (* src = "Vortex_axi_fpu.v:6217.89-6217.189" *) _0105_ : \execute.csr_unit.csr_read_data_s1 ;
  assign \commit.writeback.rsp_data [382:351] = _0241_ ? (* src = "Vortex_axi_fpu.v:6217.59-6217.190" *) 32'd1 : _0699_;
  assign \execute.fpu_unit.fpu_frm  = _0244_ ? (* src = "Vortex_axi_fpu.v:6337.27-6337.143" *) \execute.fpu_to_csr_if.read_frm  : \fpu_req_if.op_mod ;
  assign \execute.gpu_unit.pred_mask  = _0311_ ? (* src = "Vortex_axi_fpu.v:6533.29-6533.90" *) \execute.gpu_unit.rsp_data [39:38] : \execute.gpu_unit.rsp_tmask ;
  assign \execute.gpu_unit.rsp_data [78:77] = \execute.gpu_unit.is_pred  ? (* src = "Vortex_axi_fpu.v:6537.25-6537.60" *) \execute.gpu_unit.pred_mask  : \execute.gpu_unit.rs1_data [1:0];
  assign _0700_ = \alu_req_if.rs1_data [31:0] ^ (* src = "Vortex_axi_fpu.v:5327.34-5327.79" *) \execute.alu_unit.alu_in2_imm [31:0];
  assign _0701_ = \alu_req_if.rs1_data [63:32] ^ (* src = "Vortex_axi_fpu.v:5327.34-5327.79" *) \execute.alu_unit.alu_in2_imm [63:32];
  assign _0702_ = _0697_ ^ (* src = "Vortex_axi_fpu.v:5419.47-5419.90" *) \execute.alu_unit.br_neg ;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:3068.17-3072.3" *)
  VX_reset_relay __commit_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(\commit.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:3060.17-3064.3" *)
  VX_reset_relay __execute_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(\execute.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:3036.17-3040.3" *)
  VX_reset_relay __fetch_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(\fetch.icache_stage.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:3052.17-3056.3" *)
  VX_reset_relay __issue_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(\issue.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:6682.26-6685.5" *)
  \$paramod\VX_popcount\N=s32'00000000000000000000000000001100  \commit.__commit_size  (
    .cnt_o(\commit.commit_size ),
    .in_i(\commit.commit_tmask )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:6690.6-6696.5" *)
  \$paramod$6e573bfe2d775db6c8394da5008ca1077e995d73\VX_pipe_register  \commit.pipe_reg  (
    .clk(clk),
    .data_in({ \commit.commit_fire , \commit.commit_size  }),
    .data_out({ \cmt_to_csr_if.valid , \cmt_to_csr_if.commit_size  }),
    .enable(1'h1),
    .reset(\commit.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:6781.7-6787.6" *)
  \$paramod$acc96292bb436351f04080668c709f8b7b1f312f\VX_pipe_register  \commit.writeback.pipe_reg  (
    .clk(clk),
    .data_in({ \commit.writeback.wb_valid , \commit.writeback.wb_wid , \commit.writeback.wb_PC , \commit.writeback.wb_tmask , \commit.writeback.wb_rd , \commit.writeback.wb_data , \commit.writeback.wb_eop  }),
    .data_out({ \issue.sboard_wb_if.valid , \issue.gpr_stage.waddr [6], \issue.sboard_wb_if.PC , \writeback_if.tmask , \issue.gpr_stage.waddr [5:0], \writeback_if.data , \issue.sboard_wb_if.eop  }),
    .enable(1'h1),
    .reset(\commit.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:6755.7-6764.6" *)
  \$paramod$b115ea9863df7f57296f754cfc459eb4f6b709d5\VX_stream_arbiter  \commit.writeback.rsp_arb  (
    .clk(clk),
    .data_in({ \commit.writeback.rsp_data [529:425], 1'h1, \commit.writeback.rsp_data [423:319], 1'h1, \alu_commit_if.wid , \alu_commit_if.PC , \alu_commit_if.tmask , \alu_commit_if.rd , \alu_commit_if.data , 1'h1, \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [112], \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [109:78], \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [111:110], \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [77:72], \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [70:7], 1'h1, \commit.writeback.rsp_data [105:0] }),
    .data_out({ \commit.writeback.wb_wid , \commit.writeback.wb_PC , \commit.writeback.wb_tmask , \commit.writeback.wb_rd , \commit.writeback.wb_data , \commit.writeback.wb_eop  }),
    .ready_in(\commit.writeback.rsp_ready ),
    .ready_out(1'h1),
    .reset(\commit.reset ),
    .valid_in(\commit.writeback.rsp_valid ),
    .valid_out(\commit.writeback.wb_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:5212.19-5216.5" *)
  VX_reset_relay \execute.__alu_reset  (
    .clk(clk),
    .reset(\execute.reset ),
    .reset_o(\execute.alu_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:5228.19-5232.5" *)
  VX_reset_relay \execute.__csr_reset  (
    .clk(clk),
    .reset(\execute.reset ),
    .reset_o(\execute.csr_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:6251.19-6255.5" *)
  VX_reset_relay \execute.__fpu_reset  (
    .clk(clk),
    .reset(\execute.reset ),
    .reset_o(\execute.fpu_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:5236.19-5240.5" *)
  VX_reset_relay \execute.__gpu_reset  (
    .clk(clk),
    .reset(\execute.reset ),
    .reset_o(\execute.gpu_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:5220.19-5224.5" *)
  VX_reset_relay \execute.__lsu_reset  (
    .clk(clk),
    .reset(\execute.reset ),
    .reset_o(\execute.lsu_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:5449.15-5472.6" *)
  VX_muldiv \execute.alu_unit.muldiv  (
    .PC_in(\alu_req_if.PC ),
    .PC_out(\execute.alu_unit.mul_PC ),
    .alu_in1(\alu_req_if.rs1_data ),
    .alu_in2(\alu_req_if.rs2_data ),
    .alu_op(\alu_req_if.op_type [2:0]),
    .clk(clk),
    .data_out(\execute.alu_unit.mul_data ),
    .rd_in(\alu_req_if.rd ),
    .rd_out(\execute.alu_unit.mul_rd ),
    .ready_in(\execute.alu_unit.mul_ready_in ),
    .ready_out(\execute.alu_unit.mul_ready_out ),
    .reset(\execute.alu_reset ),
    .tmask_in(\alu_req_if.tmask ),
    .tmask_out(\execute.alu_unit.mul_tmask ),
    .uuid_in(\alu_req_if.uuid ),
    .uuid_out(\execute.alu_unit.mul_uuid ),
    .valid_in(\execute.alu_unit.mul_valid_in ),
    .valid_out(\execute.alu_unit.mul_valid_out ),
    .wb_in(\alu_req_if.wb ),
    .wb_out(\execute.alu_unit.mul_wb ),
    .wid_in(\alu_req_if.wid ),
    .wid_out(\execute.alu_unit.mul_wid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:5403.7-5409.6" *)
  \$paramod$13c7502d4930f69dff13872c76ab7bad8e0fbf18\VX_pipe_register  \execute.alu_unit.pipe_reg  (
    .clk(clk),
    .data_in({ \execute.alu_unit.alu_valid_in , \alu_req_if.uuid , \alu_req_if.wid , \alu_req_if.tmask , \alu_req_if.PC , \alu_req_if.rd , \alu_req_if.wb , \execute.alu_unit.alu_jal_result , \alu_req_if.op_mod [0], \alu_req_if.op_type , \execute.alu_unit.cmp_result [32], \execute.alu_unit.is_equal , \execute.alu_unit.br_dest  }),
    .data_out({ \execute.alu_unit.alu_valid_out , \execute.alu_unit.alu_uuid , \branch_ctl_if.wid , \execute.alu_unit.alu_tmask , \execute.alu_unit.alu_PC , \execute.alu_unit.alu_rd , \execute.alu_unit.alu_wb , \execute.alu_unit.alu_data , \execute.alu_unit.is_br_op_r , \execute.alu_unit.br_op_r [3], \execute.alu_unit.br_less , \execute.alu_unit.br_neg , \execute.alu_unit.br_op_r [0], \execute.alu_unit.is_less_r , \execute.alu_unit.is_equal_r , \branch_ctl_if.dest  }),
    .enable(\execute.alu_unit.alu_ready_in ),
    .reset(\execute.alu_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:6206.7-6212.6" *)
  \$paramod$6b3ce64a86bbf7f51041d9abc8089ee81c7f14c6\VX_pipe_register  \execute.csr_unit.pipe_reg  (
    .clk(clk),
    .data_in({ \execute.csr_unit.csr_req_valid , \csr_req_if.uuid , \csr_req_if.wid , \csr_req_if.tmask , \csr_req_if.PC , \csr_req_if.rd , \csr_req_if.wb , \execute.csr_unit.csr_we_s0_unqual , \csr_req_if.addr , \execute.csr_unit.csr_read_data_qual , \execute.csr_unit.csr_updated_data  }),
    .data_out({ \csr_commit_if.valid , \csr_commit_if.uuid , \commit.writeback.rsp_data [423], \commit.writeback.rsp_data [390:389], \commit.writeback.rsp_data [422:391], \commit.writeback.rsp_data [388:383], \csr_commit_if.wb , \execute.csr_unit.csr_we_s1 , \execute.csr_unit.csr_addr_s1 , \execute.csr_unit.csr_read_data_s1 , \execute.csr_unit.csr_data.write_data  }),
    .enable(_0294_),
    .reset(\execute.csr_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:6345.7-6362.6" *)
  \$paramod$d0203e9240524101065fe3e2111d94aa88b147b1\VX_fpu_fpnew  \execute.fpu_unit.fpu_fpnew  (
    .clk(clk),
    .dataa(\fpu_req_if.rs1_data ),
    .datab(\fpu_req_if.rs2_data ),
    .datac(\fpu_req_if.rs3_data ),
    .fflags(\execute.fpu_unit.fflags ),
    .frm(\execute.fpu_unit.fpu_frm ),
    .has_fflags(\execute.fpu_unit.has_fflags ),
    .op_type(\fpu_req_if.op_type ),
    .ready_in(\execute.fpu_unit.ready_in ),
    .ready_out(\execute.fpu_unit.ready_out ),
    .reset(\execute.fpu_reset ),
    .result(\execute.fpu_unit.result ),
    .tag_in(\execute.fpu_unit.tag_in ),
    .tag_out(\execute.fpu_unit.tag_out ),
    .valid_in(\execute.fpu_unit.valid_in ),
    .valid_out(\execute.fpu_unit.valid_out )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:6405.7-6411.6" *)
  \$paramod$04267e077f4188306dfce04f89fb091e748a0b8b\VX_pipe_register  \execute.fpu_unit.pipe_reg  (
    .clk(clk),
    .data_in({ \execute.fpu_unit.valid_out , \execute.fpu_unit.rsp_uuid , \execute.fpu_unit.rsp_wid , \execute.fpu_unit.rsp_tmask , \execute.fpu_unit.rsp_PC , \execute.fpu_unit.rsp_rd , \execute.fpu_unit.rsp_wb , \execute.fpu_unit.result , \execute.fpu_unit.has_fflags , \execute.fpu_unit.rsp_fflags  }),
    .data_out(\execute.fpu_unit.sv2v_tmp_pipe_reg_data_out ),
    .enable(_0296_),
    .reset(\execute.fpu_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:6318.7-6329.6" *)
  \$paramod$59f4ec5f96eda47be14d946e63adf0dbb176eb58\VX_index_buffer  \execute.fpu_unit.req_metadata  (
    .acquire_slot(\execute.fpu_unit.fpuq_push ),
    .clk(clk),
    .full(\execute.fpu_unit.fpuq_full ),
    .read_addr(\execute.fpu_unit.tag_out ),
    .read_data({ \execute.fpu_unit.rsp_uuid , \execute.fpu_unit.rsp_wid , \execute.fpu_unit.rsp_tmask , \execute.fpu_unit.rsp_PC , \execute.fpu_unit.rsp_rd , \execute.fpu_unit.rsp_wb  }),
    .release_addr(\execute.fpu_unit.tag_out ),
    .release_slot(\execute.fpu_unit.fpuq_pop ),
    .reset(\execute.fpu_reset ),
    .write_addr(\execute.fpu_unit.tag_in ),
    .write_data({ \fpu_req_if.uuid , \execute.fpu_to_csr_if.read_wid , \fpu_req_if.tmask , \fpu_req_if.PC , \fpu_req_if.rd , \fpu_req_if.wb  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:6603.7-6609.6" *)
  \$paramod$bde779e51cbaac161a8d29c8092e0c88934be3b0\VX_pipe_register  \execute.gpu_unit.pipe_reg  (
    .clk(clk),
    .data_in({ \execute.gpu_unit.rsp_valid , \execute.gpu_unit.rsp_uuid , \execute.gpu_unit.rsp_wid , \execute.gpu_unit.rsp_tmask , \execute.gpu_unit.rsp_PC , 7'h00, \execute.gpu_unit.rsp_data [79:77], \execute.gpu_unit.is_wspawn , \execute.gpu_unit.rsp_data [75:74], \execute.gpu_unit.rs2_data , \execute.gpu_unit.is_split , \execute.gpu_unit.rsp_data [40:38], \execute.gpu_unit.not_taken_tmask , \execute.gpu_unit.rsp_data [35:4], \execute.gpu_unit.is_bar , \execute.gpu_unit.rs1_data [1:0], \execute.gpu_unit.barrier [0], 1'h1 }),
    .data_out({ \gpu_commit_if.valid , \gpu_commit_if.uuid , \commit.writeback.rsp_data [529], \commit.writeback.rsp_data [496:495], \commit.writeback.rsp_data [528:497], \commit.writeback.rsp_data [494:489], \gpu_commit_if.wb , \execute.gpu_unit.rsp_data_r [79:64], \commit.writeback.rsp_data [488:425], \execute.gpu_unit.is_warp_ctl_r  }),
    .enable(_0297_),
    .reset(\execute.gpu_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:5671.7-5683.6" *)
  \$paramod$1cbbcd079c1f6d61d7b4a399d5af3b7e508189f0\VX_index_buffer  \execute.lsu_unit.req_metadata  (
    .acquire_slot(\execute.lsu_unit.mbuf_push ),
    .clk(clk),
    .empty(\execute.lsu_unit.mbuf_empty ),
    .full(\execute.lsu_unit.mbuf_full ),
    .read_addr(dcache_rsp_tag[3:2]),
    .read_data({ \execute.lsu_unit.rsp_uuid , \execute.lsu_unit.rsp_wid , \execute.lsu_unit.rsp_pc , \execute.lsu_unit.rsp_tmask , \execute.lsu_unit.rsp_rd , \execute.lsu_unit.rsp_wb , \execute.lsu_unit.rsp_type , \execute.lsu_unit.rsp_offset , \execute.lsu_unit.rsp_is_dup , \execute.lsu_unit.rsp_is_prefetch  }),
    .release_addr(dcache_rsp_tag[3:2]),
    .release_slot(\execute.lsu_unit.mbuf_pop ),
    .reset(\execute.lsu_reset ),
    .write_addr(\execute.lsu_unit.mbuf_waddr ),
    .write_data({ dcache_req_tag[95:52], \execute.lsu_unit.req_wid , \execute.lsu_unit.req_pc , \execute.lsu_unit.req_tmask , \execute.lsu_unit.req_rd , \execute.lsu_unit.req_wb2 , \execute.lsu_unit.req_type , \execute.lsu_unit.req_addr [33:32], \execute.lsu_unit.req_addr [1:0], \execute.lsu_unit.req_is_dup , \execute.lsu_unit.req_is_prefetch  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:5605.7-5611.6" *)
  \$paramod$ec6a0ec2ee27cd80ad7d46e11b7c93cc56ea27ec\VX_pipe_register  \execute.lsu_unit.req_pipe_reg  (
    .clk(clk),
    .data_in({ \execute.lsu_unit.lsu_valid , \execute.lsu_unit.lsu_is_dup , \lsu_req_if.is_prefetch , \lsu_req_if.uuid , \lsu_req_if.wid , \lsu_req_if.tmask , \lsu_req_if.PC , \execute.lsu_unit.full_addr , \execute.lsu_unit.genblk3[1].is_addr_nc , \execute.lsu_unit.genblk3[1].genblk1.is_addr_sm , \execute.lsu_unit.genblk3[0].is_addr_nc , \execute.lsu_unit.genblk3[0].genblk1.is_addr_sm , \lsu_req_if.op_type , \lsu_req_if.rd , \execute.lsu_unit.lsu_wb , \lsu_req_if.store_data  }),
    .data_out({ \execute.lsu_unit.req_valid , \execute.lsu_unit.req_is_dup , \execute.lsu_unit.req_is_prefetch , dcache_req_tag[95:52], \execute.lsu_unit.req_wid , \execute.lsu_unit.req_tmask , \execute.lsu_unit.req_pc , dcache_req_addr[59:30], \execute.lsu_unit.req_addr [33:32], dcache_req_addr[29:0], \execute.lsu_unit.req_addr [1:0], dcache_req_tag[49:48], dcache_req_tag[1:0], \execute.lsu_unit.req_type , \execute.lsu_unit.req_rd , \execute.lsu_unit.req_wb , \execute.lsu_unit.req_data [63:40], dcache_req_data[39:32], \execute.lsu_unit.req_data [31:8], dcache_req_data[7:0] }),
    .enable(_0289_),
    .reset(\execute.lsu_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:5856.7-5862.6" *)
  \$paramod$650efa4dbd9e0b90f5fab210fc6d8f3bbb1bf28d\VX_pipe_register  \execute.lsu_unit.rsp_pipe_reg  (
    .clk(clk),
    .data_in({ dcache_rsp_valid, \execute.lsu_unit.rsp_uuid , \execute.lsu_unit.rsp_wid , \execute.lsu_unit.rsp_tmask_qual , \execute.lsu_unit.rsp_pc , \execute.lsu_unit.rsp_rd , \execute.lsu_unit.rsp_wb , \execute.lsu_unit.rsp_data , \execute.lsu_unit.mbuf_pop  }),
    .data_out({ \ld_commit_if.valid , \ld_commit_if.uuid , \commit.writeback.rsp_data [105], \commit.writeback.rsp_data [72:71], \commit.writeback.rsp_data [104:73], \commit.writeback.rsp_data [70:65], \ld_commit_if.wb , \commit.writeback.rsp_data [64:0] }),
    .enable(_0292_),
    .reset(\execute.lsu_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:3469.7-3475.6" *)
  \$paramod$2509b0c2e62307da210f4a7f4a17dc7de104d463\VX_pipe_register  \fetch.icache_stage.pipe_reg  (
    .clk(clk),
    .data_in({ icache_rsp_valid, icache_rsp_tag[0], \fetch.icache_stage.rsp_tmask , \fetch.icache_stage.rsp_PC , icache_rsp_data, \fetch.icache_stage.rsp_uuid  }),
    .data_out({ \decode_if.valid , \decode_if.wid , \decode_if.tmask , \decode_if.PC , \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:15], \decode.func3 , \decode.b_imm [4:1], \decode.b_imm [11], \decode.instr [6:0], \decode_if.uuid  }),
    .enable(_0281_),
    .reset(\fetch.icache_stage.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:3444.7-3451.6" *)
  \$paramod$721ee7a247787a100595e6c8082143b3302e3ef0\VX_dp_ram  \fetch.icache_stage.req_metadata  (
    .clk(clk),
    .raddr(icache_rsp_tag[0]),
    .rdata({ \fetch.icache_stage.rsp_PC , \fetch.icache_stage.rsp_tmask , \fetch.icache_stage.rsp_uuid  }),
    .waddr(icache_req_tag[0]),
    .wdata({ icache_req_addr, \fetch.ifetch_req_if.PC [1:0], \fetch.ifetch_req_if.tmask , icache_req_tag[44:1] }),
    .wren(\fetch.icache_stage.icache_req_fire )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:3301.26-3304.6" *)
  \$paramod\VX_popcount\N=s32'00000000000000000000000000000010  \fetch.warp_sched.__active_barrier_count  (
    .cnt_o(\fetch.warp_sched.active_barrier_count ),
    .in_i(\fetch.warp_sched.barrier_mask )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:3348.8-3358.7" *)
  \$paramod$802786d89e67c0dbf6df5d1ae03ab122c3500584\VX_ipdom_stack  \fetch.warp_sched.genblk1[0].ipdom_stack  (
    .clk(clk),
    .d(\fetch.warp_sched.ipdom_data[0] ),
    .index(\fetch.warp_sched.ipdom_index[0] ),
    .pair(\commit.writeback.rsp_data [465]),
    .pop(\fetch.warp_sched.genblk1[0].pop ),
    .push(\fetch.warp_sched.genblk1[0].push ),
    .q1({ 32'h00000000, \fetch.warp_sched.genblk1[0].orig_tmask  }),
    .q2({ \commit.writeback.rsp_data [460:429], \commit.writeback.rsp_data [462:461] }),
    .reset(\fetch.icache_stage.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:3348.8-3358.7" *)
  \$paramod$802786d89e67c0dbf6df5d1ae03ab122c3500584\VX_ipdom_stack  \fetch.warp_sched.genblk1[1].ipdom_stack  (
    .clk(clk),
    .d(\fetch.warp_sched.ipdom_data[1] ),
    .index(\fetch.warp_sched.ipdom_index[1] ),
    .pair(\commit.writeback.rsp_data [465]),
    .pop(\fetch.warp_sched.genblk1[1].pop ),
    .push(\fetch.warp_sched.genblk1[1].push ),
    .q1({ 32'h00000000, \fetch.warp_sched.genblk1[0].orig_tmask  }),
    .q2({ \commit.writeback.rsp_data [460:429], \commit.writeback.rsp_data [462:461] }),
    .reset(\fetch.icache_stage.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:3391.7-3397.6" *)
  \$paramod$5de32354db112f420ab7b6d55b3572a4b0c94673\VX_pipe_register  \fetch.warp_sched.pipe_reg  (
    .clk(clk),
    .data_in({ \fetch.warp_sched.schedule_valid , \fetch.warp_sched.instr_uuid , \fetch.warp_sched.schedule_tmask , \fetch.warp_sched.schedule_pc , \fetch.warp_sched.schedule_wid  }),
    .data_out({ icache_req_valid, icache_req_tag[44:1], \fetch.ifetch_req_if.tmask , icache_req_addr, \fetch.ifetch_req_if.PC [1:0], icache_req_tag[0] }),
    .enable(_0280_),
    .reset(\fetch.icache_stage.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:3367.21-3371.6" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000010  \fetch.warp_sched.wid_select  (
    .cnt_o(\fetch.warp_sched.schedule_wid ),
    .in_i(\fetch.warp_sched.ready_warps ),
    .valid_o(\fetch.warp_sched.schedule_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:4502.19-4506.5" *)
  VX_reset_relay \issue.__dispatch_reset  (
    .clk(clk),
    .reset(\issue.reset ),
    .reset_o(\issue.dispatch.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:4478.19-4482.5" *)
  VX_reset_relay \issue.__ibuf_reset  (
    .clk(clk),
    .reset(\issue.reset ),
    .reset_o(\issue.ibuf_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:4486.19-4490.5" *)
  VX_reset_relay \issue.__scoreboard_reset  (
    .clk(clk),
    .reset(\issue.reset ),
    .reset_o(\issue.scoreboard.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:4987.7-4996.6" *)
  \$paramod$7b27347b1579967b13a6ae5a0d05c3019d3644ea\VX_skid_buffer  \issue.dispatch.alu_buffer  (
    .clk(clk),
    .data_in({ \issue.ibuffer.deq_instr [146:103], \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [102:69], \issue.dispatch.next_PC , \issue.ibuffer.deq_instr [65:59], \issue.ibuffer.deq_instr [55:24], \issue.ibuffer.deq_instr [57:56], \issue.ibuffer.deq_instr [23:18], \issue.ibuffer.deq_instr [58], \issue.dispatch.tid , \issue.gpr_rsp_if.rs1_data , \issue.gpr_rsp_if.rs2_data  }),
    .data_out({ \alu_req_if.uuid , \alu_req_if.wid , \alu_req_if.tmask , \alu_req_if.PC , \alu_req_if.next_PC , \alu_req_if.op_type , \alu_req_if.op_mod , \alu_req_if.imm , \alu_req_if.use_PC , \alu_req_if.use_imm , \alu_req_if.rd , \alu_req_if.wb , \alu_req_if.tid , \alu_req_if.rs1_data , \alu_req_if.rs2_data  }),
    .ready_in(\issue.dispatch.alu_req_ready ),
    .ready_out(\alu_req_if.ready ),
    .reset(\issue.dispatch.reset ),
    .valid_in(\issue.dispatch.alu_req_valid ),
    .valid_out(\alu_req_if.valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:5033.7-5042.6" *)
  \$paramod$8033c59f30988fd5f8bcb2ead99ca564b424920d\VX_skid_buffer  \issue.dispatch.csr_buffer  (
    .clk(clk),
    .data_in({ \issue.ibuffer.deq_instr [146:103], \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [102:69], \issue.ibuffer.deq_instr [63:62], \issue.ibuffer.deq_instr [35:18], \issue.ibuffer.deq_instr [58], \issue.ibuffer.deq_instr [56], \issue.ibuffer.deq_instr [40:36], \issue.dispatch.csr_rs1_data  }),
    .data_out({ \csr_req_if.uuid , \csr_req_if.wid , \csr_req_if.tmask , \csr_req_if.PC , \csr_req_if.op_type , \csr_req_if.addr , \csr_req_if.rd , \csr_req_if.wb , \csr_req_if.use_imm , \csr_req_if.imm , \csr_req_if.rs1_data  }),
    .ready_in(\issue.dispatch.csr_req_ready ),
    .ready_out(\csr_req_if.ready ),
    .reset(\issue.dispatch.reset ),
    .valid_in(\issue.dispatch.csr_req_valid ),
    .valid_out(\csr_req_if.valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:5051.7-5060.6" *)
  \$paramod$b45d69f517d68c31410a4974be16bfca7666951c\VX_skid_buffer  \issue.dispatch.fpu_buffer  (
    .clk(clk),
    .data_in({ \issue.ibuffer.deq_instr [146:103], \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [102:69], \issue.ibuffer.deq_instr [65:59], \issue.ibuffer.deq_instr [23:18], \issue.ibuffer.deq_instr [58], \issue.gpr_rsp_if.rs1_data , \issue.gpr_rsp_if.rs2_data , \issue.gpr_rsp_if.rs3_data  }),
    .data_out({ \fpu_req_if.uuid , \execute.fpu_to_csr_if.read_wid , \fpu_req_if.tmask , \fpu_req_if.PC , \fpu_req_if.op_type , \fpu_req_if.op_mod , \fpu_req_if.rd , \fpu_req_if.wb , \fpu_req_if.rs1_data , \fpu_req_if.rs2_data , \fpu_req_if.rs3_data  }),
    .ready_in(\issue.dispatch.fpu_req_ready ),
    .ready_out(\fpu_req_if.ready ),
    .reset(\issue.dispatch.reset ),
    .valid_in(\issue.dispatch.fpu_req_valid ),
    .valid_out(\fpu_req_if.valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:5069.7-5078.6" *)
  \$paramod$8594567f665bbd5c0064313eb7577def81c5fcf4\VX_skid_buffer  \issue.dispatch.gpu_buffer  (
    .clk(clk),
    .data_in({ \issue.ibuffer.deq_instr [146:103], \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [102:69], \issue.dispatch.next_PC , \issue.ibuffer.deq_instr [65:59], \issue.ibuffer.deq_instr [23:18], \issue.ibuffer.deq_instr [58], \issue.dispatch.tid , \issue.gpr_rsp_if.rs1_data , \issue.gpr_rsp_if.rs2_data , \issue.gpr_rsp_if.rs3_data  }),
    .data_out({ \execute.gpu_unit.rsp_uuid , \execute.gpu_unit.rsp_wid , \execute.gpu_unit.rsp_tmask , \execute.gpu_unit.rsp_PC , \execute.gpu_unit.rsp_data [35:4], \gpu_req_if.op_type , \gpu_req_if.op_mod , \gpu_req_if.rd , \gpu_req_if.wb , \gpu_req_if.tid , \gpu_req_if.rs1_data , \gpu_req_if.rs2_data , \gpu_req_if.rs3_data  }),
    .ready_in(\issue.dispatch.gpu_req_ready ),
    .ready_out(\gpu_req_if.ready ),
    .reset(\issue.dispatch.reset ),
    .valid_in(\issue.dispatch.gpu_req_valid ),
    .valid_out(\execute.gpu_unit.rsp_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:5009.7-5018.6" *)
  \$paramod$6aa23b4235e5c736e8134af177f572babd1acabc\VX_skid_buffer  \issue.dispatch.lsu_buffer  (
    .clk(clk),
    .data_in({ \issue.ibuffer.deq_instr [146:103], \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [102:69], \issue.ibuffer.deq_instr [65:62], \issue.dispatch.lsu_is_fence , \issue.ibuffer.deq_instr [55:18], \issue.ibuffer.deq_instr [58], \issue.gpr_rsp_if.rs1_data , \issue.gpr_rsp_if.rs2_data , \issue.dispatch.lsu_is_prefetch  }),
    .data_out({ \lsu_req_if.uuid , \lsu_req_if.wid , \lsu_req_if.tmask , \lsu_req_if.PC , \lsu_req_if.op_type , \lsu_req_if.is_fence , \lsu_req_if.offset , \lsu_req_if.rd , \lsu_req_if.wb , \lsu_req_if.base_addr , \lsu_req_if.store_data , \lsu_req_if.is_prefetch  }),
    .ready_in(\issue.dispatch.lsu_req_ready ),
    .ready_out(\lsu_req_if.ready ),
    .reset(\issue.dispatch.reset ),
    .valid_in(\issue.dispatch.lsu_req_valid ),
    .valid_out(\lsu_req_if.valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:4973.21-4976.6" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000010  \issue.dispatch.tid_select  (
    .cnt_o(\issue.dispatch.tid ),
    .in_i(\issue.ibuffer.deq_instr [102:101])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:4890.8-4897.7" *)
  \$paramod$db043631ba72f6595de5eb8438e7ba190184ad36\VX_dp_ram  \issue.gpr_stage.genblk2[0].dp_ram1  (
    .clk(clk),
    .raddr({ \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [17:12] }),
    .rdata(\issue.gpr_rsp_if.rs1_data [31:0]),
    .waddr(\issue.gpr_stage.waddr ),
    .wdata(\writeback_if.data [31:0]),
    .wren(\issue.gpr_stage.wren [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:4904.8-4911.7" *)
  \$paramod$db043631ba72f6595de5eb8438e7ba190184ad36\VX_dp_ram  \issue.gpr_stage.genblk2[0].dp_ram2  (
    .clk(clk),
    .raddr({ \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [11:6] }),
    .rdata(\issue.gpr_rsp_if.rs2_data [31:0]),
    .waddr(\issue.gpr_stage.waddr ),
    .wdata(\writeback_if.data [31:0]),
    .wren(\issue.gpr_stage.wren [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:4890.8-4897.7" *)
  \$paramod$db043631ba72f6595de5eb8438e7ba190184ad36\VX_dp_ram  \issue.gpr_stage.genblk2[1].dp_ram1  (
    .clk(clk),
    .raddr({ \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [17:12] }),
    .rdata(\issue.gpr_rsp_if.rs1_data [63:32]),
    .waddr(\issue.gpr_stage.waddr ),
    .wdata(\writeback_if.data [63:32]),
    .wren(\issue.gpr_stage.wren [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:4904.8-4911.7" *)
  \$paramod$db043631ba72f6595de5eb8438e7ba190184ad36\VX_dp_ram  \issue.gpr_stage.genblk2[1].dp_ram2  (
    .clk(clk),
    .raddr({ \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [11:6] }),
    .rdata(\issue.gpr_rsp_if.rs2_data [63:32]),
    .waddr(\issue.gpr_stage.waddr ),
    .wdata(\writeback_if.data [63:32]),
    .wren(\issue.gpr_stage.wren [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:4925.8-4932.7" *)
  \$paramod$db043631ba72f6595de5eb8438e7ba190184ad36\VX_dp_ram  \issue.gpr_stage.genblk3[0].dp_ram3  (
    .clk(clk),
    .raddr({ \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [5:0] }),
    .rdata(\issue.gpr_rsp_if.rs3_data [31:0]),
    .waddr(\issue.gpr_stage.waddr ),
    .wdata(\writeback_if.data [31:0]),
    .wren(\issue.gpr_stage.wren [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:4925.8-4932.7" *)
  \$paramod$db043631ba72f6595de5eb8438e7ba190184ad36\VX_dp_ram  \issue.gpr_stage.genblk3[1].dp_ram3  (
    .clk(clk),
    .raddr({ \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [5:0] }),
    .rdata(\issue.gpr_rsp_if.rs3_data [63:32]),
    .waddr(\issue.gpr_stage.waddr ),
    .wdata(\writeback_if.data [63:32]),
    .wren(\issue.gpr_stage.wren [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:4561.8-4568.7" *)
  \$paramod$8a7c181e5b19e3576d16f622f7395948ec3370b0\VX_elastic_buffer  \issue.ibuffer.genblk1[0].queue  (
    .clk(clk),
    .data_in({ \decode_if.uuid , \decode_if.tmask , \decode_if.PC , \decode.ex_type , \decode.op_type , \decode.op_mod , \decode.wb , \decode.use_PC , \decode.use_imm , \decode.imm , \decode.rd_r , \decode.rs1_r , \decode.rs2_r , \decode.rs3_r  }),
    .data_out(\issue.ibuffer.q_data_prev [146:0]),
    .ready_out(\issue.ibuffer.genblk1[0].reading ),
    .reset(\issue.ibuf_reset ),
    .valid_in(_0255_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:4561.8-4568.7" *)
  \$paramod$8a7c181e5b19e3576d16f622f7395948ec3370b0\VX_elastic_buffer  \issue.ibuffer.genblk1[1].queue  (
    .clk(clk),
    .data_in({ \decode_if.uuid , \decode_if.tmask , \decode_if.PC , \decode.ex_type , \decode.op_type , \decode.op_mod , \decode.wb , \decode.use_PC , \decode.use_imm , \decode.imm , \decode.rd_r , \decode.rs1_r , \decode.rs2_r , \decode.rs3_r  }),
    .data_out(\issue.ibuffer.q_data_prev [293:147]),
    .ready_out(\issue.ibuffer.genblk1[1].reading ),
    .reset(\issue.ibuf_reset ),
    .valid_in(_0256_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:4661.35-4666.6" *)
  \$paramod\VX_rr_arbiter\NUM_REQS=s32'00000000000000000000000000000010  \issue.ibuffer.rr_arbiter  (
    .clk(clk),
    .grant_index(\issue.ibuffer.deq_wid_rr_n ),
    .requests(\issue.ibuffer.valid_table_n ),
    .reset(\issue.ibuf_reset )
  );
  assign _0676_[31:0] = \execute.alu_unit.shr_result [31:0];
  assign _0677_[31:0] = \execute.alu_unit.shr_result [63:32];
  assign _0687_[0] = \execute.gpu_unit.barrier [0];
  assign { \commit.writeback.rsp_data [424], \commit.writeback.rsp_data [318:106] } = { 2'h3, \alu_commit_if.wid , \alu_commit_if.PC , \alu_commit_if.tmask , \alu_commit_if.rd , \alu_commit_if.data , 1'h1, \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [112], \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [109:78], \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [111:110], \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [77:72], \execute.fpu_unit.sv2v_tmp_pipe_reg_data_out [70:7], 1'h1 };
  assign dcache_req_byteen = { \execute.lsu_unit.genblk5[1].mem_req_byteen , \execute.lsu_unit.genblk5[0].mem_req_byteen  };
  assign dcache_req_rw[0] = dcache_req_rw[1];
  assign { dcache_req_tag[51:50], dcache_req_tag[47:2] } = { \execute.lsu_unit.req_tag , dcache_req_tag[95:52], \execute.lsu_unit.req_tag  };
  assign \decode.b_imm [0] = 1'h0;
  assign { \decode.instr [31:25], \decode.instr [14:7] } = { \decode.b_imm [12], \decode.b_imm [10:5], \decode.func3 , \decode.b_imm [4:1], \decode.b_imm [11] };
  assign \execute.alu_unit.br_op_r [2:1] = { \execute.alu_unit.br_less , \execute.alu_unit.br_neg  };
  assign \execute.alu_unit.genblk2[0].sub_in1 [31:0] = \alu_req_if.rs1_data [31:0];
  assign \execute.alu_unit.genblk2[0].sub_in2 [31:0] = \execute.alu_unit.alu_in2_less [31:0];
  assign \execute.alu_unit.genblk2[1].sub_in1 [31:0] = \alu_req_if.rs1_data [63:32];
  assign \execute.alu_unit.genblk2[1].sub_in2 [31:0] = \execute.alu_unit.alu_in2_less [63:32];
  assign \execute.gpu_unit.barrier [3:1] = { \execute.gpu_unit.is_bar , \execute.gpu_unit.rs1_data [1:0] };
  assign { \execute.gpu_unit.rsp_data [76], \execute.gpu_unit.rsp_data [73:41], \execute.gpu_unit.rsp_data [37:36], \execute.gpu_unit.rsp_data [3:0] } = { \execute.gpu_unit.is_wspawn , \execute.gpu_unit.rs2_data , \execute.gpu_unit.is_split , \execute.gpu_unit.not_taken_tmask , \execute.gpu_unit.is_bar , \execute.gpu_unit.rs1_data [1:0], \execute.gpu_unit.barrier [0] };
  assign \execute.gpu_unit.rsp_data_r [63:0] = \commit.writeback.rsp_data [488:425];
  assign { \execute.lsu_unit.req_addr [63:34], \execute.lsu_unit.req_addr [31:2] } = dcache_req_addr;
  assign { \execute.lsu_unit.req_data [39:32], \execute.lsu_unit.req_data [7:0] } = { dcache_req_data[39:32], dcache_req_data[7:0] };
  assign \fetch.ifetch_req_if.PC [31:2] = icache_req_addr;
  assign _0075_[0] = 1'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_popcount" *)
(* src = "Vortex_axi_fpu.v:9926.1-9996.10" *)
module \$paramod\VX_popcount\N=s32'00000000000000000000000000000010 (in_i, cnt_o);
  (* src = "Vortex_axi_fpu.v:9939.24-9939.29" *)
  output [1:0] cnt_o;
  wire [1:0] cnt_o;
  (* src = "Vortex_axi_fpu.v:9937.23-9937.27" *)
  input [1:0] in_i;
  wire [1:0] in_i;
  assign cnt_o = { 1'h0, in_i[0] } + (* src = "Vortex_axi_fpu.v:9967.29-9967.64" *) { 1'h0, in_i[1] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_popcount" *)
(* src = "Vortex_axi_fpu.v:9926.1-9996.10" *)
module \$paramod\VX_popcount\N=s32'00000000000000000000000000001100 (in_i, cnt_o);
  (* src = "Vortex_axi_fpu.v:9939.24-9939.29" *)
  output [3:0] cnt_o;
  wire [3:0] cnt_o;
  (* src = "Vortex_axi_fpu.v:9952.19-9952.22" *)
  wire [3:0] \genblk1.genblk1.tmp[16] ;
  (* src = "Vortex_axi_fpu.v:9952.19-9952.22" *)
  wire [3:0] \genblk1.genblk1.tmp[17] ;
  (* src = "Vortex_axi_fpu.v:9952.19-9952.22" *)
  wire [3:0] \genblk1.genblk1.tmp[18] ;
  (* src = "Vortex_axi_fpu.v:9952.19-9952.22" *)
  wire [3:0] \genblk1.genblk1.tmp[19] ;
  (* src = "Vortex_axi_fpu.v:9952.19-9952.22" *)
  wire [3:0] \genblk1.genblk1.tmp[20] ;
  (* src = "Vortex_axi_fpu.v:9952.19-9952.22" *)
  wire [3:0] \genblk1.genblk1.tmp[21] ;
  (* src = "Vortex_axi_fpu.v:9952.19-9952.22" *)
  wire [3:0] \genblk1.genblk1.tmp[32] ;
  (* src = "Vortex_axi_fpu.v:9952.19-9952.22" *)
  wire [3:0] \genblk1.genblk1.tmp[33] ;
  (* src = "Vortex_axi_fpu.v:9952.19-9952.22" *)
  wire [3:0] \genblk1.genblk1.tmp[34] ;
  (* src = "Vortex_axi_fpu.v:9952.19-9952.22" *)
  wire [3:0] \genblk1.genblk1.tmp[48] ;
  (* src = "Vortex_axi_fpu.v:9937.23-9937.27" *)
  input [11:0] in_i;
  wire [11:0] in_i;
  assign \genblk1.genblk1.tmp[16]  = { 3'h0, in_i[0] } + (* src = "Vortex_axi_fpu.v:9967.29-9967.64" *) { 3'h0, in_i[1] };
  assign \genblk1.genblk1.tmp[17]  = { 3'h0, in_i[2] } + (* src = "Vortex_axi_fpu.v:9967.29-9967.64" *) { 3'h0, in_i[3] };
  assign \genblk1.genblk1.tmp[18]  = { 3'h0, in_i[4] } + (* src = "Vortex_axi_fpu.v:9967.29-9967.64" *) { 3'h0, in_i[5] };
  assign \genblk1.genblk1.tmp[19]  = { 3'h0, in_i[6] } + (* src = "Vortex_axi_fpu.v:9967.29-9967.64" *) { 3'h0, in_i[7] };
  assign \genblk1.genblk1.tmp[20]  = { 3'h0, in_i[8] } + (* src = "Vortex_axi_fpu.v:9967.29-9967.64" *) { 3'h0, in_i[9] };
  assign \genblk1.genblk1.tmp[21]  = { 3'h0, in_i[10] } + (* src = "Vortex_axi_fpu.v:9967.29-9967.64" *) { 3'h0, in_i[11] };
  assign \genblk1.genblk1.tmp[32]  = \genblk1.genblk1.tmp[16]  + (* src = "Vortex_axi_fpu.v:9967.29-9967.64" *) \genblk1.genblk1.tmp[17] ;
  assign \genblk1.genblk1.tmp[33]  = \genblk1.genblk1.tmp[18]  + (* src = "Vortex_axi_fpu.v:9967.29-9967.64" *) \genblk1.genblk1.tmp[19] ;
  assign \genblk1.genblk1.tmp[34]  = \genblk1.genblk1.tmp[20]  + (* src = "Vortex_axi_fpu.v:9967.29-9967.64" *) \genblk1.genblk1.tmp[21] ;
  assign \genblk1.genblk1.tmp[48]  = \genblk1.genblk1.tmp[32]  + (* src = "Vortex_axi_fpu.v:9967.29-9967.64" *) \genblk1.genblk1.tmp[33] ;
  assign cnt_o = \genblk1.genblk1.tmp[48]  + (* src = "Vortex_axi_fpu.v:9967.29-9967.64" *) \genblk1.genblk1.tmp[34] ;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_priority_encoder" *)
(* src = "Vortex_axi_fpu.v:7233.1-7378.10" *)
module \$paramod\VX_priority_encoder\N=s32'00000000000000000000000000000010 (data_in, onehot, index, valid_out);
  (* src = "Vortex_axi_fpu.v:7248.23-7248.30" *)
  input [1:0] data_in;
  wire [1:0] data_in;
  (* src = "Vortex_axi_fpu.v:7252.25-7252.30" *)
  output index;
  wire index;
  (* src = "Vortex_axi_fpu.v:7250.24-7250.30" *)
  output [1:0] onehot;
  wire [1:0] onehot;
  (* src = "Vortex_axi_fpu.v:7254.14-7254.23" *)
  output valid_out;
  wire valid_out;
  assign index = ~ (* src = "Vortex_axi_fpu.v:7289.19-7289.31" *) data_in[0];
  assign valid_out = | (* src = "Vortex_axi_fpu.v:7291.23-7291.32" *) data_in;
  assign onehot = { index, data_in[0] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_rr_arbiter" *)
(* src = "Vortex_axi_fpu.v:6909.1-7232.10" *)
module \$paramod\VX_rr_arbiter\NUM_REQS=s32'00000000000000000000000000000010 (clk, reset, enable, requests, grant_index, grant_onehot, grant_valid);
  wire [1:0] _0_;
  wire _1_;
  (* src = "Vortex_axi_fpu.v:6927.13-6927.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:6931.13-6931.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_fpu.v:6960.29-6960.34" *)
  reg \genblk1.genblk1.state ;
  (* src = "Vortex_axi_fpu.v:6935.35-6935.46" *)
  output grant_index;
  wire grant_index;
  (* src = "Vortex_axi_fpu.v:6937.31-6937.43" *)
  output [1:0] grant_onehot;
  wire [1:0] grant_onehot;
  (* src = "Vortex_axi_fpu.v:6939.14-6939.25" *)
  output grant_valid;
  wire grant_valid;
  (* src = "Vortex_axi_fpu.v:6933.30-6933.38" *)
  input [1:0] requests;
  wire [1:0] requests;
  (* src = "Vortex_axi_fpu.v:6929.13-6929.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:6979.4-6986.29" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.state  <= 1'h0;
    else \genblk1.genblk1.state  <= grant_index;
  assign grant_index = _1_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6964.5-6977.12" *) 1'h0 : 1'h1;
  assign _1_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6964.5-6977.12" *) _0_;
  assign grant_onehot = _1_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6964.5-6977.12" *) 2'h1 : 2'h2;
  assign _0_[0] = { \genblk1.genblk1.state , requests } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6964.5-6977.12" *) 3'h1;
  assign _0_[1] = { \genblk1.genblk1.state , requests[0] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:6964.5-6977.12" *) 2'h3;
  assign grant_valid = | (* src = "Vortex_axi_fpu.v:6992.25-6992.34" *) requests;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000000001001110\PASSTHRU=1'1 (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [77:0] data_in;
  wire [77:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [77:0] data_out;
  wire [77:0] data_out;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  wire valid_out;
  assign data_out = data_in;
  assign ready_in = ready_out;
  assign valid_out = valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000000001110000\PASSTHRU=1'1 (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [111:0] data_in;
  wire [111:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [111:0] data_out;
  wire [111:0] data_out;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  wire valid_out;
  assign data_out = data_in;
  assign ready_in = ready_out;
  assign valid_out = valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000000001110001\PASSTHRU=1'0 (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "Vortex_axi_fpu.v:11660.31-11660.41" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:11660.19-11660.42" *)
  wire _11_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [112:0] data_in;
  wire [112:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [112:0] data_out;
  wire [112:0] data_out;
  (* src = "Vortex_axi_fpu.v:11628.10-11628.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11626.10-11626.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11624.9-11624.17" *)
  reg \genblk1.genblk1.genblk1.rd_ptr_r ;
  (* src = "Vortex_axi_fpu.v:11620.23-11620.32" *)
  reg [112:0] \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_fpu.v:11620.23-11620.32" *)
  reg [112:0] \genblk1.genblk1.genblk1.shift_reg[1] ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  reg ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11663.5-11670.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[0]  <= data_in;
  (* src = "Vortex_axi_fpu.v:11663.5-11670.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[1]  <= \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (_02_) valid_out <= _09_;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) ready_in <= 1'h1;
    else if (_02_) ready_in <= _06_;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_r  <= 1'h1;
    else \genblk1.genblk1.genblk1.rd_ptr_r  <= _11_;
  assign _00_ = | { \genblk1.genblk1.genblk1.pop , \genblk1.genblk1.genblk1.push  };
  assign _01_ = { \genblk1.genblk1.genblk1.pop , \genblk1.genblk1.genblk1.push  } != 2'h3;
  assign _02_ = & { _01_, _00_ };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11626.17-11626.37" *) ready_in;
  assign \genblk1.genblk1.genblk1.pop  = valid_out && (* src = "Vortex_axi_fpu.v:11628.16-11628.40" *) ready_out;
  function [112:0] _22_;
    input [112:0] a;
    input [225:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _22_ = b[112:0];
      2'b1?:
        _22_ = b[225:113];
      default:
        _22_ = a;
    endcase
  endfunction
  assign data_out = _22_(113'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, { \genblk1.genblk1.genblk1.shift_reg[0] , \genblk1.genblk1.genblk1.shift_reg[1]  }, { _03_, \genblk1.genblk1.genblk1.rd_ptr_r  });
  assign _03_ = ~ (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _04_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11653.16-11653.19|Vortex_axi_fpu.v:11653.12-11658.10" *) 1'h1 : 1'hx;
  assign _05_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11645.13-11645.17|Vortex_axi_fpu.v:11645.9-11650.12" *) 1'hx : \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _06_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11642.11-11642.15|Vortex_axi_fpu.v:11642.7-11658.10" *) _05_ : _04_;
  assign _07_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11653.16-11653.19|Vortex_axi_fpu.v:11653.12-11658.10" *) \genblk1.genblk1.genblk1.rd_ptr_r  : 1'hx;
  assign _08_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11645.13-11645.17|Vortex_axi_fpu.v:11645.9-11650.12" *) 1'hx : 1'h1;
  assign _09_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11642.11-11642.15|Vortex_axi_fpu.v:11642.7-11658.10" *) _08_ : _07_;
  assign _10_ = \genblk1.genblk1.genblk1.push  ^ (* src = "Vortex_axi_fpu.v:11660.31-11660.41" *) \genblk1.genblk1.genblk1.pop ;
  assign _11_ = \genblk1.genblk1.genblk1.rd_ptr_r  ^ (* src = "Vortex_axi_fpu.v:11660.19-11660.42" *) _10_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000001001011100\PASSTHRU=1'1 (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [603:0] data_in;
  wire [603:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [603:0] data_out;
  wire [603:0] data_out;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  wire valid_out;
  assign data_out = data_in;
  assign ready_in = ready_out;
  assign valid_out = valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_fpu.v:11502.1-11680.10" *)
module \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000001010010000\PASSTHRU=1'0 (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "Vortex_axi_fpu.v:11660.31-11660.41" *)
  wire _10_;
  (* src = "Vortex_axi_fpu.v:11660.19-11660.42" *)
  wire _11_;
  (* src = "Vortex_axi_fpu.v:11521.13-11521.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:11529.27-11529.34" *)
  input [655:0] data_in;
  wire [655:0] data_in;
  (* src = "Vortex_axi_fpu.v:11531.28-11531.36" *)
  output [655:0] data_out;
  wire [655:0] data_out;
  (* src = "Vortex_axi_fpu.v:11628.10-11628.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_fpu.v:11626.10-11626.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_fpu.v:11624.9-11624.17" *)
  reg \genblk1.genblk1.genblk1.rd_ptr_r ;
  (* src = "Vortex_axi_fpu.v:11620.23-11620.32" *)
  reg [655:0] \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_fpu.v:11620.23-11620.32" *)
  reg [655:0] \genblk1.genblk1.genblk1.shift_reg[1] ;
  (* src = "Vortex_axi_fpu.v:11527.14-11527.22" *)
  output ready_in;
  reg ready_in;
  (* src = "Vortex_axi_fpu.v:11533.13-11533.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:11523.13-11523.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:11525.13-11525.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:11535.14-11535.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_fpu.v:11663.5-11670.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[0]  <= data_in;
  (* src = "Vortex_axi_fpu.v:11663.5-11670.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[1]  <= \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (_02_) valid_out <= _09_;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) ready_in <= 1'h1;
    else if (_02_) ready_in <= _06_;
  (* src = "Vortex_axi_fpu.v:11630.5-11661.9" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_r  <= 1'h1;
    else \genblk1.genblk1.genblk1.rd_ptr_r  <= _11_;
  assign _00_ = | { \genblk1.genblk1.genblk1.pop , \genblk1.genblk1.genblk1.push  };
  assign _01_ = { \genblk1.genblk1.genblk1.pop , \genblk1.genblk1.genblk1.push  } != 2'h3;
  assign _02_ = & { _00_, _01_ };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_fpu.v:11626.17-11626.37" *) ready_in;
  assign \genblk1.genblk1.genblk1.pop  = valid_out && (* src = "Vortex_axi_fpu.v:11628.16-11628.40" *) ready_out;
  function [655:0] _22_;
    input [655:0] a;
    input [1311:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _22_ = b[655:0];
      2'b1?:
        _22_ = b[1311:656];
      default:
        _22_ = a;
    endcase
  endfunction
  assign data_out = _22_(656'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, { \genblk1.genblk1.genblk1.shift_reg[0] , \genblk1.genblk1.genblk1.shift_reg[1]  }, { _03_, \genblk1.genblk1.genblk1.rd_ptr_r  });
  assign _03_ = ~ (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0" *) \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _04_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11653.16-11653.19|Vortex_axi_fpu.v:11653.12-11658.10" *) 1'h1 : 1'hx;
  assign _05_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11645.13-11645.17|Vortex_axi_fpu.v:11645.9-11650.12" *) 1'hx : \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _06_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11642.11-11642.15|Vortex_axi_fpu.v:11642.7-11658.10" *) _05_ : _04_;
  assign _07_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11653.16-11653.19|Vortex_axi_fpu.v:11653.12-11658.10" *) \genblk1.genblk1.genblk1.rd_ptr_r  : 1'hx;
  assign _08_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_fpu.v:11645.13-11645.17|Vortex_axi_fpu.v:11645.9-11650.12" *) 1'hx : 1'h1;
  assign _09_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:11642.11-11642.15|Vortex_axi_fpu.v:11642.7-11658.10" *) _08_ : _07_;
  assign _10_ = \genblk1.genblk1.genblk1.push  ^ (* src = "Vortex_axi_fpu.v:11660.31-11660.41" *) \genblk1.genblk1.genblk1.pop ;
  assign _11_ = \genblk1.genblk1.genblk1.rd_ptr_r  ^ (* src = "Vortex_axi_fpu.v:11660.19-11660.42" *) _10_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_rounding" *)
(* src = "Vortex_axi_fpu.v:19776.1-19850.10" *)
module \$paramod\fpnew_rounding\AbsWidth=32'00000000000000000000000000011111 (abs_value_i, sign_i, round_sticky_bits_i, rnd_mode_i, effective_subtraction_i, abs_rounded_o, sign_o, exact_zero_o);
  (* src = "Vortex_axi_fpu.v:19809.2-19843.5" *)
  wire _00_;
  (* src = "Vortex_axi_fpu.v:19847.25-19847.58" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:19847.64-19847.98" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:19849.61-19849.81" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:19849.19-19849.58" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:19835.40-19835.47" *)
  wire _05_;
  wire _06_;
  wire _07_;
  wire [1:0] _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  (* src = "Vortex_axi_fpu.v:19832.17-19832.37" *)
  wire _14_;
  (* src = "Vortex_axi_fpu.v:19832.17-19832.53" *)
  wire _15_;
  (* src = "Vortex_axi_fpu.v:19835.17-19835.54" *)
  wire _16_;
  (* src = "Vortex_axi_fpu.v:19800.31-19800.44" *)
  output [30:0] abs_rounded_o;
  wire [30:0] abs_rounded_o;
  (* src = "Vortex_axi_fpu.v:19789.30-19789.41" *)
  input [30:0] abs_value_i;
  wire [30:0] abs_value_i;
  (* src = "Vortex_axi_fpu.v:19798.13-19798.36" *)
  input effective_subtraction_i;
  wire effective_subtraction_i;
  (* src = "Vortex_axi_fpu.v:19804.14-19804.26" *)
  output exact_zero_o;
  wire exact_zero_o;
  (* src = "Vortex_axi_fpu.v:19796.19-19796.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:19793.19-19793.38" *)
  input [1:0] round_sticky_bits_i;
  wire [1:0] round_sticky_bits_i;
  (* src = "Vortex_axi_fpu.v:19806.6-19806.14" *)
  wire round_up;
  (* src = "Vortex_axi_fpu.v:19791.13-19791.19" *)
  input sign_i;
  wire sign_i;
  (* src = "Vortex_axi_fpu.v:19802.14-19802.20" *)
  output sign_o;
  wire sign_o;
  assign abs_rounded_o = abs_value_i + (* src = "Vortex_axi_fpu.v:19845.25-19845.47" *) round_up;
  assign _01_ = ! (* src = "Vortex_axi_fpu.v:19847.25-19847.58" *) abs_value_i;
  assign exact_zero_o = _01_ && (* src = "Vortex_axi_fpu.v:19847.24-19847.99" *) _02_;
  assign _04_ = exact_zero_o && (* src = "Vortex_axi_fpu.v:19849.19-19849.58" *) effective_subtraction_i;
  assign _05_ = ~ (* src = "Vortex_axi_fpu.v:19835.40-19835.47" *) sign_i;
  function [0:0] _22_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19813.5-19826.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _22_ = b[0:0];
      3'b?1?:
        _22_ = b[1:1];
      3'b1??:
        _22_ = b[2:2];
      default:
        _22_ = a;
    endcase
  endfunction
  assign _00_ = _22_(1'hx, { 1'h0, abs_value_i[0], 1'h1 }, { _09_, _07_, _06_ });
  assign _06_ = round_sticky_bits_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19813.5-19826.12" *) 2'h3;
  assign _07_ = round_sticky_bits_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19813.5-19826.12" *) 2'h2;
  assign _09_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19813.5-19826.12" *) { _08_[1], _02_ };
  assign _02_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19813.5-19826.12" *) round_sticky_bits_i;
  assign _08_[1] = round_sticky_bits_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19813.5-19826.12" *) 2'h1;
  function [0:0] _28_;
    input [0:0] a;
    input [4:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19811.3-19842.10" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _28_ = b[0:0];
      5'b???1?:
        _28_ = b[1:1];
      5'b??1??:
        _28_ = b[2:2];
      5'b?1???:
        _28_ = b[3:3];
      5'b1????:
        _28_ = b[4:4];
      default:
        _28_ = a;
    endcase
  endfunction
  assign round_up = _28_(1'h1, { _00_, 1'h0, _15_, _16_, round_sticky_bits_i[1] }, { _10_, _13_, _03_, _12_, _11_ });
  assign _11_ = rnd_mode_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19811.3-19842.10" *) 3'h4;
  assign _12_ = rnd_mode_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19811.3-19842.10" *) 3'h3;
  assign _03_ = rnd_mode_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19811.3-19842.10" *) 3'h2;
  assign _13_ = rnd_mode_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19811.3-19842.10" *) 3'h1;
  assign _10_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19811.3-19842.10" *) rnd_mode_i;
  assign _14_ = | (* src = "Vortex_axi_fpu.v:19835.17-19835.37" *) round_sticky_bits_i;
  assign _15_ = _14_ ? (* src = "Vortex_axi_fpu.v:19832.17-19832.53" *) sign_i : 1'h0;
  assign _16_ = _14_ ? (* src = "Vortex_axi_fpu.v:19835.17-19835.54" *) _05_ : 1'h0;
  assign sign_o = _04_ ? (* src = "Vortex_axi_fpu.v:19849.19-19849.90" *) _03_ : sign_i;
  assign _08_[0] = _02_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fpnew_rounding" *)
(* src = "Vortex_axi_fpu.v:19776.1-19850.10" *)
module \$paramod\fpnew_rounding\AbsWidth=32'00000000000000000000000000100000 (abs_value_i, sign_i, round_sticky_bits_i, rnd_mode_i, effective_subtraction_i, abs_rounded_o, sign_o, exact_zero_o);
  (* src = "Vortex_axi_fpu.v:19809.2-19843.5" *)
  wire _00_;
  (* src = "Vortex_axi_fpu.v:19847.25-19847.58" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:19847.64-19847.98" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:19849.61-19849.81" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:19849.19-19849.58" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:19835.40-19835.47" *)
  wire _05_;
  wire _06_;
  wire _07_;
  wire [1:0] _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  (* src = "Vortex_axi_fpu.v:19832.17-19832.37" *)
  wire _14_;
  (* src = "Vortex_axi_fpu.v:19832.17-19832.53" *)
  wire _15_;
  (* src = "Vortex_axi_fpu.v:19835.17-19835.54" *)
  wire _16_;
  (* src = "Vortex_axi_fpu.v:19800.31-19800.44" *)
  output [31:0] abs_rounded_o;
  wire [31:0] abs_rounded_o;
  (* src = "Vortex_axi_fpu.v:19789.30-19789.41" *)
  input [31:0] abs_value_i;
  wire [31:0] abs_value_i;
  (* src = "Vortex_axi_fpu.v:19798.13-19798.36" *)
  input effective_subtraction_i;
  wire effective_subtraction_i;
  (* src = "Vortex_axi_fpu.v:19804.14-19804.26" *)
  output exact_zero_o;
  wire exact_zero_o;
  (* src = "Vortex_axi_fpu.v:19796.19-19796.29" *)
  input [2:0] rnd_mode_i;
  wire [2:0] rnd_mode_i;
  (* src = "Vortex_axi_fpu.v:19793.19-19793.38" *)
  input [1:0] round_sticky_bits_i;
  wire [1:0] round_sticky_bits_i;
  (* src = "Vortex_axi_fpu.v:19806.6-19806.14" *)
  wire round_up;
  (* src = "Vortex_axi_fpu.v:19791.13-19791.19" *)
  input sign_i;
  wire sign_i;
  (* src = "Vortex_axi_fpu.v:19802.14-19802.20" *)
  output sign_o;
  wire sign_o;
  assign abs_rounded_o = abs_value_i + (* src = "Vortex_axi_fpu.v:19845.25-19845.47" *) round_up;
  assign _01_ = ! (* src = "Vortex_axi_fpu.v:19847.25-19847.58" *) abs_value_i;
  assign exact_zero_o = _01_ && (* src = "Vortex_axi_fpu.v:19847.24-19847.99" *) _02_;
  assign _04_ = exact_zero_o && (* src = "Vortex_axi_fpu.v:19849.19-19849.58" *) effective_subtraction_i;
  assign _05_ = ~ (* src = "Vortex_axi_fpu.v:19835.40-19835.47" *) sign_i;
  function [0:0] _22_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19813.5-19826.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _22_ = b[0:0];
      3'b?1?:
        _22_ = b[1:1];
      3'b1??:
        _22_ = b[2:2];
      default:
        _22_ = a;
    endcase
  endfunction
  assign _00_ = _22_(1'hx, { 1'h0, abs_value_i[0], 1'h1 }, { _09_, _07_, _06_ });
  assign _06_ = round_sticky_bits_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19813.5-19826.12" *) 2'h3;
  assign _07_ = round_sticky_bits_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19813.5-19826.12" *) 2'h2;
  assign _09_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19813.5-19826.12" *) { _08_[1], _02_ };
  assign _02_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19813.5-19826.12" *) round_sticky_bits_i;
  assign _08_[1] = round_sticky_bits_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19813.5-19826.12" *) 2'h1;
  function [0:0] _28_;
    input [0:0] a;
    input [4:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19811.3-19842.10" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _28_ = b[0:0];
      5'b???1?:
        _28_ = b[1:1];
      5'b??1??:
        _28_ = b[2:2];
      5'b?1???:
        _28_ = b[3:3];
      5'b1????:
        _28_ = b[4:4];
      default:
        _28_ = a;
    endcase
  endfunction
  assign round_up = _28_(1'h1, { _00_, 1'h0, _15_, _16_, round_sticky_bits_i[1] }, { _10_, _13_, _03_, _12_, _11_ });
  assign _11_ = rnd_mode_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19811.3-19842.10" *) 3'h4;
  assign _12_ = rnd_mode_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19811.3-19842.10" *) 3'h3;
  assign _03_ = rnd_mode_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19811.3-19842.10" *) 3'h2;
  assign _13_ = rnd_mode_i == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19811.3-19842.10" *) 3'h1;
  assign _10_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:19811.3-19842.10" *) rnd_mode_i;
  assign _14_ = | (* src = "Vortex_axi_fpu.v:19835.17-19835.37" *) round_sticky_bits_i;
  assign _15_ = _14_ ? (* src = "Vortex_axi_fpu.v:19832.17-19832.53" *) sign_i : 1'h0;
  assign _16_ = _14_ ? (* src = "Vortex_axi_fpu.v:19835.17-19835.54" *) _05_ : 1'h0;
  assign sign_o = _04_ ? (* src = "Vortex_axi_fpu.v:19849.19-19849.90" *) _03_ : sign_i;
  assign _08_[0] = _02_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\iteration_div_sqrt_mvp" *)
(* src = "Vortex_axi_fpu.v:37664.1-37713.10" *)
module \$paramod\iteration_div_sqrt_mvp\WIDTH=s32'00000000000000000000000000111010 (A_DI, B_DI, Div_enable_SI, Div_start_dly_SI, Sqrt_enable_SI, D_DI, D_DO, Sum_DO, Carry_out_DO);
  (* src = "Vortex_axi_fpu.v:37712.35-37712.46" *)
  wire [58:0] _0_;
  (* src = "Vortex_axi_fpu.v:37704.21-37704.38" *)
  wire _1_;
  (* src = "Vortex_axi_fpu.v:37678.27-37678.31" *)
  input [57:0] A_DI;
  wire [57:0] A_DI;
  (* src = "Vortex_axi_fpu.v:37680.27-37680.31" *)
  input [57:0] B_DI;
  wire [57:0] B_DI;
  (* src = "Vortex_axi_fpu.v:37694.14-37694.26" *)
  output Carry_out_DO;
  wire Carry_out_DO;
  (* src = "Vortex_axi_fpu.v:37700.7-37700.12" *)
  wire Cin_D;
  (* src = "Vortex_axi_fpu.v:37688.19-37688.23" *)
  input [1:0] D_DI;
  wire [1:0] D_DI;
  (* src = "Vortex_axi_fpu.v:37690.20-37690.24" *)
  output [1:0] D_DO;
  wire [1:0] D_DO;
  (* src = "Vortex_axi_fpu.v:37696.7-37696.16" *)
  wire D_carry_D;
  (* src = "Vortex_axi_fpu.v:37682.13-37682.26" *)
  input Div_enable_SI;
  wire Div_enable_SI;
  (* src = "Vortex_axi_fpu.v:37684.13-37684.29" *)
  input Div_start_dly_SI;
  wire Div_start_dly_SI;
  (* src = "Vortex_axi_fpu.v:37698.7-37698.17" *)
  wire Sqrt_cin_D;
  (* src = "Vortex_axi_fpu.v:37686.13-37686.27" *)
  input Sqrt_enable_SI;
  wire Sqrt_enable_SI;
  (* src = "Vortex_axi_fpu.v:37692.28-37692.34" *)
  output [57:0] Sum_DO;
  wire [57:0] Sum_DO;
  assign _0_ = A_DI + (* src = "Vortex_axi_fpu.v:37712.35-37712.46" *) B_DI;
  assign { Carry_out_DO, Sum_DO } = _0_ + (* src = "Vortex_axi_fpu.v:37712.34-37712.55" *) Cin_D;
  assign Sqrt_cin_D = Sqrt_enable_SI && (* src = "Vortex_axi_fpu.v:37708.22-37708.49" *) D_carry_D;
  assign D_DO[0] = ~ (* src = "Vortex_axi_fpu.v:37702.19-37702.27" *) D_DI[0];
  assign D_DO[1] = ~ (* src = "Vortex_axi_fpu.v:37704.19-37704.39" *) _1_;
  assign D_carry_D = D_DI[1] | (* src = "Vortex_axi_fpu.v:37706.21-37706.38" *) D_DI[0];
  assign Cin_D = Div_enable_SI ? (* src = "Vortex_axi_fpu.v:37710.18-37710.51" *) 1'h0 : Sqrt_cin_D;
  assign _1_ = D_DI[1] ^ (* src = "Vortex_axi_fpu.v:37704.21-37704.38" *) D_DI[0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\lzc" *)
(* src = "Vortex_axi_fpu.v:44451.1-44558.10" *)
module \$paramod\lzc\WIDTH=32'00000000000000000000000000000100\MODE=1'0 (in_i, cnt_o, empty_o);
  (* src = "Vortex_axi_fpu.v:44471.32-44471.37" *)
  output [1:0] cnt_o;
  wire [1:0] cnt_o;
  (* src = "Vortex_axi_fpu.v:44473.14-44473.21" *)
  output empty_o;
  wire empty_o;
  (* src = "Vortex_axi_fpu.v:44491.48-44491.59" *)
  (* unused_bits = "6 7" *)
  wire [7:0] \gen_lzc.index_nodes ;
  (* src = "Vortex_axi_fpu.v:44489.34-44489.43" *)
  (* unused_bits = "3" *)
  wire [3:0] \gen_lzc.sel_nodes ;
  (* src = "Vortex_axi_fpu.v:44469.27-44469.31" *)
  input [3:0] in_i;
  wire [3:0] in_i;
  assign empty_o = ~ (* src = "Vortex_axi_fpu.v:44555.49-44555.62" *) \gen_lzc.sel_nodes [0];
  assign \gen_lzc.sel_nodes [1] = in_i[0] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[1];
  assign \gen_lzc.sel_nodes [2] = in_i[2] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[3];
  assign \gen_lzc.sel_nodes [0] = \gen_lzc.sel_nodes [1] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [2];
  assign \gen_lzc.index_nodes [3:2] = in_i[0] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 2'h0 : 2'h1;
  assign \gen_lzc.index_nodes [5:4] = in_i[2] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 2'h2 : 2'h3;
  assign cnt_o = \gen_lzc.sel_nodes [1] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [3:2] : \gen_lzc.index_nodes [5:4];
  assign \gen_lzc.index_nodes [1:0] = cnt_o;
endmodule

(* dynports =  1  *)
(* hdlname = "\\lzc" *)
(* src = "Vortex_axi_fpu.v:44451.1-44558.10" *)
module \$paramod\lzc\WIDTH=32'00000000000000000000000000000101\MODE=1'0 (in_i, cnt_o, empty_o);
  (* src = "Vortex_axi_fpu.v:44471.32-44471.37" *)
  output [2:0] cnt_o;
  wire [2:0] cnt_o;
  (* src = "Vortex_axi_fpu.v:44473.14-44473.21" *)
  output empty_o;
  wire empty_o;
  (* src = "Vortex_axi_fpu.v:44491.48-44491.59" *)
  (* unused_bits = "21 22 23" *)
  wire [23:0] \gen_lzc.index_nodes ;
  (* src = "Vortex_axi_fpu.v:44489.34-44489.43" *)
  (* unused_bits = "7" *)
  wire [7:0] \gen_lzc.sel_nodes ;
  (* src = "Vortex_axi_fpu.v:44469.27-44469.31" *)
  input [4:0] in_i;
  wire [4:0] in_i;
  assign empty_o = ~ (* src = "Vortex_axi_fpu.v:44555.49-44555.62" *) \gen_lzc.sel_nodes [0];
  assign \gen_lzc.sel_nodes [3] = in_i[0] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[1];
  assign \gen_lzc.sel_nodes [4] = in_i[2] | (* src = "Vortex_axi_fpu.v:44524.51-44524.86" *) in_i[3];
  assign \gen_lzc.sel_nodes [0] = \gen_lzc.sel_nodes [1] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) in_i[4];
  assign \gen_lzc.sel_nodes [1] = \gen_lzc.sel_nodes [3] | (* src = "Vortex_axi_fpu.v:44546.50-44546.149" *) \gen_lzc.sel_nodes [4];
  assign \gen_lzc.index_nodes [11:9] = in_i[0] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 3'h0 : 3'h1;
  assign \gen_lzc.index_nodes [14:12] = in_i[2] ? (* src = "Vortex_axi_fpu.v:44526.79-44526.194" *) 3'h2 : 3'h3;
  assign cnt_o = \gen_lzc.sel_nodes [1] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [5:3] : \gen_lzc.index_nodes [8:6];
  assign \gen_lzc.index_nodes [5:3] = \gen_lzc.sel_nodes [3] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) \gen_lzc.index_nodes [11:9] : \gen_lzc.index_nodes [14:12];
  assign \gen_lzc.index_nodes [8:6] = in_i[4] ? (* src = "Vortex_axi_fpu.v:44548.78-44548.287" *) 3'h4 : 3'h0;
  assign { \gen_lzc.index_nodes [20:15], \gen_lzc.index_nodes [2:0] } = { 6'h04, cnt_o };
  assign { \gen_lzc.sel_nodes [6:5], \gen_lzc.sel_nodes [2] } = { 1'h0, in_i[4], in_i[4] };
endmodule

(* hdlname = "\\VX_muldiv" *)
(* src = "Vortex_axi_fpu.v:979.1-1206.10" *)
module VX_muldiv(clk, reset, alu_op, uuid_in, wid_in, tmask_in, PC_in, rd_in, wb_in, alu_in1, alu_in2, uuid_out, wid_out, tmask_out, PC_out, rd_out, wb_out, data_out, valid_in, ready_in, valid_out
, ready_out);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _00_;
  (* src = "Vortex_axi_fpu.v:1134.23-1134.37" *)
  wire _01_;
  (* src = "Vortex_axi_fpu.v:1134.43-1134.57" *)
  wire _02_;
  (* src = "Vortex_axi_fpu.v:1136.24-1136.38" *)
  wire _03_;
  (* src = "Vortex_axi_fpu.v:1068.34-1068.44" *)
  wire _04_;
  (* src = "Vortex_axi_fpu.v:1076.46-1076.60" *)
  wire _05_;
  (* src = "Vortex_axi_fpu.v:1070.22-1070.32" *)
  wire _06_;
  (* src = "Vortex_axi_fpu.v:1070.36-1070.50" *)
  wire _07_;
  (* src = "Vortex_axi_fpu.v:1192.21-1192.31" *)
  wire _08_;
  (* src = "Vortex_axi_fpu.v:1016.20-1016.25" *)
  input [31:0] PC_in;
  wire [31:0] PC_in;
  (* src = "Vortex_axi_fpu.v:1032.21-1032.27" *)
  output [31:0] PC_out;
  wire [31:0] PC_out;
  (* src = "Vortex_axi_fpu.v:1022.20-1022.27" *)
  input [63:0] alu_in1;
  wire [63:0] alu_in1;
  (* src = "Vortex_axi_fpu.v:1024.20-1024.27" *)
  input [63:0] alu_in2;
  wire [63:0] alu_in2;
  (* src = "Vortex_axi_fpu.v:1008.19-1008.25" *)
  input [2:0] alu_op;
  wire [2:0] alu_op;
  (* src = "Vortex_axi_fpu.v:1004.13-1004.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:1038.21-1038.29" *)
  output [63:0] data_out;
  wire [63:0] data_out;
  (* src = "Vortex_axi_fpu.v:1128.14-1128.24" *)
  wire [31:0] div_PC_out;
  (* src = "Vortex_axi_fpu.v:1130.13-1130.23" *)
  wire [5:0] div_rd_out;
  (* src = "Vortex_axi_fpu.v:1142.7-1142.19" *)
  wire div_ready_in;
  (* src = "Vortex_axi_fpu.v:1140.7-1140.20" *)
  wire div_ready_out;
  (* src = "Vortex_axi_fpu.v:1120.14-1120.24" *)
  wire [63:0] div_result;
  (* src = "Vortex_axi_fpu.v:1146.14-1146.28" *)
  wire [63:0] div_result_tmp;
  (* src = "Vortex_axi_fpu.v:1126.13-1126.26" *)
  wire [1:0] div_tmask_out;
  (* src = "Vortex_axi_fpu.v:1122.14-1122.26" *)
  wire [43:0] div_uuid_out;
  (* src = "Vortex_axi_fpu.v:1138.7-1138.19" *)
  wire div_valid_in;
  (* src = "Vortex_axi_fpu.v:1144.7-1144.20" *)
  wire div_valid_out;
  (* src = "Vortex_axi_fpu.v:1132.7-1132.17" *)
  wire div_wb_out;
  (* src = "Vortex_axi_fpu.v:1124.13-1124.24" *)
  wire div_wid_out;
  (* src = "Vortex_axi_fpu.v:1084.16-1084.23" *)
  wire [32:0] \genblk1[0].mul_in1 ;
  (* src = "Vortex_axi_fpu.v:1086.16-1086.23" *)
  wire [32:0] \genblk1[0].mul_in2 ;
  (* src = "Vortex_axi_fpu.v:1088.16-1088.30" *)
  (* unused_bits = "64 65" *)
  wire [65:0] \genblk1[0].mul_result_tmp ;
  (* src = "Vortex_axi_fpu.v:1084.16-1084.23" *)
  wire [32:0] \genblk1[1].mul_in1 ;
  (* src = "Vortex_axi_fpu.v:1086.16-1086.23" *)
  wire [32:0] \genblk1[1].mul_in2 ;
  (* src = "Vortex_axi_fpu.v:1088.16-1088.30" *)
  (* unused_bits = "64 65" *)
  wire [65:0] \genblk1[1].mul_result_tmp ;
  (* src = "Vortex_axi_fpu.v:1072.7-1072.17" *)
  wire is_mulh_in;
  (* src = "Vortex_axi_fpu.v:1078.7-1078.18" *)
  wire is_mulh_out;
  (* src = "Vortex_axi_fpu.v:1134.7-1134.19" *)
  wire is_rem_op_in;
  (* src = "Vortex_axi_fpu.v:1149.7-1149.20" *)
  wire is_rem_op_out;
  (* src = "Vortex_axi_fpu.v:1136.7-1136.20" *)
  wire is_signed_div;
  (* src = "Vortex_axi_fpu.v:1074.7-1074.22" *)
  wire is_signed_mul_a;
  (* src = "Vortex_axi_fpu.v:1076.7-1076.22" *)
  wire is_signed_mul_b;
  (* src = "Vortex_axi_fpu.v:1058.14-1058.24" *)
  wire [31:0] mul_PC_out;
  (* src = "Vortex_axi_fpu.v:1060.13-1060.23" *)
  wire [5:0] mul_rd_out;
  (* src = "Vortex_axi_fpu.v:1070.7-1070.19" *)
  wire mul_ready_in;
  (* src = "Vortex_axi_fpu.v:1050.14-1050.24" *)
  wire [63:0] mul_result;
  (* src = "Vortex_axi_fpu.v:1056.13-1056.26" *)
  wire [1:0] mul_tmask_out;
  (* src = "Vortex_axi_fpu.v:1052.14-1052.26" *)
  wire [43:0] mul_uuid_out;
  (* src = "Vortex_axi_fpu.v:1068.7-1068.19" *)
  wire mul_valid_in;
  (* src = "Vortex_axi_fpu.v:1066.7-1066.20" *)
  wire mul_valid_out;
  (* src = "Vortex_axi_fpu.v:1062.7-1062.17" *)
  wire mul_wb_out;
  (* src = "Vortex_axi_fpu.v:1054.13-1054.24" *)
  wire mul_wid_out;
  (* src = "Vortex_axi_fpu.v:1018.19-1018.24" *)
  input [5:0] rd_in;
  wire [5:0] rd_in;
  (* src = "Vortex_axi_fpu.v:1034.20-1034.26" *)
  output [5:0] rd_out;
  wire [5:0] rd_out;
  (* src = "Vortex_axi_fpu.v:1042.14-1042.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_fpu.v:1046.13-1046.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_fpu.v:1147.14-1147.28" *)
  wire [63:0] rem_result_tmp;
  (* src = "Vortex_axi_fpu.v:1006.13-1006.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:1184.14-1184.20" *)
  wire [31:0] rsp_PC;
  (* src = "Vortex_axi_fpu.v:1190.14-1190.22" *)
  wire [63:0] rsp_data;
  (* src = "Vortex_axi_fpu.v:1186.13-1186.19" *)
  wire [5:0] rsp_rd;
  (* src = "Vortex_axi_fpu.v:1182.13-1182.22" *)
  wire [1:0] rsp_tmask;
  (* src = "Vortex_axi_fpu.v:1178.14-1178.22" *)
  wire [43:0] rsp_uuid;
  (* src = "Vortex_axi_fpu.v:1176.7-1176.16" *)
  wire rsp_valid;
  (* src = "Vortex_axi_fpu.v:1188.7-1188.13" *)
  wire rsp_wb;
  (* src = "Vortex_axi_fpu.v:1180.13-1180.20" *)
  wire rsp_wid;
  (* src = "Vortex_axi_fpu.v:1064.7-1064.16" *)
  wire stall_out;
  (* src = "Vortex_axi_fpu.v:1014.19-1014.27" *)
  input [1:0] tmask_in;
  wire [1:0] tmask_in;
  (* src = "Vortex_axi_fpu.v:1030.20-1030.29" *)
  output [1:0] tmask_out;
  wire [1:0] tmask_out;
  (* src = "Vortex_axi_fpu.v:1010.20-1010.27" *)
  input [43:0] uuid_in;
  wire [43:0] uuid_in;
  (* src = "Vortex_axi_fpu.v:1026.21-1026.29" *)
  output [43:0] uuid_out;
  wire [43:0] uuid_out;
  (* src = "Vortex_axi_fpu.v:1040.13-1040.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_fpu.v:1044.14-1044.23" *)
  output valid_out;
  wire valid_out;
  (* src = "Vortex_axi_fpu.v:1020.13-1020.18" *)
  input wb_in;
  wire wb_in;
  (* src = "Vortex_axi_fpu.v:1036.14-1036.20" *)
  output wb_out;
  wire wb_out;
  (* src = "Vortex_axi_fpu.v:1012.19-1012.25" *)
  input wid_in;
  wire wid_in;
  (* src = "Vortex_axi_fpu.v:1028.20-1028.27" *)
  output wid_out;
  wire wid_out;
  assign \genblk1[0].mul_in1 [32] = is_signed_mul_a & (* src = "Vortex_axi_fpu.v:1084.27-1084.67" *) alu_in1[31];
  assign \genblk1[1].mul_in1 [32] = is_signed_mul_a & (* src = "Vortex_axi_fpu.v:1084.27-1084.67" *) alu_in1[63];
  assign \genblk1[0].mul_in2 [32] = is_signed_mul_b & (* src = "Vortex_axi_fpu.v:1086.27-1086.67" *) alu_in2[31];
  assign \genblk1[1].mul_in2 [32] = is_signed_mul_b & (* src = "Vortex_axi_fpu.v:1086.27-1086.67" *) alu_in2[63];
  assign _02_ = alu_op == (* src = "Vortex_axi_fpu.v:1134.43-1134.57" *) 3'h7;
  assign _03_ = alu_op == (* src = "Vortex_axi_fpu.v:1136.24-1136.38" *) 3'h4;
  assign _01_ = alu_op == (* src = "Vortex_axi_fpu.v:1136.44-1136.58" *) 3'h6;
  assign mul_valid_in = valid_in && (* src = "Vortex_axi_fpu.v:1068.22-1068.44" *) _04_;
  assign is_signed_mul_b = is_signed_mul_a && (* src = "Vortex_axi_fpu.v:1076.25-1076.61" *) _05_;
  assign div_valid_in = valid_in && (* src = "Vortex_axi_fpu.v:1138.22-1138.43" *) alu_op[2];
  assign div_ready_out = _06_ && (* src = "Vortex_axi_fpu.v:1140.23-1140.51" *) _07_;
  assign stall_out = _08_ && (* src = "Vortex_axi_fpu.v:1192.21-1192.44" *) valid_out;
  assign _04_ = ! (* src = "Vortex_axi_fpu.v:1068.34-1068.44" *) alu_op[2];
  assign mul_ready_in = _06_ || (* src = "Vortex_axi_fpu.v:1070.22-1070.50" *) _07_;
  assign is_rem_op_in = _01_ || (* src = "Vortex_axi_fpu.v:1134.22-1134.58" *) _02_;
  assign is_signed_div = _03_ || (* src = "Vortex_axi_fpu.v:1136.23-1136.59" *) _01_;
  assign rsp_valid = mul_valid_out || (* src = "Vortex_axi_fpu.v:1176.19-1176.49" *) div_valid_out;
  assign is_mulh_in = | (* src = "Vortex_axi_fpu.v:1072.20-1072.34" *) alu_op;
  assign is_signed_mul_a = alu_op != (* src = "Vortex_axi_fpu.v:1076.26-1076.40" *) 3'h3;
  assign _05_ = alu_op != (* src = "Vortex_axi_fpu.v:1076.46-1076.60" *) 3'h2;
  assign _07_ = ~ (* src = "Vortex_axi_fpu.v:1140.37-1140.51" *) mul_valid_out;
  assign _08_ = ~ (* src = "Vortex_axi_fpu.v:1192.21-1192.31" *) ready_out;
  assign _06_ = ~ (* src = "Vortex_axi_fpu.v:1200.11-1200.21" *) stall_out;
  assign mul_result[31:0] = is_mulh_out ? (* src = "Vortex_axi_fpu.v:1104.37-1104.95" *) \genblk1[0].mul_result_tmp [63:32] : \genblk1[0].mul_result_tmp [31:0];
  assign mul_result[63:32] = is_mulh_out ? (* src = "Vortex_axi_fpu.v:1104.37-1104.95" *) \genblk1[1].mul_result_tmp [63:32] : \genblk1[1].mul_result_tmp [31:0];
  assign div_result = is_rem_op_out ? (* src = "Vortex_axi_fpu.v:1174.23-1174.70" *) rem_result_tmp : div_result_tmp;
  assign rsp_uuid = mul_valid_out ? (* src = "Vortex_axi_fpu.v:1178.26-1178.69" *) mul_uuid_out : div_uuid_out;
  assign rsp_wid = mul_valid_out ? (* src = "Vortex_axi_fpu.v:1180.24-1180.65" *) mul_wid_out : div_wid_out;
  assign rsp_tmask = mul_valid_out ? (* src = "Vortex_axi_fpu.v:1182.26-1182.71" *) mul_tmask_out : div_tmask_out;
  assign rsp_PC = mul_valid_out ? (* src = "Vortex_axi_fpu.v:1184.24-1184.63" *) mul_PC_out : div_PC_out;
  assign rsp_rd = mul_valid_out ? (* src = "Vortex_axi_fpu.v:1186.23-1186.62" *) mul_rd_out : div_rd_out;
  assign rsp_wb = mul_valid_out ? (* src = "Vortex_axi_fpu.v:1188.17-1188.56" *) mul_wb_out : div_wb_out;
  assign rsp_data = mul_valid_out ? (* src = "Vortex_axi_fpu.v:1190.26-1190.65" *) mul_result : div_result;
  assign ready_in = alu_op[2] ? (* src = "Vortex_axi_fpu.v:1205.21-1205.60" *) div_ready_in : mul_ready_in;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:1158.4-1172.3" *)
  \$paramod$a8f727a441a4eb80649567fd0c535a4272d51e6c\VX_serial_div  divide (
    .clk(clk),
    .denom(alu_in2),
    .numer(alu_in1),
    .quotient(div_result_tmp),
    .ready_in(div_ready_in),
    .ready_out(div_ready_out),
    .remainder(rem_result_tmp),
    .reset(reset),
    .signed_mode(is_signed_div),
    .tag_in({ 20'h00000, uuid_in, wid_in, tmask_in, PC_in, rd_in, wb_in, is_rem_op_in }),
    .tag_out({ _00_, div_uuid_out, div_wid_out, div_tmask_out, div_PC_out, div_rd_out, div_wb_out, is_rem_op_out }),
    .valid_in(div_valid_in),
    .valid_out(div_valid_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:1096.6-1102.5" *)
  \$paramod$ce8073f8aacfa8d143bf74b1ce7f6f77d1fccd16\VX_multiplier  \genblk1[0].multiplier  (
    .clk(clk),
    .dataa({ \genblk1[0].mul_in1 [32], alu_in1[31:0] }),
    .datab({ \genblk1[0].mul_in2 [32], alu_in2[31:0] }),
    .enable(mul_ready_in),
    .result(\genblk1[0].mul_result_tmp )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:1096.6-1102.5" *)
  \$paramod$ce8073f8aacfa8d143bf74b1ce7f6f77d1fccd16\VX_multiplier  \genblk1[1].multiplier  (
    .clk(clk),
    .dataa({ \genblk1[1].mul_in1 [32], alu_in1[63:32] }),
    .datab({ \genblk1[1].mul_in2 [32], alu_in2[63:32] }),
    .enable(mul_ready_in),
    .result(\genblk1[1].mul_result_tmp )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:1112.4-1118.3" *)
  \$paramod$1dee4b4f7b2f78dcef2f61a96e8bab169c05d5a3\VX_shift_register  mul_shift_reg (
    .clk(clk),
    .data_in({ mul_valid_in, uuid_in, wid_in, tmask_in, PC_in, rd_in, wb_in, is_mulh_in }),
    .data_out({ mul_valid_out, mul_uuid_out, mul_wid_out, mul_tmask_out, mul_PC_out, mul_rd_out, mul_wb_out, is_mulh_out }),
    .enable(mul_ready_in),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:1197.4-1203.3" *)
  \$paramod$ff75061401984b42a0e1b0eb7a918d5cac4c9b71\VX_pipe_register  pipe_reg (
    .clk(clk),
    .data_in({ rsp_valid, rsp_uuid, rsp_wid, rsp_tmask, rsp_PC, rsp_rd, rsp_wb, rsp_data }),
    .data_out({ valid_out, uuid_out, wid_out, tmask_out, PC_out, rd_out, wb_out, data_out }),
    .enable(_06_),
    .reset(reset)
  );
  assign \genblk1[0].mul_in1 [31:0] = alu_in1[31:0];
  assign \genblk1[0].mul_in2 [31:0] = alu_in2[31:0];
  assign \genblk1[1].mul_in1 [31:0] = alu_in1[63:32];
  assign \genblk1[1].mul_in2 [31:0] = alu_in2[63:32];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_reset_relay" *)
(* src = "Vortex_axi_fpu.v:8674.1-8728.10" *)
module VX_reset_relay(clk, reset, reset_o);
  (* src = "Vortex_axi_fpu.v:8684.13-8684.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:8686.13-8686.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_fpu.v:8688.24-8688.31" *)
  output reset_o;
  reg reset_o;
  (* src = "Vortex_axi_fpu.v:8717.4-8719.28" *)
  always @(posedge clk)
    reset_o <= reset;
endmodule

(* hdlname = "\\Vortex" *)
(* src = "Vortex_axi_fpu.v:239.1-388.10" *)
module Vortex(clk, reset, mem_req_valid, mem_req_rw, mem_req_byteen, mem_req_addr, mem_req_data, mem_req_tag, mem_req_ready, mem_rsp_valid, mem_rsp_data, mem_rsp_tag, mem_rsp_ready, busy);
  (* src = "Vortex_axi_fpu.v:282.14-282.18" *)
  output busy;
  wire busy;
  (* src = "Vortex_axi_fpu.v:256.13-256.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:312.9-312.22" *)
  wire \genblk1[0].cluster_reset ;
  (* src = "Vortex_axi_fpu.v:344.9-344.22" *)
  wire \genblk2.mem_arb_reset ;
  (* src = "Vortex_axi_fpu.v:266.56-266.68" *)
  output [25:0] mem_req_addr;
  wire [25:0] mem_req_addr;
  (* src = "Vortex_axi_fpu.v:264.41-264.55" *)
  output [63:0] mem_req_byteen;
  wire [63:0] mem_req_byteen;
  (* src = "Vortex_axi_fpu.v:268.47-268.59" *)
  output [511:0] mem_req_data;
  wire [511:0] mem_req_data;
  (* src = "Vortex_axi_fpu.v:272.13-272.26" *)
  input mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_fpu.v:262.14-262.24" *)
  output mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_fpu.v:270.230-270.241" *)
  output [53:0] mem_req_tag;
  wire [53:0] mem_req_tag;
  (* src = "Vortex_axi_fpu.v:260.14-260.27" *)
  output mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_fpu.v:276.46-276.58" *)
  input [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_fpu.v:280.14-280.27" *)
  output mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_fpu.v:278.229-278.240" *)
  input [53:0] mem_rsp_tag;
  wire [53:0] mem_rsp_tag;
  (* src = "Vortex_axi_fpu.v:274.13-274.26" *)
  input mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_fpu.v:290.49-290.73" *)
  wire [25:0] per_cluster_mem_req_addr;
  (* src = "Vortex_axi_fpu.v:288.34-288.60" *)
  wire [63:0] per_cluster_mem_req_byteen;
  (* src = "Vortex_axi_fpu.v:292.40-292.64" *)
  wire [511:0] per_cluster_mem_req_data;
  (* src = "Vortex_axi_fpu.v:296.13-296.38" *)
  wire per_cluster_mem_req_ready;
  (* src = "Vortex_axi_fpu.v:286.13-286.35" *)
  wire per_cluster_mem_req_rw;
  (* src = "Vortex_axi_fpu.v:294.223-294.246" *)
  wire [53:0] per_cluster_mem_req_tag;
  (* src = "Vortex_axi_fpu.v:284.13-284.38" *)
  wire per_cluster_mem_req_valid;
  (* src = "Vortex_axi_fpu.v:300.40-300.64" *)
  wire [511:0] per_cluster_mem_rsp_data;
  (* src = "Vortex_axi_fpu.v:304.13-304.38" *)
  wire per_cluster_mem_rsp_ready;
  (* src = "Vortex_axi_fpu.v:302.223-302.246" *)
  wire [53:0] per_cluster_mem_rsp_tag;
  (* src = "Vortex_axi_fpu.v:298.13-298.38" *)
  wire per_cluster_mem_rsp_valid;
  (* src = "Vortex_axi_fpu.v:258.13-258.18" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:314.19-318.5" *)
  VX_reset_relay \genblk1[0].__cluster_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\genblk1[0].cluster_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:320.33-335.5" *)
  \$paramod\VX_cluster\CLUSTER_ID=s32'00000000000000000000000000000000  \genblk1[0].cluster  (
    .busy(busy),
    .clk(clk),
    .mem_req_addr(per_cluster_mem_req_addr),
    .mem_req_byteen(per_cluster_mem_req_byteen),
    .mem_req_data(per_cluster_mem_req_data),
    .mem_req_ready(per_cluster_mem_req_ready),
    .mem_req_rw(per_cluster_mem_req_rw),
    .mem_req_tag(per_cluster_mem_req_tag),
    .mem_req_valid(per_cluster_mem_req_valid),
    .mem_rsp_data(per_cluster_mem_rsp_data),
    .mem_rsp_ready(per_cluster_mem_rsp_ready),
    .mem_rsp_tag(per_cluster_mem_rsp_tag),
    .mem_rsp_valid(per_cluster_mem_rsp_valid),
    .reset(\genblk1[0].cluster_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:346.19-350.5" *)
  VX_reset_relay \genblk2.__mem_arb_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\genblk2.mem_arb_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:360.6-385.5" *)
  \$paramod$72da384879d6cf1a0c9fb1c766bb2101119b8779\VX_mem_arb  \genblk2.mem_arb  (
    .clk(clk),
    .req_addr_in(per_cluster_mem_req_addr),
    .req_addr_out(mem_req_addr),
    .req_byteen_in(per_cluster_mem_req_byteen),
    .req_byteen_out(mem_req_byteen),
    .req_data_in(per_cluster_mem_req_data),
    .req_data_out(mem_req_data),
    .req_ready_in(per_cluster_mem_req_ready),
    .req_ready_out(mem_req_ready),
    .req_rw_in(per_cluster_mem_req_rw),
    .req_rw_out(mem_req_rw),
    .req_tag_in(per_cluster_mem_req_tag),
    .req_tag_out(mem_req_tag),
    .req_valid_in(per_cluster_mem_req_valid),
    .req_valid_out(mem_req_valid),
    .reset(\genblk2.mem_arb_reset ),
    .rsp_data_in(mem_rsp_data),
    .rsp_data_out(per_cluster_mem_rsp_data),
    .rsp_ready_in(mem_rsp_ready),
    .rsp_ready_out(per_cluster_mem_rsp_ready),
    .rsp_tag_in(mem_rsp_tag),
    .rsp_tag_out(per_cluster_mem_rsp_tag),
    .rsp_valid_in(mem_rsp_valid),
    .rsp_valid_out(per_cluster_mem_rsp_valid)
  );
endmodule

(* hdlname = "\\Vortex_axi" *)
(* dynports =  1  *)
(* top =  1  *)
(* src = "Vortex_axi_fpu.v:6.1-237.10" *)
module Vortex_axi(clk, reset, m_axi_awid, m_axi_awaddr, m_axi_awlen, m_axi_awsize, m_axi_awburst, m_axi_awlock, m_axi_awcache, m_axi_awprot, m_axi_awqos, m_axi_awvalid, m_axi_awready, m_axi_wdata, m_axi_wstrb, m_axi_wlast, m_axi_wvalid, m_axi_wready, m_axi_bid, m_axi_bresp, m_axi_bvalid
, m_axi_bready, m_axi_arid, m_axi_araddr, m_axi_arlen, m_axi_arsize, m_axi_arburst, m_axi_arlock, m_axi_arcache, m_axi_arprot, m_axi_arqos, m_axi_arvalid, m_axi_arready, m_axi_rid, m_axi_rdata, m_axi_rresp, m_axi_rlast, m_axi_rvalid, m_axi_rready, busy);
  (* src = "Vortex_axi_fpu.v:135.14-135.18" *)
  output busy;
  wire busy;
  (* src = "Vortex_axi_fpu.v:57.13-57.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_fpu.v:103.37-103.49" *)
  output [31:0] m_axi_araddr;
  wire [31:0] m_axi_araddr;
  (* src = "Vortex_axi_fpu.v:109.20-109.33" *)
  output [1:0] m_axi_arburst;
  wire [1:0] m_axi_arburst;
  (* src = "Vortex_axi_fpu.v:113.20-113.33" *)
  output [3:0] m_axi_arcache;
  wire [3:0] m_axi_arcache;
  (* src = "Vortex_axi_fpu.v:101.36-101.46" *)
  output [53:0] m_axi_arid;
  wire [53:0] m_axi_arid;
  (* src = "Vortex_axi_fpu.v:105.20-105.31" *)
  output [7:0] m_axi_arlen;
  wire [7:0] m_axi_arlen;
  (* src = "Vortex_axi_fpu.v:111.14-111.26" *)
  output m_axi_arlock;
  wire m_axi_arlock;
  (* src = "Vortex_axi_fpu.v:115.20-115.32" *)
  output [2:0] m_axi_arprot;
  wire [2:0] m_axi_arprot;
  (* src = "Vortex_axi_fpu.v:117.20-117.31" *)
  output [3:0] m_axi_arqos;
  wire [3:0] m_axi_arqos;
  (* src = "Vortex_axi_fpu.v:121.13-121.26" *)
  input m_axi_arready;
  wire m_axi_arready;
  (* src = "Vortex_axi_fpu.v:107.20-107.32" *)
  output [2:0] m_axi_arsize;
  wire [2:0] m_axi_arsize;
  (* src = "Vortex_axi_fpu.v:119.14-119.27" *)
  output m_axi_arvalid;
  wire m_axi_arvalid;
  (* src = "Vortex_axi_fpu.v:63.37-63.49" *)
  output [31:0] m_axi_awaddr;
  wire [31:0] m_axi_awaddr;
  (* src = "Vortex_axi_fpu.v:69.20-69.33" *)
  output [1:0] m_axi_awburst;
  wire [1:0] m_axi_awburst;
  (* src = "Vortex_axi_fpu.v:73.20-73.33" *)
  output [3:0] m_axi_awcache;
  wire [3:0] m_axi_awcache;
  (* src = "Vortex_axi_fpu.v:61.36-61.46" *)
  output [53:0] m_axi_awid;
  wire [53:0] m_axi_awid;
  (* src = "Vortex_axi_fpu.v:65.20-65.31" *)
  output [7:0] m_axi_awlen;
  wire [7:0] m_axi_awlen;
  (* src = "Vortex_axi_fpu.v:71.14-71.26" *)
  output m_axi_awlock;
  wire m_axi_awlock;
  (* src = "Vortex_axi_fpu.v:75.20-75.32" *)
  output [2:0] m_axi_awprot;
  wire [2:0] m_axi_awprot;
  (* src = "Vortex_axi_fpu.v:77.20-77.31" *)
  output [3:0] m_axi_awqos;
  wire [3:0] m_axi_awqos;
  (* src = "Vortex_axi_fpu.v:81.13-81.26" *)
  input m_axi_awready;
  wire m_axi_awready;
  (* src = "Vortex_axi_fpu.v:67.20-67.32" *)
  output [2:0] m_axi_awsize;
  wire [2:0] m_axi_awsize;
  (* src = "Vortex_axi_fpu.v:79.14-79.27" *)
  output m_axi_awvalid;
  wire m_axi_awvalid;
  (* src = "Vortex_axi_fpu.v:93.35-93.44" *)
  input [53:0] m_axi_bid;
  wire [53:0] m_axi_bid;
  (* src = "Vortex_axi_fpu.v:99.14-99.26" *)
  output m_axi_bready;
  wire m_axi_bready;
  (* src = "Vortex_axi_fpu.v:95.19-95.30" *)
  input [1:0] m_axi_bresp;
  wire [1:0] m_axi_bresp;
  (* src = "Vortex_axi_fpu.v:97.13-97.25" *)
  input m_axi_bvalid;
  wire m_axi_bvalid;
  (* src = "Vortex_axi_fpu.v:125.36-125.47" *)
  input [511:0] m_axi_rdata;
  wire [511:0] m_axi_rdata;
  (* src = "Vortex_axi_fpu.v:123.35-123.44" *)
  input [53:0] m_axi_rid;
  wire [53:0] m_axi_rid;
  (* src = "Vortex_axi_fpu.v:129.13-129.24" *)
  input m_axi_rlast;
  wire m_axi_rlast;
  (* src = "Vortex_axi_fpu.v:133.14-133.26" *)
  output m_axi_rready;
  wire m_axi_rready;
  (* src = "Vortex_axi_fpu.v:127.19-127.30" *)
  input [1:0] m_axi_rresp;
  wire [1:0] m_axi_rresp;
  (* src = "Vortex_axi_fpu.v:131.13-131.25" *)
  input m_axi_rvalid;
  wire m_axi_rvalid;
  (* src = "Vortex_axi_fpu.v:83.37-83.48" *)
  output [511:0] m_axi_wdata;
  wire [511:0] m_axi_wdata;
  (* src = "Vortex_axi_fpu.v:87.14-87.25" *)
  output m_axi_wlast;
  wire m_axi_wlast;
  (* src = "Vortex_axi_fpu.v:91.13-91.25" *)
  input m_axi_wready;
  wire m_axi_wready;
  (* src = "Vortex_axi_fpu.v:85.39-85.50" *)
  output [63:0] m_axi_wstrb;
  wire [63:0] m_axi_wstrb;
  (* src = "Vortex_axi_fpu.v:89.14-89.26" *)
  output m_axi_wvalid;
  wire m_axi_wvalid;
  (* src = "Vortex_axi_fpu.v:143.49-143.61" *)
  wire [25:0] mem_req_addr;
  (* src = "Vortex_axi_fpu.v:141.34-141.48" *)
  wire [63:0] mem_req_byteen;
  (* src = "Vortex_axi_fpu.v:145.40-145.52" *)
  wire [511:0] mem_req_data;
  (* src = "Vortex_axi_fpu.v:149.7-149.20" *)
  wire mem_req_ready;
  (* src = "Vortex_axi_fpu.v:139.7-139.17" *)
  wire mem_req_rw;
  (* src = "Vortex_axi_fpu.v:147.223-147.234" *)
  wire [53:0] mem_req_tag;
  (* src = "Vortex_axi_fpu.v:137.7-137.20" *)
  wire mem_req_valid;
  (* src = "Vortex_axi_fpu.v:153.40-153.52" *)
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_fpu.v:157.7-157.20" *)
  wire mem_rsp_ready;
  (* src = "Vortex_axi_fpu.v:155.223-155.234" *)
  wire [53:0] mem_rsp_tag;
  (* src = "Vortex_axi_fpu.v:151.7-151.20" *)
  wire mem_rsp_valid;
  (* src = "Vortex_axi_fpu.v:59.13-59.18" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:168.4-219.3" *)
  \$paramod$40d2b68d585c16a6db20e2a5fd1af9d7fe51f9d8\VX_axi_adapter  axi_adapter (
    .clk(clk),
    .m_axi_araddr(m_axi_araddr),
    .m_axi_arburst(m_axi_arburst),
    .m_axi_arcache(m_axi_arcache),
    .m_axi_arid(m_axi_arid),
    .m_axi_arlen(m_axi_arlen),
    .m_axi_arlock(m_axi_arlock),
    .m_axi_arprot(m_axi_arprot),
    .m_axi_arqos(m_axi_arqos),
    .m_axi_arready(m_axi_arready),
    .m_axi_arsize(m_axi_arsize),
    .m_axi_arvalid(m_axi_arvalid),
    .m_axi_awaddr(m_axi_awaddr),
    .m_axi_awburst(m_axi_awburst),
    .m_axi_awcache(m_axi_awcache),
    .m_axi_awid(m_axi_awid),
    .m_axi_awlen(m_axi_awlen),
    .m_axi_awlock(m_axi_awlock),
    .m_axi_awprot(m_axi_awprot),
    .m_axi_awqos(m_axi_awqos),
    .m_axi_awready(m_axi_awready),
    .m_axi_awsize(m_axi_awsize),
    .m_axi_awvalid(m_axi_awvalid),
    .m_axi_bid(m_axi_bid),
    .m_axi_bready(m_axi_bready),
    .m_axi_bresp(m_axi_bresp),
    .m_axi_bvalid(m_axi_bvalid),
    .m_axi_rdata(m_axi_rdata),
    .m_axi_rid(m_axi_rid),
    .m_axi_rlast(m_axi_rlast),
    .m_axi_rready(m_axi_rready),
    .m_axi_rresp(m_axi_rresp),
    .m_axi_rvalid(m_axi_rvalid),
    .m_axi_wdata(m_axi_wdata),
    .m_axi_wlast(m_axi_wlast),
    .m_axi_wready(m_axi_wready),
    .m_axi_wstrb(m_axi_wstrb),
    .m_axi_wvalid(m_axi_wvalid),
    .mem_req_addr(mem_req_addr),
    .mem_req_byteen(mem_req_byteen),
    .mem_req_data(mem_req_data),
    .mem_req_ready(mem_req_ready),
    .mem_req_rw(mem_req_rw),
    .mem_req_tag(mem_req_tag),
    .mem_req_valid(mem_req_valid),
    .mem_rsp_data(mem_rsp_data),
    .mem_rsp_ready(mem_rsp_ready),
    .mem_rsp_tag(mem_rsp_tag),
    .mem_rsp_valid(mem_rsp_valid),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:221.9-236.3" *)
  Vortex vortex (
    .busy(busy),
    .clk(clk),
    .mem_req_addr(mem_req_addr),
    .mem_req_byteen(mem_req_byteen),
    .mem_req_data(mem_req_data),
    .mem_req_ready(mem_req_ready),
    .mem_req_rw(mem_req_rw),
    .mem_req_tag(mem_req_tag),
    .mem_req_valid(mem_req_valid),
    .mem_rsp_data(mem_rsp_data),
    .mem_rsp_ready(mem_rsp_ready),
    .mem_rsp_tag(mem_rsp_tag),
    .mem_rsp_valid(mem_rsp_valid),
    .reset(reset)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\control_mvp" *)
(* src = "Vortex_axi_fpu.v:33339.1-37122.10" *)
module control_mvp(Clk_CI, Rst_RBI, Div_start_SI, Sqrt_start_SI, Start_SI, Kill_SI, Special_case_SBI, Special_case_dly_SBI, Precision_ctl_SI, Format_sel_SI, Numerator_DI, Exp_num_DI, Denominator_DI, Exp_den_DI, Div_start_dly_SO, Sqrt_start_dly_SO, Div_enable_SO, Sqrt_enable_SO, Full_precision_SO, FP32_SO, FP64_SO
, FP16_SO, FP16ALT_SO, Ready_SO, Done_SO, Mant_result_prenorm_DO, Exp_result_prenorm_DO);
  (* src = "Vortex_axi_fpu.v:33826.2-33839.24" *)
  wire [5:0] _000_;
  (* src = "Vortex_axi_fpu.v:33760.2-33776.35" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:33746.2-33756.28" *)
  wire _002_;
  (* src = "Vortex_axi_fpu.v:33841.2-33862.20" *)
  wire _003_;
  (* src = "Vortex_axi_fpu.v:33864.2-33885.25" *)
  wire _004_;
  (* src = "Vortex_axi_fpu.v:33794.2-33810.37" *)
  wire _005_;
  (* src = "Vortex_axi_fpu.v:33780.2-33790.29" *)
  wire _006_;
  (* src = "Vortex_axi_fpu.v:33444.2-33457.64" *)
  wire [53:0] _007_;
  (* src = "Vortex_axi_fpu.v:36819.4-36937.12" *)
  wire [56:0] _008_;
  (* src = "Vortex_axi_fpu.v:33444.2-33457.64" *)
  wire [53:0] _009_;
  (* src = "Vortex_axi_fpu.v:36819.4-36937.12" *)
  wire [56:0] _010_;
  (* src = "Vortex_axi_fpu.v:33512.2-33742.10" *)
  wire [5:0] _011_;
  (* src = "Vortex_axi_fpu.v:36819.4-36937.12" *)
  wire [56:0] _012_;
  (* src = "Vortex_axi_fpu.v:33512.2-33742.10" *)
  wire [5:0] _013_;
  (* src = "Vortex_axi_fpu.v:36819.4-36937.12" *)
  wire [56:0] _014_;
  (* src = "Vortex_axi_fpu.v:33512.2-33742.10" *)
  wire [5:0] _015_;
  (* src = "Vortex_axi_fpu.v:33512.2-33742.10" *)
  wire [5:0] _016_;
  (* src = "Vortex_axi_fpu.v:33836.18-33836.32" *)
  (* unused_bits = "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _017_;
  (* src = "Vortex_axi_fpu.v:37110.50-37110.75" *)
  wire [12:0] _018_;
  (* src = "Vortex_axi_fpu.v:37110.49-37110.90" *)
  wire [12:0] _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  (* src = "Vortex_axi_fpu.v:33470.12-33470.32" *)
  wire _025_;
  (* src = "Vortex_axi_fpu.v:33751.12-33751.36" *)
  wire _026_;
  (* src = "Vortex_axi_fpu.v:33785.12-33785.37" *)
  wire _027_;
  (* src = "Vortex_axi_fpu.v:33820.25-33820.64" *)
  wire _028_;
  (* src = "Vortex_axi_fpu.v:36193.598-36193.623" *)
  wire _029_;
  (* src = "Vortex_axi_fpu.v:33448.25-33448.49" *)
  wire [24:0] _030_;
  (* src = "Vortex_axi_fpu.v:33451.24-33451.41" *)
  wire [53:0] _031_;
  (* src = "Vortex_axi_fpu.v:33454.25-33454.49" *)
  wire [11:0] _032_;
  (* src = "Vortex_axi_fpu.v:33457.25-33457.49" *)
  wire [8:0] _033_;
  (* src = "Vortex_axi_fpu.v:33820.56-33820.64" *)
  wire _034_;
  (* src = "Vortex_axi_fpu.v:34187.133-34187.167" *)
  wire _035_;
  (* src = "Vortex_axi_fpu.v:34187.97-34187.131" *)
  wire _036_;
  (* src = "Vortex_axi_fpu.v:34187.61-34187.95" *)
  wire _037_;
  (* src = "Vortex_axi_fpu.v:34187.25-34187.59" *)
  wire _038_;
  (* src = "Vortex_axi_fpu.v:34189.34-34189.48" *)
  wire [28:0] _039_;
  (* src = "Vortex_axi_fpu.v:34191.34-34191.48" *)
  wire [28:0] _040_;
  (* src = "Vortex_axi_fpu.v:34193.34-34193.48" *)
  wire [28:0] _041_;
  (* src = "Vortex_axi_fpu.v:34201.20-34201.28" *)
  wire [57:0] _042_;
  (* src = "Vortex_axi_fpu.v:34203.20-34203.28" *)
  wire [57:0] _043_;
  (* src = "Vortex_axi_fpu.v:34205.20-34205.28" *)
  wire [57:0] _044_;
  (* src = "Vortex_axi_fpu.v:34211.133-34211.167" *)
  wire _045_;
  (* src = "Vortex_axi_fpu.v:34211.97-34211.131" *)
  wire _046_;
  (* src = "Vortex_axi_fpu.v:34211.61-34211.95" *)
  wire _047_;
  (* src = "Vortex_axi_fpu.v:34211.25-34211.59" *)
  wire _048_;
  (* src = "Vortex_axi_fpu.v:34213.34-34213.48" *)
  wire [15:0] _049_;
  (* src = "Vortex_axi_fpu.v:34215.34-34215.48" *)
  wire [15:0] _050_;
  (* src = "Vortex_axi_fpu.v:34217.34-34217.48" *)
  wire [15:0] _051_;
  (* src = "Vortex_axi_fpu.v:34223.133-34223.167" *)
  wire _052_;
  (* src = "Vortex_axi_fpu.v:34223.97-34223.131" *)
  wire _053_;
  (* src = "Vortex_axi_fpu.v:34223.61-34223.95" *)
  wire _054_;
  (* src = "Vortex_axi_fpu.v:34223.25-34223.59" *)
  wire _055_;
  (* src = "Vortex_axi_fpu.v:34225.34-34225.48" *)
  wire [12:0] _056_;
  (* src = "Vortex_axi_fpu.v:34227.34-34227.48" *)
  wire [12:0] _057_;
  (* src = "Vortex_axi_fpu.v:34229.34-34229.48" *)
  wire [12:0] _058_;
  (* src = "Vortex_axi_fpu.v:37106.192-37106.203" *)
  wire [11:0] _059_;
  (* src = "Vortex_axi_fpu.v:37106.149-37106.190" *)
  wire _060_;
  (* src = "Vortex_axi_fpu.v:33820.26-33820.51" *)
  wire _061_;
  (* src = "Vortex_axi_fpu.v:33831.12-33831.35" *)
  wire _062_;
  wire [1:0] _063_;
  wire _064_;
  wire [2:0] _065_;
  wire _066_;
  wire [1:0] _067_;
  wire _068_;
  wire [2:0] _069_;
  wire _070_;
  wire [2:0] _071_;
  wire _072_;
  wire [2:0] _073_;
  wire _074_;
  wire [2:0] _075_;
  wire _076_;
  wire [2:0] _077_;
  wire _078_;
  wire [2:0] _079_;
  wire _080_;
  wire [2:0] _081_;
  wire _082_;
  wire [2:0] _083_;
  wire _084_;
  wire [2:0] _085_;
  wire _086_;
  wire [2:0] _087_;
  wire _088_;
  wire [2:0] _089_;
  wire _090_;
  wire [2:0] _091_;
  wire _092_;
  wire [2:0] _093_;
  wire _094_;
  wire [2:0] _095_;
  wire _096_;
  wire [1:0] _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire [5:0] _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire [2:0] _124_;
  wire _125_;
  (* src = "Vortex_axi_fpu.v:33820.40-33820.51" *)
  wire _126_;
  (* src = "Vortex_axi_fpu.v:35389.18-35389.62" *)
  wire [57:0] _127_;
  (* src = "Vortex_axi_fpu.v:35395.18-35395.62" *)
  wire [57:0] _128_;
  (* src = "Vortex_axi_fpu.v:35403.18-35403.57" *)
  wire [57:0] _129_;
  (* src = "Vortex_axi_fpu.v:35409.18-35409.62" *)
  wire [57:0] _130_;
  (* src = "Vortex_axi_fpu.v:35415.18-35415.62" *)
  wire [57:0] _131_;
  (* src = "Vortex_axi_fpu.v:35423.18-35423.57" *)
  wire [57:0] _132_;
  (* src = "Vortex_axi_fpu.v:35429.18-35429.62" *)
  wire [57:0] _133_;
  (* src = "Vortex_axi_fpu.v:35435.18-35435.62" *)
  wire [57:0] _134_;
  (* src = "Vortex_axi_fpu.v:35443.18-35443.57" *)
  wire [57:0] _135_;
  (* src = "Vortex_axi_fpu.v:35449.18-35449.62" *)
  wire [57:0] _136_;
  (* src = "Vortex_axi_fpu.v:35455.18-35455.62" *)
  wire [57:0] _137_;
  (* src = "Vortex_axi_fpu.v:35463.18-35463.57" *)
  wire [57:0] _138_;
  (* src = "Vortex_axi_fpu.v:35469.18-35469.62" *)
  wire [57:0] _139_;
  (* src = "Vortex_axi_fpu.v:35475.18-35475.62" *)
  wire [57:0] _140_;
  (* src = "Vortex_axi_fpu.v:35483.18-35483.57" *)
  wire [57:0] _141_;
  (* src = "Vortex_axi_fpu.v:35489.18-35489.62" *)
  wire [57:0] _142_;
  (* src = "Vortex_axi_fpu.v:35495.18-35495.62" *)
  wire [57:0] _143_;
  (* src = "Vortex_axi_fpu.v:35503.18-35503.57" *)
  wire [57:0] _144_;
  (* src = "Vortex_axi_fpu.v:35509.18-35509.62" *)
  wire [57:0] _145_;
  (* src = "Vortex_axi_fpu.v:35515.18-35515.62" *)
  wire [57:0] _146_;
  (* src = "Vortex_axi_fpu.v:35523.18-35523.57" *)
  wire [57:0] _147_;
  (* src = "Vortex_axi_fpu.v:35529.18-35529.62" *)
  wire [57:0] _148_;
  (* src = "Vortex_axi_fpu.v:35535.18-35535.62" *)
  wire [57:0] _149_;
  (* src = "Vortex_axi_fpu.v:35543.18-35543.57" *)
  wire [57:0] _150_;
  (* src = "Vortex_axi_fpu.v:35549.18-35549.62" *)
  wire [57:0] _151_;
  (* src = "Vortex_axi_fpu.v:35555.18-35555.62" *)
  wire [57:0] _152_;
  (* src = "Vortex_axi_fpu.v:35563.18-35563.57" *)
  wire [57:0] _153_;
  (* src = "Vortex_axi_fpu.v:35569.18-35569.62" *)
  wire [57:0] _154_;
  (* src = "Vortex_axi_fpu.v:35575.18-35575.62" *)
  wire [57:0] _155_;
  (* src = "Vortex_axi_fpu.v:35583.18-35583.57" *)
  wire [57:0] _156_;
  (* src = "Vortex_axi_fpu.v:35589.18-35589.62" *)
  wire [57:0] _157_;
  (* src = "Vortex_axi_fpu.v:35595.18-35595.62" *)
  wire [57:0] _158_;
  (* src = "Vortex_axi_fpu.v:35603.18-35603.57" *)
  wire [57:0] _159_;
  (* src = "Vortex_axi_fpu.v:35609.18-35609.62" *)
  wire [57:0] _160_;
  (* src = "Vortex_axi_fpu.v:35615.18-35615.62" *)
  wire [57:0] _161_;
  (* src = "Vortex_axi_fpu.v:35623.18-35623.57" *)
  wire [57:0] _162_;
  (* src = "Vortex_axi_fpu.v:35629.18-35629.62" *)
  wire [57:0] _163_;
  (* src = "Vortex_axi_fpu.v:35635.18-35635.62" *)
  wire [57:0] _164_;
  (* src = "Vortex_axi_fpu.v:35643.18-35643.57" *)
  wire [57:0] _165_;
  (* src = "Vortex_axi_fpu.v:35649.18-35649.62" *)
  wire [57:0] _166_;
  (* src = "Vortex_axi_fpu.v:35655.18-35655.62" *)
  wire [57:0] _167_;
  (* src = "Vortex_axi_fpu.v:35663.18-35663.57" *)
  wire [57:0] _168_;
  (* src = "Vortex_axi_fpu.v:35669.18-35669.62" *)
  wire [57:0] _169_;
  (* src = "Vortex_axi_fpu.v:35675.18-35675.62" *)
  wire [57:0] _170_;
  (* src = "Vortex_axi_fpu.v:35683.18-35683.57" *)
  wire [57:0] _171_;
  (* src = "Vortex_axi_fpu.v:35689.18-35689.62" *)
  wire [57:0] _172_;
  (* src = "Vortex_axi_fpu.v:35695.18-35695.62" *)
  wire [57:0] _173_;
  (* src = "Vortex_axi_fpu.v:35703.18-35703.57" *)
  wire [57:0] _174_;
  (* src = "Vortex_axi_fpu.v:35709.18-35709.62" *)
  wire [57:0] _175_;
  (* src = "Vortex_axi_fpu.v:35715.18-35715.62" *)
  wire [57:0] _176_;
  (* src = "Vortex_axi_fpu.v:35723.18-35723.57" *)
  wire [57:0] _177_;
  (* src = "Vortex_axi_fpu.v:35729.18-35729.62" *)
  wire [57:0] _178_;
  (* src = "Vortex_axi_fpu.v:35735.18-35735.62" *)
  wire [57:0] _179_;
  (* src = "Vortex_axi_fpu.v:35743.18-35743.57" *)
  wire [57:0] _180_;
  (* src = "Vortex_axi_fpu.v:35749.18-35749.62" *)
  wire [57:0] _181_;
  (* src = "Vortex_axi_fpu.v:35755.18-35755.62" *)
  wire [57:0] _182_;
  (* src = "Vortex_axi_fpu.v:36193.225-36193.263" *)
  wire _183_;
  (* src = "Vortex_axi_fpu.v:36193.158-36193.196" *)
  wire _184_;
  (* src = "Vortex_axi_fpu.v:36193.85-36193.129" *)
  wire _185_;
  (* src = "Vortex_axi_fpu.v:36193.515-36193.566" *)
  wire _186_;
  (* src = "Vortex_axi_fpu.v:36193.429-36193.480" *)
  wire _187_;
  (* src = "Vortex_axi_fpu.v:36193.340-36193.394" *)
  wire _188_;
  (* src = "Vortex_axi_fpu.v:36195.30-36195.66" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _189_;
  (* src = "Vortex_axi_fpu.v:36330.30-36330.86" *)
  wire [57:0] _190_;
  (* src = "Vortex_axi_fpu.v:36378.21-36378.183" *)
  wire [56:0] _191_;
  (* src = "Vortex_axi_fpu.v:37103.25-37103.313" *)
  (* unused_bits = "13" *)
  wire [13:0] _192_;
  (* src = "Vortex_axi_fpu.v:37106.25-37106.204" *)
  (* unused_bits = "13" *)
  wire [13:0] _193_;
  (* src = "Vortex_axi_fpu.v:37108.25-37108.72" *)
  (* unused_bits = "13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _194_;
  (* src = "Vortex_axi_fpu.v:37063.10-37063.21" *)
  wire [31:0] C_BIAS_AONE;
  (* src = "Vortex_axi_fpu.v:37064.10-37064.21" *)
  wire [31:0] C_HALF_BIAS;
  (* src = "Vortex_axi_fpu.v:33369.13-33369.19" *)
  input Clk_CI;
  wire Clk_CI;
  (* src = "Vortex_axi_fpu.v:33812.12-33812.22" *)
  reg [5:0] Crtl_cnt_S;
  (* src = "Vortex_axi_fpu.v:33396.47-33396.61" *)
  input [52:0] Denominator_DI;
  wire [52:0] Denominator_DI;
  (* src = "Vortex_axi_fpu.v:33435.13-33435.30" *)
  wire [53:0] Denominator_se_DB;
  (* src = "Vortex_axi_fpu.v:36184.14-36184.38" *)
  wire [57:0] Denominator_se_format_DB;
  (* src = "Vortex_axi_fpu.v:33404.13-33404.26" *)
  output Div_enable_SO;
  reg Div_enable_SO;
  (* src = "Vortex_axi_fpu.v:33373.13-33373.25" *)
  input Div_start_SI;
  wire Div_start_SI;
  (* src = "Vortex_axi_fpu.v:33400.14-33400.30" *)
  output Div_start_dly_SO;
  reg Div_start_dly_SO;
  (* src = "Vortex_axi_fpu.v:33420.13-33420.20" *)
  output Done_SO;
  reg Done_SO;
  (* src = "Vortex_axi_fpu.v:37057.14-37057.25" *)
  wire [12:0] Exp_add_a_D;
  (* src = "Vortex_axi_fpu.v:37059.14-37059.25" *)
  wire [12:0] Exp_add_b_D;
  (* src = "Vortex_axi_fpu.v:37061.14-37061.25" *)
  wire [12:0] Exp_add_c_D;
  (* src = "Vortex_axi_fpu.v:33398.46-33398.56" *)
  input [11:0] Exp_den_DI;
  wire [11:0] Exp_den_DI;
  (* src = "Vortex_axi_fpu.v:33394.46-33394.56" *)
  input [11:0] Exp_num_DI;
  wire [11:0] Exp_num_DI;
  (* src = "Vortex_axi_fpu.v:33424.21-33424.42" *)
  output [12:0] Exp_result_prenorm_DO;
  reg [12:0] Exp_result_prenorm_DO;
  (* src = "Vortex_axi_fpu.v:33416.14-33416.24" *)
  output FP16ALT_SO;
  wire FP16ALT_SO;
  (* src = "Vortex_axi_fpu.v:33414.14-33414.21" *)
  output FP16_SO;
  wire FP16_SO;
  (* src = "Vortex_axi_fpu.v:33410.14-33410.21" *)
  output FP32_SO;
  wire FP32_SO;
  (* src = "Vortex_axi_fpu.v:33412.14-33412.21" *)
  output FP64_SO;
  wire FP64_SO;
  (* src = "Vortex_axi_fpu.v:33822.7-33822.20" *)
  wire Final_state_S;
  (* src = "Vortex_axi_fpu.v:36188.14-36188.42" *)
  wire [57:0] First_iteration_cell_div_a_D;
  (* src = "Vortex_axi_fpu.v:36189.14-36189.42" *)
  wire [57:0] First_iteration_cell_div_b_D;
  (* src = "Vortex_axi_fpu.v:33463.12-33463.24" *)
  reg [1:0] Format_sel_S;
  (* src = "Vortex_axi_fpu.v:33388.19-33388.32" *)
  input [1:0] Format_sel_SI;
  wire [1:0] Format_sel_SI;
  (* src = "Vortex_axi_fpu.v:33818.7-33818.19" *)
  wire Fsm_enable_S;
  (* src = "Vortex_axi_fpu.v:33408.14-33408.31" *)
  output Full_precision_SO;
  wire Full_precision_SO;
  (* src = "Vortex_axi_fpu.v:34170.14-34170.38" *)
  wire [57:0] \Iteration_cell_a_BMASK_D[0] ;
  (* src = "Vortex_axi_fpu.v:34170.14-34170.38" *)
  wire [57:0] \Iteration_cell_a_BMASK_D[1] ;
  (* src = "Vortex_axi_fpu.v:34170.14-34170.38" *)
  wire [57:0] \Iteration_cell_a_BMASK_D[2] ;
  (* src = "Vortex_axi_fpu.v:34172.14-34172.38" *)
  wire [57:0] \Iteration_cell_b_BMASK_D[0] ;
  (* src = "Vortex_axi_fpu.v:34172.14-34172.38" *)
  wire [57:0] \Iteration_cell_b_BMASK_D[1] ;
  (* src = "Vortex_axi_fpu.v:34172.14-34172.38" *)
  wire [57:0] \Iteration_cell_b_BMASK_D[2] ;
  (* src = "Vortex_axi_fpu.v:34174.7-34174.29" *)
  wire \Iteration_cell_carry_D[0] ;
  (* src = "Vortex_axi_fpu.v:34174.7-34174.29" *)
  wire \Iteration_cell_carry_D[1] ;
  (* src = "Vortex_axi_fpu.v:34174.7-34174.29" *)
  wire \Iteration_cell_carry_D[2] ;
  (* src = "Vortex_axi_fpu.v:34174.7-34174.29" *)
  wire \Iteration_cell_carry_D[3] ;
  (* src = "Vortex_axi_fpu.v:34178.14-34178.40" *)
  wire [57:0] \Iteration_cell_sum_AMASK_D[0] ;
  (* src = "Vortex_axi_fpu.v:34178.14-34178.40" *)
  wire [57:0] \Iteration_cell_sum_AMASK_D[1] ;
  (* src = "Vortex_axi_fpu.v:34178.14-34178.40" *)
  wire [57:0] \Iteration_cell_sum_AMASK_D[2] ;
  (* src = "Vortex_axi_fpu.v:34178.14-34178.40" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 13 14 16 17 18 19 20 21 22 23 24 25 26 27 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57" *)
  wire [57:0] \Iteration_cell_sum_AMASK_D[3] ;
  (* src = "Vortex_axi_fpu.v:33379.13-33379.20" *)
  input Kill_SI;
  wire Kill_SI;
  (* src = "Vortex_axi_fpu.v:33459.14-33459.30" *)
  wire [53:0] Mant_D_sqrt_Norm;
  (* src = "Vortex_axi_fpu.v:33422.20-33422.42" *)
  output [56:0] Mant_result_prenorm_DO;
  wire [56:0] Mant_result_prenorm_DO;
  (* src = "Vortex_axi_fpu.v:33391.47-33391.59" *)
  input [52:0] Numerator_DI;
  wire [52:0] Numerator_DI;
  (* src = "Vortex_axi_fpu.v:33427.13-33427.33" *)
  reg [57:0] Partial_remainder_DP;
  (* src = "Vortex_axi_fpu.v:33485.12-33485.27" *)
  reg [5:0] Precision_ctl_S;
  (* src = "Vortex_axi_fpu.v:33386.19-33386.35" *)
  input [5:0] Precision_ctl_SI;
  wire [5:0] Precision_ctl_SI;
  (* src = "Vortex_axi_fpu.v:34141.13-34141.20" *)
  wire [57:0] Q_sqrt0;
  (* src = "Vortex_axi_fpu.v:34146.13-34146.20" *)
  wire [57:0] Q_sqrt1;
  (* src = "Vortex_axi_fpu.v:34151.13-34151.20" *)
  wire [57:0] Q_sqrt2;
  (* src = "Vortex_axi_fpu.v:34142.13-34142.25" *)
  wire [57:0] Q_sqrt_com_0;
  (* src = "Vortex_axi_fpu.v:34147.13-34147.25" *)
  wire [57:0] Q_sqrt_com_1;
  (* src = "Vortex_axi_fpu.v:34152.13-34152.25" *)
  wire [57:0] Q_sqrt_com_2;
  (* src = "Vortex_axi_fpu.v:34001.14-34001.25" *)
  reg [56:0] Qcnt_one_57;
  (* src = "Vortex_axi_fpu.v:33418.13-33418.21" *)
  output Ready_SO;
  reg Ready_SO;
  (* src = "Vortex_axi_fpu.v:33371.13-33371.20" *)
  input Rst_RBI;
  wire Rst_RBI;
  (* src = "Vortex_axi_fpu.v:36203.14-36203.40" *)
  wire [57:0] Sec_iteration_cell_div_a_D;
  (* src = "Vortex_axi_fpu.v:36204.14-36204.40" *)
  wire [57:0] Sec_iteration_cell_div_b_D;
  (* src = "Vortex_axi_fpu.v:36191.7-36191.24" *)
  wire Sel_b_for_first_S;
  (* src = "Vortex_axi_fpu.v:36206.7-36206.22" *)
  wire Sel_b_for_sec_S;
  (* src = "Vortex_axi_fpu.v:36226.7-36226.22" *)
  wire Sel_b_for_thi_S;
  (* src = "Vortex_axi_fpu.v:33381.13-33381.29" *)
  input Special_case_SBI;
  wire Special_case_SBI;
  (* src = "Vortex_axi_fpu.v:33383.13-33383.33" *)
  input Special_case_dly_SBI;
  wire Special_case_dly_SBI;
  (* src = "Vortex_axi_fpu.v:34160.12-34160.19" *)
  wire [1:0] \Sqrt_DI[0] ;
  (* src = "Vortex_axi_fpu.v:34160.12-34160.19" *)
  wire [1:0] \Sqrt_DI[1] ;
  (* src = "Vortex_axi_fpu.v:34160.12-34160.19" *)
  wire [1:0] \Sqrt_DI[2] ;
  (* src = "Vortex_axi_fpu.v:34162.13-34162.20" *)
  wire [1:0] \Sqrt_DO[0] ;
  (* src = "Vortex_axi_fpu.v:34162.13-34162.20" *)
  wire [1:0] \Sqrt_DO[1] ;
  (* src = "Vortex_axi_fpu.v:34162.13-34162.20" *)
  wire [1:0] \Sqrt_DO[2] ;
  (* src = "Vortex_axi_fpu.v:34140.13-34140.20" *)
  wire [57:0] Sqrt_Q0;
  (* src = "Vortex_axi_fpu.v:34145.13-34145.20" *)
  wire [57:0] Sqrt_Q1;
  (* src = "Vortex_axi_fpu.v:34150.13-34150.20" *)
  wire [57:0] Sqrt_Q2;
  (* src = "Vortex_axi_fpu.v:34139.14-34139.21" *)
  wire [57:0] Sqrt_R0;
  (* src = "Vortex_axi_fpu.v:33406.13-33406.27" *)
  output Sqrt_enable_SO;
  reg Sqrt_enable_SO;
  (* src = "Vortex_axi_fpu.v:34180.12-34180.28" *)
  (* unused_bits = "0" *)
  wire [3:0] Sqrt_quotinent_S;
  (* src = "Vortex_axi_fpu.v:33375.13-33375.26" *)
  input Sqrt_start_SI;
  wire Sqrt_start_SI;
  (* src = "Vortex_axi_fpu.v:33402.14-33402.31" *)
  output Sqrt_start_dly_SO;
  reg Sqrt_start_dly_SO;
  (* src = "Vortex_axi_fpu.v:33377.13-33377.21" *)
  input Start_SI;
  wire Start_SI;
  (* src = "Vortex_axi_fpu.v:33814.7-33814.18" *)
  wire Start_dly_S;
  (* src = "Vortex_axi_fpu.v:33501.12-33501.23" *)
  wire [5:0] State_ctl_S;
  (* src = "Vortex_axi_fpu.v:36223.14-36223.40" *)
  wire [57:0] Thi_iteration_cell_div_a_D;
  (* src = "Vortex_axi_fpu.v:36224.14-36224.40" *)
  wire [57:0] Thi_iteration_cell_div_b_D;
  assign _017_ = Crtl_cnt_S + (* src = "Vortex_axi_fpu.v:33836.18-33836.32" *) 32'd1;
  assign _018_ = Exp_add_a_D + (* src = "Vortex_axi_fpu.v:37110.50-37110.75" *) Exp_add_b_D;
  assign _019_ = _018_ + (* src = "Vortex_axi_fpu.v:37110.49-37110.90" *) Exp_add_c_D;
  (* src = "Vortex_axi_fpu.v:33760.2-33776.35" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Div_enable_SO <= 1'h0;
    else if (_020_) Div_enable_SO <= _001_;
  (* src = "Vortex_axi_fpu.v:33864.2-33885.25" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Ready_SO <= 1'h1;
    else if (_021_) Ready_SO <= _004_;
  (* src = "Vortex_axi_fpu.v:36344.2-36351.49" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Partial_remainder_DP <= 58'h000000000000000;
    else if (Fsm_enable_S) Partial_remainder_DP <= _190_;
  (* src = "Vortex_axi_fpu.v:36392.2-36399.31" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Qcnt_one_57 <= 57'h000000000000000;
    else if (Fsm_enable_S) Qcnt_one_57 <= _191_;
  (* src = "Vortex_axi_fpu.v:33794.2-33810.37" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Sqrt_enable_SO <= 1'h0;
    else if (_022_) Sqrt_enable_SO <= _005_;
  (* src = "Vortex_axi_fpu.v:37112.2-37119.51" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Exp_result_prenorm_DO <= 13'h0000;
    else if (Start_dly_S) Exp_result_prenorm_DO <= _019_;
  (* src = "Vortex_axi_fpu.v:33465.2-33475.33" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Format_sel_S <= 2'h0;
    else if (_025_) Format_sel_S <= Format_sel_SI;
  (* src = "Vortex_axi_fpu.v:33487.2-33497.39" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Precision_ctl_S <= 6'h00;
    else if (_025_) Precision_ctl_S <= Precision_ctl_SI;
  assign _020_ = | { _026_, Done_SO, Kill_SI };
  assign _021_ = | { _062_, _025_ };
  assign _022_ = | { _027_, Done_SO, Kill_SI };
  assign _023_ = | { FP16ALT_SO, FP32_SO };
  assign _024_ = | { _099_, _100_, _101_, _102_, _103_, _104_, _105_, _106_, _107_, _108_ };
  assign Full_precision_SO = ! (* src = "Vortex_axi_fpu.v:33499.29-33499.53" *) Precision_ctl_S;
  assign Final_state_S = Crtl_cnt_S == (* src = "Vortex_axi_fpu.v:33824.25-33824.50" *) State_ctl_S;
  assign _026_ = Div_start_SI && (* src = "Vortex_axi_fpu.v:33768.12-33768.36" *) Ready_SO;
  assign _027_ = Sqrt_start_SI && (* src = "Vortex_axi_fpu.v:33802.12-33802.37" *) Ready_SO;
  assign _028_ = _061_ && (* src = "Vortex_axi_fpu.v:33820.25-33820.64" *) _034_;
  assign Fsm_enable_S = _028_ && (* src = "Vortex_axi_fpu.v:33820.24-33820.89" *) Special_case_dly_SBI;
  assign _025_ = Start_SI && (* src = "Vortex_axi_fpu.v:33869.12-33869.32" *) Ready_SO;
  assign _029_ = FP64_SO && (* src = "Vortex_axi_fpu.v:36193.598-36193.623" *) Qcnt_one_57[0];
  assign Sec_iteration_cell_div_a_D[3] = FP64_SO && (* src = "Vortex_axi_fpu.v:36213.396-36213.422" *) Sel_b_for_sec_S;
  assign Thi_iteration_cell_div_a_D[3] = FP64_SO && (* src = "Vortex_axi_fpu.v:36233.396-36233.422" *) Sel_b_for_thi_S;
  assign _030_ = ~ (* src = "Vortex_axi_fpu.v:33448.25-33448.49" *) { 1'h0, Denominator_DI[52:29] };
  assign _031_ = ~ (* src = "Vortex_axi_fpu.v:33451.24-33451.41" *) { 1'h0, Denominator_DI };
  assign _032_ = ~ (* src = "Vortex_axi_fpu.v:33454.25-33454.49" *) { 1'h0, Denominator_DI[52:42] };
  assign _033_ = ~ (* src = "Vortex_axi_fpu.v:33457.25-33457.49" *) { 1'h0, Denominator_DI[52:45] };
  assign _034_ = ~ (* src = "Vortex_axi_fpu.v:33820.56-33820.64" *) Kill_SI;
  assign _035_ = ~ (* src = "Vortex_axi_fpu.v:34187.133-34187.167" *) \Iteration_cell_sum_AMASK_D[3] [28];
  assign _036_ = ~ (* src = "Vortex_axi_fpu.v:34187.97-34187.131" *) \Iteration_cell_sum_AMASK_D[2] [28];
  assign _037_ = ~ (* src = "Vortex_axi_fpu.v:34187.61-34187.95" *) \Iteration_cell_sum_AMASK_D[1] [28];
  assign _038_ = ~ (* src = "Vortex_axi_fpu.v:34187.25-34187.59" *) \Iteration_cell_sum_AMASK_D[0] [28];
  assign _039_ = ~ (* src = "Vortex_axi_fpu.v:34189.34-34189.48" *) Q_sqrt0[28:0];
  assign _040_ = ~ (* src = "Vortex_axi_fpu.v:34191.34-34191.48" *) Q_sqrt1[28:0];
  assign _041_ = ~ (* src = "Vortex_axi_fpu.v:34193.34-34193.48" *) Q_sqrt2[28:0];
  assign _042_ = ~ (* src = "Vortex_axi_fpu.v:34201.20-34201.28" *) Q_sqrt0;
  assign _043_ = ~ (* src = "Vortex_axi_fpu.v:34203.20-34203.28" *) Q_sqrt1;
  assign _044_ = ~ (* src = "Vortex_axi_fpu.v:34205.20-34205.28" *) Q_sqrt2;
  assign _045_ = ~ (* src = "Vortex_axi_fpu.v:34211.133-34211.167" *) \Iteration_cell_sum_AMASK_D[3] [15];
  assign _046_ = ~ (* src = "Vortex_axi_fpu.v:34211.97-34211.131" *) \Iteration_cell_sum_AMASK_D[2] [15];
  assign _047_ = ~ (* src = "Vortex_axi_fpu.v:34211.61-34211.95" *) \Iteration_cell_sum_AMASK_D[1] [15];
  assign _048_ = ~ (* src = "Vortex_axi_fpu.v:34211.25-34211.59" *) \Iteration_cell_sum_AMASK_D[0] [15];
  assign _049_ = ~ (* src = "Vortex_axi_fpu.v:34213.34-34213.48" *) Q_sqrt0[15:0];
  assign _050_ = ~ (* src = "Vortex_axi_fpu.v:34215.34-34215.48" *) Q_sqrt1[15:0];
  assign _051_ = ~ (* src = "Vortex_axi_fpu.v:34217.34-34217.48" *) Q_sqrt2[15:0];
  assign _052_ = ~ (* src = "Vortex_axi_fpu.v:34223.133-34223.167" *) \Iteration_cell_sum_AMASK_D[3] [12];
  assign _053_ = ~ (* src = "Vortex_axi_fpu.v:34223.97-34223.131" *) \Iteration_cell_sum_AMASK_D[2] [12];
  assign _054_ = ~ (* src = "Vortex_axi_fpu.v:34223.61-34223.95" *) \Iteration_cell_sum_AMASK_D[1] [12];
  assign _055_ = ~ (* src = "Vortex_axi_fpu.v:34223.25-34223.59" *) \Iteration_cell_sum_AMASK_D[0] [12];
  assign _056_ = ~ (* src = "Vortex_axi_fpu.v:34225.34-34225.48" *) Q_sqrt0[12:0];
  assign _057_ = ~ (* src = "Vortex_axi_fpu.v:34227.34-34227.48" *) Q_sqrt1[12:0];
  assign _058_ = ~ (* src = "Vortex_axi_fpu.v:34229.34-34229.48" *) Q_sqrt2[12:0];
  assign Sel_b_for_sec_S = ~ (* src = "Vortex_axi_fpu.v:36211.29-36211.63" *) \Iteration_cell_sum_AMASK_D[0] [57];
  assign Sel_b_for_thi_S = ~ (* src = "Vortex_axi_fpu.v:36231.29-36231.63" *) \Iteration_cell_sum_AMASK_D[1] [57];
  assign _059_ = ~ (* src = "Vortex_axi_fpu.v:37106.192-37106.203" *) Exp_den_DI;
  assign _060_ = ~ (* src = "Vortex_axi_fpu.v:37106.106-37106.147" *) Exp_den_DI[11];
  assign Start_dly_S = Div_start_dly_SO | (* src = "Vortex_axi_fpu.v:33816.23-33816.57" *) Sqrt_start_dly_SO;
  assign _061_ = Start_dly_S | (* src = "Vortex_axi_fpu.v:33820.26-33820.51" *) _126_;
  assign _062_ = Final_state_S | (* src = "Vortex_axi_fpu.v:33880.12-33880.35" *) Kill_SI;
  (* src = "Vortex_axi_fpu.v:33841.2-33862.20" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Done_SO <= 1'h0;
    else Done_SO <= _003_;
  (* src = "Vortex_axi_fpu.v:33826.2-33839.24" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Crtl_cnt_S <= 6'h00;
    else Crtl_cnt_S <= _000_;
  (* src = "Vortex_axi_fpu.v:33780.2-33790.29" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Sqrt_start_dly_SO <= 1'h0;
    else Sqrt_start_dly_SO <= _006_;
  (* src = "Vortex_axi_fpu.v:33746.2-33756.28" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Div_start_dly_SO <= 1'h0;
    else Div_start_dly_SO <= _002_;
  assign _014_ = _064_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36926.7-36936.14" *) { Qcnt_one_57[8:1], 49'h0000000000000 } : { Qcnt_one_57[11:0], 45'h000000000000 };
  assign _064_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36926.7-36936.14" *) _063_;
  assign FP16ALT_SO = Format_sel_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36821.5-36937.12" *) 2'h3;
  function [56:0] _264_;
    input [56:0] a;
    input [113:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36910.7-36923.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _264_ = b[56:0];
      2'b1?:
        _264_ = b[113:57];
      default:
        _264_ = a;
    endcase
  endfunction
  assign _012_ = _264_({ Qcnt_one_57[14:0], 42'h00000000000 }, { Qcnt_one_57[11:1], 46'h000000000000, Qcnt_one_57[8:0], 48'h000000000000 }, { _068_, _066_ });
  assign _068_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36910.7-36923.14" *) _067_;
  assign FP16_SO = Format_sel_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36821.5-36937.12" *) 2'h2;
  function [56:0] _267_;
    input [56:0] a;
    input [911:0] b;
    input [15:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *)
    (* parallel_case *)
    casez (s)
      16'b???????????????1:
        _267_ = b[56:0];
      16'b??????????????1?:
        _267_ = b[113:57];
      16'b?????????????1??:
        _267_ = b[170:114];
      16'b????????????1???:
        _267_ = b[227:171];
      16'b???????????1????:
        _267_ = b[284:228];
      16'b??????????1?????:
        _267_ = b[341:285];
      16'b?????????1??????:
        _267_ = b[398:342];
      16'b????????1???????:
        _267_ = b[455:399];
      16'b???????1????????:
        _267_ = b[512:456];
      16'b??????1?????????:
        _267_ = b[569:513];
      16'b?????1??????????:
        _267_ = b[626:570];
      16'b????1???????????:
        _267_ = b[683:627];
      16'b???1????????????:
        _267_ = b[740:684];
      16'b??1?????????????:
        _267_ = b[797:741];
      16'b?1??????????????:
        _267_ = b[854:798];
      16'b1???????????????:
        _267_ = b[911:855];
      default:
        _267_ = a;
    endcase
  endfunction
  assign _010_ = _267_(Qcnt_one_57, { Qcnt_one_57[53:1], 4'h0, Qcnt_one_57[50:0], 6'h00, Qcnt_one_57[47:0], 9'h000, Qcnt_one_57[44:0], 12'h000, Qcnt_one_57[41:0], 15'h0000, Qcnt_one_57[38:0], 18'h00000, Qcnt_one_57[35:0], 21'h000000, Qcnt_one_57[32:0], 24'h000000, Qcnt_one_57[29:0], 27'h0000000, Qcnt_one_57[26:0], 30'h00000000, Qcnt_one_57[23:0], 33'h000000000, Qcnt_one_57[20:0], 36'h000000000, Qcnt_one_57[17:0], 39'h0000000000, Qcnt_one_57[14:0], 42'h00000000000, Qcnt_one_57[11:0], 45'h000000000000, Qcnt_one_57[8:0], 48'h000000000000 }, { _098_, _096_, _094_, _092_, _090_, _088_, _086_, _084_, _082_, _080_, _078_, _076_, _074_, _072_, _070_, _066_ });
  assign _080_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) _079_;
  assign _079_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h1a;
  assign _079_[1] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h19;
  assign _079_[2] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h18;
  assign _082_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) _081_;
  assign _081_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h1d;
  assign _081_[1] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h1c;
  assign _081_[2] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h1b;
  assign _084_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) _083_;
  assign _083_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h20;
  assign _083_[1] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h1f;
  assign _083_[2] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h1e;
  assign _086_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) _085_;
  assign _085_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h23;
  assign _085_[1] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h22;
  assign _085_[2] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h21;
  assign _088_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) _087_;
  assign _087_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h26;
  assign _087_[1] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h25;
  assign _087_[2] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h24;
  assign _090_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) _089_;
  assign _089_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h29;
  assign _089_[1] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h28;
  assign _089_[2] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h27;
  assign _092_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) _091_;
  assign _091_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h2c;
  assign _091_[1] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h2b;
  assign _091_[2] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h2a;
  assign _094_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) _093_;
  assign _093_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h2f;
  assign _093_[1] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h2e;
  assign _093_[2] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h2d;
  assign _096_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) _095_;
  assign _095_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h32;
  assign _095_[1] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h31;
  assign _095_[2] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h30;
  assign _098_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) _097_;
  assign _097_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h34;
  assign _097_[1] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36852.7-36907.14" *) 6'h33;
  function [56:0] _307_;
    input [56:0] a;
    input [341:0] b;
    input [5:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36824.7-36849.14" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _307_ = b[56:0];
      6'b????1?:
        _307_ = b[113:57];
      6'b???1??:
        _307_ = b[170:114];
      6'b??1???:
        _307_ = b[227:171];
      6'b?1????:
        _307_ = b[284:228];
      6'b1?????:
        _307_ = b[341:285];
      default:
        _307_ = a;
    endcase
  endfunction
  assign _008_ = _307_({ Qcnt_one_57[26:0], 30'h00000000 }, { Qcnt_one_57[23:0], 33'h000000000, Qcnt_one_57[20:0], 36'h000000000, Qcnt_one_57[17:0], 39'h0000000000, Qcnt_one_57[14:0], 42'h00000000000, Qcnt_one_57[11:0], 45'h000000000000, Qcnt_one_57[8:0], 48'h000000000000 }, { _078_, _076_, _074_, _072_, _070_, _066_ });
  function [56:0] _308_;
    input [56:0] a;
    input [227:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:36821.5-36937.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _308_ = b[56:0];
      4'b??1?:
        _308_ = b[113:57];
      4'b?1??:
        _308_ = b[170:114];
      4'b1???:
        _308_ = b[227:171];
      default:
        _308_ = a;
    endcase
  endfunction
  assign Mant_result_prenorm_DO = _308_(57'hxxxxxxxxxxxxxxx, { _008_, _010_, _012_, _014_ }, { FP32_SO, FP64_SO, FP16_SO, FP16ALT_SO });
  function [31:0] _309_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:37076.3-37101.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _309_ = b[31:0];
      3'b?1?:
        _309_ = b[63:32];
      3'b1??:
        _309_ = b[95:64];
      default:
        _309_ = a;
    endcase
  endfunction
  assign C_HALF_BIAS = _309_(32'hxxxxxxxx, 96'h000001ff000000070000003f, { FP64_SO, FP16_SO, _023_ });
  function [31:0] _310_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:37076.3-37101.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _310_ = b[31:0];
      3'b?1?:
        _310_ = b[63:32];
      3'b1??:
        _310_ = b[95:64];
      default:
        _310_ = a;
    endcase
  endfunction
  assign C_BIAS_AONE = _310_(32'hxxxxxxxx, 96'h000004000000001000000080, { FP64_SO, FP16_SO, _023_ });
  function [57:0] _311_;
    input [57:0] a;
    input [1043:0] b;
    input [17:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *)
    (* parallel_case *)
    casez (s)
      18'b?????????????????1:
        _311_ = b[57:0];
      18'b????????????????1?:
        _311_ = b[115:58];
      18'b???????????????1??:
        _311_ = b[173:116];
      18'b??????????????1???:
        _311_ = b[231:174];
      18'b?????????????1????:
        _311_ = b[289:232];
      18'b????????????1?????:
        _311_ = b[347:290];
      18'b???????????1??????:
        _311_ = b[405:348];
      18'b??????????1???????:
        _311_ = b[463:406];
      18'b?????????1????????:
        _311_ = b[521:464];
      18'b????????1?????????:
        _311_ = b[579:522];
      18'b???????1??????????:
        _311_ = b[637:580];
      18'b??????1???????????:
        _311_ = b[695:638];
      18'b?????1????????????:
        _311_ = b[753:696];
      18'b????1?????????????:
        _311_ = b[811:754];
      18'b???1??????????????:
        _311_ = b[869:812];
      18'b??1???????????????:
        _311_ = b[927:870];
      18'b?1????????????????:
        _311_ = b[985:928];
      18'b1?????????????????:
        _311_ = b[1043:986];
      default:
        _311_ = a;
    endcase
  endfunction
  assign Sqrt_Q2 = _311_(_128_, { _131_, _134_, _137_, _140_, _143_, _146_, _149_, _152_, _155_, _158_, _161_, _164_, _167_, _170_, _173_, _176_, _179_, _182_ }, { _116_, _115_, _114_, _113_, _112_, _111_, _110_, _109_, _108_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _100_, _099_ });
  assign _099_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h12;
  assign _100_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h11;
  assign _101_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h10;
  assign _102_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h0f;
  assign _103_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h0e;
  assign _104_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h0d;
  assign _105_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h0c;
  assign _106_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h0b;
  assign _107_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h0a;
  assign _108_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h09;
  assign _109_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h08;
  assign _110_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h07;
  assign _111_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h06;
  assign _112_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h05;
  assign _113_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h04;
  assign _114_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h03;
  assign _115_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h02;
  assign _116_ = Crtl_cnt_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *) 6'h01;
  function [57:0] _330_;
    input [57:0] a;
    input [1043:0] b;
    input [17:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *)
    (* parallel_case *)
    casez (s)
      18'b?????????????????1:
        _330_ = b[57:0];
      18'b????????????????1?:
        _330_ = b[115:58];
      18'b???????????????1??:
        _330_ = b[173:116];
      18'b??????????????1???:
        _330_ = b[231:174];
      18'b?????????????1????:
        _330_ = b[289:232];
      18'b????????????1?????:
        _330_ = b[347:290];
      18'b???????????1??????:
        _330_ = b[405:348];
      18'b??????????1???????:
        _330_ = b[463:406];
      18'b?????????1????????:
        _330_ = b[521:464];
      18'b????????1?????????:
        _330_ = b[579:522];
      18'b???????1??????????:
        _330_ = b[637:580];
      18'b??????1???????????:
        _330_ = b[695:638];
      18'b?????1????????????:
        _330_ = b[753:696];
      18'b????1?????????????:
        _330_ = b[811:754];
      18'b???1??????????????:
        _330_ = b[869:812];
      18'b??1???????????????:
        _330_ = b[927:870];
      18'b?1????????????????:
        _330_ = b[985:928];
      18'b1?????????????????:
        _330_ = b[1043:986];
      default:
        _330_ = a;
    endcase
  endfunction
  assign Q_sqrt2 = _330_({ 56'h00000000000000, Sqrt_quotinent_S[3:2] }, { 53'h00000000000000, Qcnt_one_57[2:0], Sqrt_quotinent_S[3:2], 50'h0000000000000, Qcnt_one_57[5:0], Sqrt_quotinent_S[3:2], 47'h000000000000, Qcnt_one_57[8:0], Sqrt_quotinent_S[3:2], 44'h00000000000, Qcnt_one_57[11:0], Sqrt_quotinent_S[3:2], 41'h00000000000, Qcnt_one_57[14:0], Sqrt_quotinent_S[3:2], 38'h0000000000, Qcnt_one_57[17:0], Sqrt_quotinent_S[3:2], 35'h000000000, Qcnt_one_57[20:0], Sqrt_quotinent_S[3:2], 32'h00000000, Qcnt_one_57[23:0], Sqrt_quotinent_S[3:2], 29'h00000000, Qcnt_one_57[26:0], Sqrt_quotinent_S[3:2], 26'h0000000, Qcnt_one_57[29:0], Sqrt_quotinent_S[3:2], 23'h000000, Qcnt_one_57[32:0], Sqrt_quotinent_S[3:2], 20'h00000, Qcnt_one_57[35:0], Sqrt_quotinent_S[3:2], 17'h00000, Qcnt_one_57[38:0], Sqrt_quotinent_S[3:2], 14'h0000, Qcnt_one_57[41:0], Sqrt_quotinent_S[3:2], 11'h000, Qcnt_one_57[44:0], Sqrt_quotinent_S[3:2], 8'h00, Qcnt_one_57[47:0], Sqrt_quotinent_S[3:2], 5'h00, Qcnt_one_57[50:0], Sqrt_quotinent_S[3:2], 2'h0, Qcnt_one_57[53:0], Sqrt_quotinent_S[3:2] }, { _116_, _115_, _114_, _113_, _112_, _111_, _110_, _109_, _108_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _100_, _099_ });
  function [1:0] _331_;
    input [1:0] a;
    input [17:0] b;
    input [8:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *)
    (* parallel_case *)
    casez (s)
      9'b????????1:
        _331_ = b[1:0];
      9'b???????1?:
        _331_ = b[3:2];
      9'b??????1??:
        _331_ = b[5:4];
      9'b?????1???:
        _331_ = b[7:6];
      9'b????1????:
        _331_ = b[9:8];
      9'b???1?????:
        _331_ = b[11:10];
      9'b??1??????:
        _331_ = b[13:12];
      9'b?1???????:
        _331_ = b[15:14];
      9'b1????????:
        _331_ = b[17:16];
      default:
        _331_ = a;
    endcase
  endfunction
  assign \Sqrt_DI[2]  = _331_(Mant_D_sqrt_Norm[49:48], { Mant_D_sqrt_Norm[43:42], Mant_D_sqrt_Norm[37:36], Mant_D_sqrt_Norm[31:30], Mant_D_sqrt_Norm[25:24], Mant_D_sqrt_Norm[19:18], Mant_D_sqrt_Norm[13:12], Mant_D_sqrt_Norm[7:6], Mant_D_sqrt_Norm[1:0], 2'h0 }, { _116_, _115_, _114_, _113_, _112_, _111_, _110_, _109_, _024_ });
  function [57:0] _332_;
    input [57:0] a;
    input [1043:0] b;
    input [17:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *)
    (* parallel_case *)
    casez (s)
      18'b?????????????????1:
        _332_ = b[57:0];
      18'b????????????????1?:
        _332_ = b[115:58];
      18'b???????????????1??:
        _332_ = b[173:116];
      18'b??????????????1???:
        _332_ = b[231:174];
      18'b?????????????1????:
        _332_ = b[289:232];
      18'b????????????1?????:
        _332_ = b[347:290];
      18'b???????????1??????:
        _332_ = b[405:348];
      18'b??????????1???????:
        _332_ = b[463:406];
      18'b?????????1????????:
        _332_ = b[521:464];
      18'b????????1?????????:
        _332_ = b[579:522];
      18'b???????1??????????:
        _332_ = b[637:580];
      18'b??????1???????????:
        _332_ = b[695:638];
      18'b?????1????????????:
        _332_ = b[753:696];
      18'b????1?????????????:
        _332_ = b[811:754];
      18'b???1??????????????:
        _332_ = b[869:812];
      18'b??1???????????????:
        _332_ = b[927:870];
      18'b?1????????????????:
        _332_ = b[985:928];
      18'b1?????????????????:
        _332_ = b[1043:986];
      default:
        _332_ = a;
    endcase
  endfunction
  assign Sqrt_Q1 = _332_(_127_, { _130_, _133_, _136_, _139_, _142_, _145_, _148_, _151_, _154_, _157_, _160_, _163_, _166_, _169_, _172_, _175_, _178_, _181_ }, { _116_, _115_, _114_, _113_, _112_, _111_, _110_, _109_, _108_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _100_, _099_ });
  function [57:0] _333_;
    input [57:0] a;
    input [1043:0] b;
    input [17:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *)
    (* parallel_case *)
    casez (s)
      18'b?????????????????1:
        _333_ = b[57:0];
      18'b????????????????1?:
        _333_ = b[115:58];
      18'b???????????????1??:
        _333_ = b[173:116];
      18'b??????????????1???:
        _333_ = b[231:174];
      18'b?????????????1????:
        _333_ = b[289:232];
      18'b????????????1?????:
        _333_ = b[347:290];
      18'b???????????1??????:
        _333_ = b[405:348];
      18'b??????????1???????:
        _333_ = b[463:406];
      18'b?????????1????????:
        _333_ = b[521:464];
      18'b????????1?????????:
        _333_ = b[579:522];
      18'b???????1??????????:
        _333_ = b[637:580];
      18'b??????1???????????:
        _333_ = b[695:638];
      18'b?????1????????????:
        _333_ = b[753:696];
      18'b????1?????????????:
        _333_ = b[811:754];
      18'b???1??????????????:
        _333_ = b[869:812];
      18'b??1???????????????:
        _333_ = b[927:870];
      18'b?1????????????????:
        _333_ = b[985:928];
      18'b1?????????????????:
        _333_ = b[1043:986];
      default:
        _333_ = a;
    endcase
  endfunction
  assign Q_sqrt1 = _333_({ 57'h000000000000000, Sqrt_quotinent_S[3] }, { 54'h00000000000000, Qcnt_one_57[2:0], Sqrt_quotinent_S[3], 51'h0000000000000, Qcnt_one_57[5:0], Sqrt_quotinent_S[3], 48'h000000000000, Qcnt_one_57[8:0], Sqrt_quotinent_S[3], 45'h000000000000, Qcnt_one_57[11:0], Sqrt_quotinent_S[3], 42'h00000000000, Qcnt_one_57[14:0], Sqrt_quotinent_S[3], 39'h0000000000, Qcnt_one_57[17:0], Sqrt_quotinent_S[3], 36'h000000000, Qcnt_one_57[20:0], Sqrt_quotinent_S[3], 33'h000000000, Qcnt_one_57[23:0], Sqrt_quotinent_S[3], 30'h00000000, Qcnt_one_57[26:0], Sqrt_quotinent_S[3], 27'h0000000, Qcnt_one_57[29:0], Sqrt_quotinent_S[3], 24'h000000, Qcnt_one_57[32:0], Sqrt_quotinent_S[3], 21'h000000, Qcnt_one_57[35:0], Sqrt_quotinent_S[3], 18'h00000, Qcnt_one_57[38:0], Sqrt_quotinent_S[3], 15'h0000, Qcnt_one_57[41:0], Sqrt_quotinent_S[3], 12'h000, Qcnt_one_57[44:0], Sqrt_quotinent_S[3], 9'h000, Qcnt_one_57[47:0], Sqrt_quotinent_S[3], 6'h00, Qcnt_one_57[50:0], Sqrt_quotinent_S[3], 3'h0, Qcnt_one_57[53:0], Sqrt_quotinent_S[3] }, { _116_, _115_, _114_, _113_, _112_, _111_, _110_, _109_, _108_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _100_, _099_ });
  function [1:0] _334_;
    input [1:0] a;
    input [17:0] b;
    input [8:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *)
    (* parallel_case *)
    casez (s)
      9'b????????1:
        _334_ = b[1:0];
      9'b???????1?:
        _334_ = b[3:2];
      9'b??????1??:
        _334_ = b[5:4];
      9'b?????1???:
        _334_ = b[7:6];
      9'b????1????:
        _334_ = b[9:8];
      9'b???1?????:
        _334_ = b[11:10];
      9'b??1??????:
        _334_ = b[13:12];
      9'b?1???????:
        _334_ = b[15:14];
      9'b1????????:
        _334_ = b[17:16];
      default:
        _334_ = a;
    endcase
  endfunction
  assign \Sqrt_DI[1]  = _334_(Mant_D_sqrt_Norm[51:50], { Mant_D_sqrt_Norm[45:44], Mant_D_sqrt_Norm[39:38], Mant_D_sqrt_Norm[33:32], Mant_D_sqrt_Norm[27:26], Mant_D_sqrt_Norm[21:20], Mant_D_sqrt_Norm[15:14], Mant_D_sqrt_Norm[9:8], Mant_D_sqrt_Norm[3:2], 2'h0 }, { _116_, _115_, _114_, _113_, _112_, _111_, _110_, _109_, _024_ });
  function [57:0] _335_;
    input [57:0] a;
    input [1043:0] b;
    input [17:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *)
    (* parallel_case *)
    casez (s)
      18'b?????????????????1:
        _335_ = b[57:0];
      18'b????????????????1?:
        _335_ = b[115:58];
      18'b???????????????1??:
        _335_ = b[173:116];
      18'b??????????????1???:
        _335_ = b[231:174];
      18'b?????????????1????:
        _335_ = b[289:232];
      18'b????????????1?????:
        _335_ = b[347:290];
      18'b???????????1??????:
        _335_ = b[405:348];
      18'b??????????1???????:
        _335_ = b[463:406];
      18'b?????????1????????:
        _335_ = b[521:464];
      18'b????????1?????????:
        _335_ = b[579:522];
      18'b???????1??????????:
        _335_ = b[637:580];
      18'b??????1???????????:
        _335_ = b[695:638];
      18'b?????1????????????:
        _335_ = b[753:696];
      18'b????1?????????????:
        _335_ = b[811:754];
      18'b???1??????????????:
        _335_ = b[869:812];
      18'b??1???????????????:
        _335_ = b[927:870];
      18'b?1????????????????:
        _335_ = b[985:928];
      18'b1?????????????????:
        _335_ = b[1043:986];
      default:
        _335_ = a;
    endcase
  endfunction
  assign Sqrt_Q0 = _335_(Q_sqrt_com_0, { _129_, _132_, _135_, _138_, _141_, _144_, _147_, _150_, _153_, _156_, _159_, _162_, _165_, _168_, _171_, _174_, _177_, _180_ }, { _116_, _115_, _114_, _113_, _112_, _111_, _110_, _109_, _108_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _100_, _099_ });
  function [57:0] _336_;
    input [57:0] a;
    input [1043:0] b;
    input [17:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *)
    (* parallel_case *)
    casez (s)
      18'b?????????????????1:
        _336_ = b[57:0];
      18'b????????????????1?:
        _336_ = b[115:58];
      18'b???????????????1??:
        _336_ = b[173:116];
      18'b??????????????1???:
        _336_ = b[231:174];
      18'b?????????????1????:
        _336_ = b[289:232];
      18'b????????????1?????:
        _336_ = b[347:290];
      18'b???????????1??????:
        _336_ = b[405:348];
      18'b??????????1???????:
        _336_ = b[463:406];
      18'b?????????1????????:
        _336_ = b[521:464];
      18'b????????1?????????:
        _336_ = b[579:522];
      18'b???????1??????????:
        _336_ = b[637:580];
      18'b??????1???????????:
        _336_ = b[695:638];
      18'b?????1????????????:
        _336_ = b[753:696];
      18'b????1?????????????:
        _336_ = b[811:754];
      18'b???1??????????????:
        _336_ = b[869:812];
      18'b??1???????????????:
        _336_ = b[927:870];
      18'b?1????????????????:
        _336_ = b[985:928];
      18'b1?????????????????:
        _336_ = b[1043:986];
      default:
        _336_ = a;
    endcase
  endfunction
  assign Q_sqrt0 = _336_(58'h000000000000000, { 55'h00000000000000, Qcnt_one_57[2:0], 52'h0000000000000, Qcnt_one_57[5:0], 49'h0000000000000, Qcnt_one_57[8:0], 46'h000000000000, Qcnt_one_57[11:0], 43'h00000000000, Qcnt_one_57[14:0], 40'h0000000000, Qcnt_one_57[17:0], 37'h0000000000, Qcnt_one_57[20:0], 34'h000000000, Qcnt_one_57[23:0], 31'h00000000, Qcnt_one_57[26:0], 28'h0000000, Qcnt_one_57[29:0], 25'h0000000, Qcnt_one_57[32:0], 22'h000000, Qcnt_one_57[35:0], 19'h00000, Qcnt_one_57[38:0], 16'h0000, Qcnt_one_57[41:0], 13'h0000, Qcnt_one_57[44:0], 10'h000, Qcnt_one_57[47:0], 7'h00, Qcnt_one_57[50:0], 4'h0, Qcnt_one_57[53:0] }, { _116_, _115_, _114_, _113_, _112_, _111_, _110_, _109_, _108_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _100_, _099_ });
  function [1:0] _337_;
    input [1:0] a;
    input [17:0] b;
    input [8:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:35376.5-35777.12" *)
    (* parallel_case *)
    casez (s)
      9'b????????1:
        _337_ = b[1:0];
      9'b???????1?:
        _337_ = b[3:2];
      9'b??????1??:
        _337_ = b[5:4];
      9'b?????1???:
        _337_ = b[7:6];
      9'b????1????:
        _337_ = b[9:8];
      9'b???1?????:
        _337_ = b[11:10];
      9'b??1??????:
        _337_ = b[13:12];
      9'b?1???????:
        _337_ = b[15:14];
      9'b1????????:
        _337_ = b[17:16];
      default:
        _337_ = a;
    endcase
  endfunction
  assign \Sqrt_DI[0]  = _337_(Mant_D_sqrt_Norm[53:52], { Mant_D_sqrt_Norm[47:46], Mant_D_sqrt_Norm[41:40], Mant_D_sqrt_Norm[35:34], Mant_D_sqrt_Norm[29:28], Mant_D_sqrt_Norm[23:22], Mant_D_sqrt_Norm[17:16], Mant_D_sqrt_Norm[11:10], Mant_D_sqrt_Norm[5:4], 2'h0 }, { _116_, _115_, _114_, _113_, _112_, _111_, _110_, _109_, _024_ });
  function [57:0] _338_;
    input [57:0] a;
    input [231:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:34184.3-34233.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _338_ = b[57:0];
      4'b??1?:
        _338_ = b[115:58];
      4'b?1??:
        _338_ = b[173:116];
      4'b1???:
        _338_ = b[231:174];
      default:
        _338_ = a;
    endcase
  endfunction
  assign Q_sqrt_com_2 = _338_(58'hxxxxxxxxxxxxxxx, { 29'h00000000, _041_, _044_, 42'h00000000000, _051_, 45'h000000000000, _058_ }, { FP32_SO, FP64_SO, FP16_SO, FP16ALT_SO });
  function [57:0] _339_;
    input [57:0] a;
    input [231:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:34184.3-34233.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _339_ = b[57:0];
      4'b??1?:
        _339_ = b[115:58];
      4'b?1??:
        _339_ = b[173:116];
      4'b1???:
        _339_ = b[231:174];
      default:
        _339_ = a;
    endcase
  endfunction
  assign Q_sqrt_com_1 = _339_(58'hxxxxxxxxxxxxxxx, { 29'h00000000, _040_, _043_, 42'h00000000000, _050_, 45'h000000000000, _057_ }, { FP32_SO, FP64_SO, FP16_SO, FP16ALT_SO });
  function [57:0] _340_;
    input [57:0] a;
    input [231:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:34184.3-34233.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _340_ = b[57:0];
      4'b??1?:
        _340_ = b[115:58];
      4'b?1??:
        _340_ = b[173:116];
      4'b1???:
        _340_ = b[231:174];
      default:
        _340_ = a;
    endcase
  endfunction
  assign Q_sqrt_com_0 = _340_(58'hxxxxxxxxxxxxxxx, { 29'h00000000, _039_, _042_, 42'h00000000000, _049_, 45'h000000000000, _056_ }, { FP32_SO, FP64_SO, FP16_SO, FP16ALT_SO });
  function [3:0] _341_;
    input [3:0] a;
    input [15:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:34184.3-34233.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _341_ = b[3:0];
      4'b??1?:
        _341_ = b[7:4];
      4'b?1??:
        _341_ = b[11:8];
      4'b1???:
        _341_ = b[15:12];
      default:
        _341_ = a;
    endcase
  endfunction
  assign Sqrt_quotinent_S = _341_(4'hx, { _038_, _037_, _036_, _035_, \Iteration_cell_carry_D[0] , \Iteration_cell_carry_D[1] , \Iteration_cell_carry_D[2] , \Iteration_cell_carry_D[3] , _048_, _047_, _046_, _045_, _055_, _054_, _053_, _052_ }, { FP32_SO, FP64_SO, FP16_SO, FP16ALT_SO });
  assign _117_ = _062_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33880.12-33880.35|Vortex_axi_fpu.v:33880.8-33885.25" *) 1'h1 : 1'hx;
  assign _118_ = Special_case_SBI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33872.9-33872.26|Vortex_axi_fpu.v:33872.5-33877.23" *) 1'h0 : 1'h1;
  assign _004_ = _025_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33869.12-33869.32|Vortex_axi_fpu.v:33869.8-33885.25" *) _118_ : _117_;
  assign _119_ = Final_state_S ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33857.12-33857.25|Vortex_axi_fpu.v:33857.8-33862.20" *) 1'h1 : 1'h0;
  assign _003_ = _025_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33846.12-33846.32|Vortex_axi_fpu.v:33846.8-33862.20" *) _118_ : _119_;
  assign _120_ = Fsm_enable_S ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33834.12-33834.24|Vortex_axi_fpu.v:33834.8-33839.24" *) _017_[5:0] : 6'h00;
  assign _000_ = _062_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33831.12-33831.35|Vortex_axi_fpu.v:33831.8-33839.24" *) 6'h00 : _120_;
  assign _121_ = Done_SO ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33805.12-33805.19|Vortex_axi_fpu.v:33805.8-33810.37" *) 1'h0 : 1'hx;
  assign _122_ = _027_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33802.12-33802.37|Vortex_axi_fpu.v:33802.8-33810.37" *) 1'h1 : _121_;
  assign _005_ = Kill_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33799.12-33799.19|Vortex_axi_fpu.v:33799.8-33810.37" *) 1'h0 : _122_;
  assign _006_ = _027_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33785.12-33785.37|Vortex_axi_fpu.v:33785.8-33790.29" *) 1'h1 : 1'h0;
  assign _123_ = _026_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33768.12-33768.36|Vortex_axi_fpu.v:33768.8-33776.35" *) 1'h1 : _121_;
  assign _001_ = Kill_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33765.12-33765.19|Vortex_axi_fpu.v:33765.8-33776.35" *) 1'h0 : _123_;
  assign _002_ = _026_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33751.12-33751.36|Vortex_axi_fpu.v:33751.8-33756.28" *) 1'h1 : 1'h0;
  assign _016_ = _066_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33694.7-33704.14" *) 6'h02 : 6'h03;
  function [5:0] _357_;
    input [5:0] a;
    input [11:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33678.7-33691.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _357_ = b[5:0];
      2'b1?:
        _357_ = b[11:6];
      default:
        _357_ = a;
    endcase
  endfunction
  assign _015_ = _357_(6'h04, 12'h083, { _066_, _070_ });
  function [5:0] _358_;
    input [5:0] a;
    input [95:0] b;
    input [15:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33620.7-33675.14" *)
    (* parallel_case *)
    casez (s)
      16'b???????????????1:
        _358_ = b[5:0];
      16'b??????????????1?:
        _358_ = b[11:6];
      16'b?????????????1??:
        _358_ = b[17:12];
      16'b????????????1???:
        _358_ = b[23:18];
      16'b???????????1????:
        _358_ = b[29:24];
      16'b??????????1?????:
        _358_ = b[35:30];
      16'b?????????1??????:
        _358_ = b[41:36];
      16'b????????1???????:
        _358_ = b[47:42];
      16'b???????1????????:
        _358_ = b[53:48];
      16'b??????1?????????:
        _358_ = b[59:54];
      16'b?????1??????????:
        _358_ = b[65:60];
      16'b????1???????????:
        _358_ = b[71:66];
      16'b???1????????????:
        _358_ = b[77:72];
      16'b??1?????????????:
        _358_ = b[83:78];
      16'b?1??????????????:
        _358_ = b[89:84];
      16'b1???????????????:
        _358_ = b[95:90];
      default:
        _358_ = a;
    endcase
  endfunction
  assign _013_ = _358_(6'h12, 96'h08310518720928b30d38f411, { _066_, _070_, _072_, _074_, _076_, _078_, _080_, _082_, _084_, _086_, _088_, _090_, _092_, _094_, _096_, _125_ });
  assign _125_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33620.7-33675.14" *) { _124_[2], _097_ };
  assign _124_[2] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33620.7-33675.14" *) 6'h35;
  assign _072_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33620.7-33675.14" *) _071_;
  assign _071_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33620.7-33675.14" *) 6'h0e;
  assign _070_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33620.7-33675.14" *) { _069_[0], _067_ };
  assign _067_[1] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33620.7-33675.14" *) 6'h09;
  assign _067_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33620.7-33675.14" *) 6'h0a;
  assign _069_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33620.7-33675.14" *) 6'h0b;
  assign _066_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33620.7-33675.14" *) { _065_[0], _063_ };
  assign _063_[1] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33620.7-33675.14" *) 6'h06;
  assign _063_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33620.7-33675.14" *) 6'h07;
  assign _065_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33620.7-33675.14" *) 6'h08;
  assign FP64_SO = Format_sel_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33589.5-33705.12" *) 2'h1;
  function [5:0] _372_;
    input [5:0] a;
    input [35:0] b;
    input [5:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33592.7-33617.14" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _372_ = b[5:0];
      6'b????1?:
        _372_ = b[11:6];
      6'b???1??:
        _372_ = b[17:12];
      6'b??1???:
        _372_ = b[23:18];
      6'b?1????:
        _372_ = b[29:24];
      6'b1?????:
        _372_ = b[35:30];
      default:
        _372_ = a;
    endcase
  endfunction
  assign _011_ = _372_(6'h08, 36'h083105187, { _066_, _070_, _072_, _074_, _076_, _078_ });
  assign _078_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33592.7-33617.14" *) _077_;
  assign _077_[2] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33592.7-33617.14" *) 6'h15;
  assign _077_[1] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33592.7-33617.14" *) 6'h16;
  assign _077_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33592.7-33617.14" *) 6'h17;
  assign _076_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33592.7-33617.14" *) _075_;
  assign _075_[2] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33592.7-33617.14" *) 6'h12;
  assign _075_[1] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33592.7-33617.14" *) 6'h13;
  assign _075_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33592.7-33617.14" *) 6'h14;
  assign _074_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33592.7-33617.14" *) _073_;
  assign _073_[2] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33592.7-33617.14" *) 6'h0f;
  assign _073_[1] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33592.7-33617.14" *) 6'h10;
  assign _073_[0] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33592.7-33617.14" *) 6'h11;
  assign _071_[2] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33592.7-33617.14" *) 6'h0c;
  assign _071_[1] = Precision_ctl_S == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33592.7-33617.14" *) 6'h0d;
  assign FP32_SO = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33589.5-33705.12" *) Format_sel_S;
  function [5:0] _388_;
    input [5:0] a;
    input [23:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33589.5-33705.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _388_ = b[5:0];
      4'b??1?:
        _388_ = b[11:6];
      4'b?1??:
        _388_ = b[17:12];
      4'b1???:
        _388_ = b[23:18];
      default:
        _388_ = a;
    endcase
  endfunction
  assign State_ctl_S = _388_(6'hxx, { _011_, _013_, _015_, _016_ }, { FP32_SO, FP64_SO, FP16_SO, FP16ALT_SO });
  assign _009_ = FP16_SO ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33452.12-33452.19|Vortex_axi_fpu.v:33452.8-33457.64" *) { _032_, 42'h00000000000 } : { _033_, 45'h000000000000 };
  assign _007_ = FP64_SO ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33449.12-33449.19|Vortex_axi_fpu.v:33449.8-33457.64" *) _031_ : _009_;
  assign Denominator_se_DB = FP32_SO ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33446.7-33446.14|Vortex_axi_fpu.v:33446.3-33457.64" *) { _030_, 29'h00000000 } : _007_;
  assign _126_ = | (* src = "Vortex_axi_fpu.v:33820.40-33820.51" *) Crtl_cnt_S;
  assign Mant_D_sqrt_Norm = Exp_num_DI[0] ? (* src = "Vortex_axi_fpu.v:33461.29-33461.88" *) { 1'h0, Numerator_DI } : { Numerator_DI, 1'h0 };
  assign _129_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35403.18-35403.57" *) Q_sqrt_com_0 : { 55'h00000000000000, Qcnt_one_57[2:1], 1'h0 };
  assign _130_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35409.18-35409.62" *) Q_sqrt_com_1 : { 54'h00000000000000, Qcnt_one_57[2:0], 1'h0 };
  assign _131_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35415.18-35415.62" *) Q_sqrt_com_2 : { 53'h00000000000000, Qcnt_one_57[2:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _132_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35423.18-35423.57" *) Q_sqrt_com_0 : { 52'h0000000000000, Qcnt_one_57[5:1], 1'h0 };
  assign _133_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35429.18-35429.62" *) Q_sqrt_com_1 : { 51'h0000000000000, Qcnt_one_57[5:0], 1'h0 };
  assign _134_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35435.18-35435.62" *) Q_sqrt_com_2 : { 50'h0000000000000, Qcnt_one_57[5:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _135_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35443.18-35443.57" *) Q_sqrt_com_0 : { 49'h0000000000000, Qcnt_one_57[8:1], 1'h0 };
  assign _136_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35449.18-35449.62" *) Q_sqrt_com_1 : { 48'h000000000000, Qcnt_one_57[8:0], 1'h0 };
  assign _137_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35455.18-35455.62" *) Q_sqrt_com_2 : { 47'h000000000000, Qcnt_one_57[8:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _138_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35463.18-35463.57" *) Q_sqrt_com_0 : { 46'h000000000000, Qcnt_one_57[11:1], 1'h0 };
  assign _139_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35469.18-35469.62" *) Q_sqrt_com_1 : { 45'h000000000000, Qcnt_one_57[11:0], 1'h0 };
  assign _140_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35475.18-35475.62" *) Q_sqrt_com_2 : { 44'h00000000000, Qcnt_one_57[11:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _141_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35483.18-35483.57" *) Q_sqrt_com_0 : { 43'h00000000000, Qcnt_one_57[14:1], 1'h0 };
  assign _142_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35489.18-35489.62" *) Q_sqrt_com_1 : { 42'h00000000000, Qcnt_one_57[14:0], 1'h0 };
  assign _143_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35495.18-35495.62" *) Q_sqrt_com_2 : { 41'h00000000000, Qcnt_one_57[14:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _144_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35503.18-35503.57" *) Q_sqrt_com_0 : { 40'h0000000000, Qcnt_one_57[17:1], 1'h0 };
  assign _145_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35509.18-35509.62" *) Q_sqrt_com_1 : { 39'h0000000000, Qcnt_one_57[17:0], 1'h0 };
  assign _146_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35515.18-35515.62" *) Q_sqrt_com_2 : { 38'h0000000000, Qcnt_one_57[17:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _147_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35523.18-35523.57" *) Q_sqrt_com_0 : { 37'h0000000000, Qcnt_one_57[20:1], 1'h0 };
  assign _148_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35529.18-35529.62" *) Q_sqrt_com_1 : { 36'h000000000, Qcnt_one_57[20:0], 1'h0 };
  assign _149_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35535.18-35535.62" *) Q_sqrt_com_2 : { 35'h000000000, Qcnt_one_57[20:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _150_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35543.18-35543.57" *) Q_sqrt_com_0 : { 34'h000000000, Qcnt_one_57[23:1], 1'h0 };
  assign _151_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35549.18-35549.62" *) Q_sqrt_com_1 : { 33'h000000000, Qcnt_one_57[23:0], 1'h0 };
  assign _152_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35555.18-35555.62" *) Q_sqrt_com_2 : { 32'h00000000, Qcnt_one_57[23:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _153_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35563.18-35563.57" *) Q_sqrt_com_0 : { 31'h00000000, Qcnt_one_57[26:1], 1'h0 };
  assign _154_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35569.18-35569.62" *) Q_sqrt_com_1 : { 30'h00000000, Qcnt_one_57[26:0], 1'h0 };
  assign _155_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35575.18-35575.62" *) Q_sqrt_com_2 : { 29'h00000000, Qcnt_one_57[26:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _156_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35583.18-35583.57" *) Q_sqrt_com_0 : { 28'h0000000, Qcnt_one_57[29:1], 1'h0 };
  assign _157_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35589.18-35589.62" *) Q_sqrt_com_1 : { 27'h0000000, Qcnt_one_57[29:0], 1'h0 };
  assign _158_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35595.18-35595.62" *) Q_sqrt_com_2 : { 26'h0000000, Qcnt_one_57[29:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _159_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35603.18-35603.57" *) Q_sqrt_com_0 : { 25'h0000000, Qcnt_one_57[32:1], 1'h0 };
  assign _160_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35609.18-35609.62" *) Q_sqrt_com_1 : { 24'h000000, Qcnt_one_57[32:0], 1'h0 };
  assign _161_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35615.18-35615.62" *) Q_sqrt_com_2 : { 23'h000000, Qcnt_one_57[32:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _162_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35623.18-35623.57" *) Q_sqrt_com_0 : { 22'h000000, Qcnt_one_57[35:1], 1'h0 };
  assign _163_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35629.18-35629.62" *) Q_sqrt_com_1 : { 21'h000000, Qcnt_one_57[35:0], 1'h0 };
  assign _164_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35635.18-35635.62" *) Q_sqrt_com_2 : { 20'h00000, Qcnt_one_57[35:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _165_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35643.18-35643.57" *) Q_sqrt_com_0 : { 19'h00000, Qcnt_one_57[38:1], 1'h0 };
  assign _166_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35649.18-35649.62" *) Q_sqrt_com_1 : { 18'h00000, Qcnt_one_57[38:0], 1'h0 };
  assign _167_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35655.18-35655.62" *) Q_sqrt_com_2 : { 17'h00000, Qcnt_one_57[38:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _168_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35663.18-35663.57" *) Q_sqrt_com_0 : { 16'h0000, Qcnt_one_57[41:1], 1'h0 };
  assign _169_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35669.18-35669.62" *) Q_sqrt_com_1 : { 15'h0000, Qcnt_one_57[41:0], 1'h0 };
  assign _170_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35675.18-35675.62" *) Q_sqrt_com_2 : { 14'h0000, Qcnt_one_57[41:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _171_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35683.18-35683.57" *) Q_sqrt_com_0 : { 13'h0000, Qcnt_one_57[44:1], 1'h0 };
  assign _172_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35689.18-35689.62" *) Q_sqrt_com_1 : { 12'h000, Qcnt_one_57[44:0], 1'h0 };
  assign _173_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35695.18-35695.62" *) Q_sqrt_com_2 : { 11'h000, Qcnt_one_57[44:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _174_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35703.18-35703.57" *) Q_sqrt_com_0 : { 10'h000, Qcnt_one_57[47:1], 1'h0 };
  assign _175_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35709.18-35709.62" *) Q_sqrt_com_1 : { 9'h000, Qcnt_one_57[47:0], 1'h0 };
  assign _176_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35715.18-35715.62" *) Q_sqrt_com_2 : { 8'h00, Qcnt_one_57[47:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _177_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35723.18-35723.57" *) Q_sqrt_com_0 : { 7'h00, Qcnt_one_57[50:1], 1'h0 };
  assign _178_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35729.18-35729.62" *) Q_sqrt_com_1 : { 6'h00, Qcnt_one_57[50:0], 1'h0 };
  assign _179_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35735.18-35735.62" *) Q_sqrt_com_2 : { 5'h00, Qcnt_one_57[50:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _180_ = Qcnt_one_57[0] ? (* src = "Vortex_axi_fpu.v:35743.18-35743.57" *) Q_sqrt_com_0 : { 4'h0, Qcnt_one_57[53:1], 1'h0 };
  assign _181_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35749.18-35749.62" *) Q_sqrt_com_1 : { 3'h0, Qcnt_one_57[53:0], 1'h0 };
  assign _182_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35755.18-35755.62" *) Q_sqrt_com_2 : { 2'h0, Qcnt_one_57[53:0], Sqrt_quotinent_S[3], 1'h0 };
  assign _127_ = Sqrt_quotinent_S[3] ? (* src = "Vortex_axi_fpu.v:35769.18-35769.62" *) Q_sqrt_com_1 : 58'h000000000000000;
  assign _128_ = Sqrt_quotinent_S[2] ? (* src = "Vortex_axi_fpu.v:35775.18-35775.62" *) Q_sqrt_com_2 : { 56'h00000000000000, Sqrt_quotinent_S[3], 1'h0 };
  assign Sqrt_R0 = Sqrt_start_dly_SO ? (* src = "Vortex_axi_fpu.v:36174.20-36174.82" *) 58'h000000000000000 : Partial_remainder_DP;
  assign Denominator_se_format_DB[32] = FP32_SO ? (* src = "Vortex_axi_fpu.v:36186.217-36186.258" *) 1'h1 : Denominator_se_DB[28];
  assign Denominator_se_format_DB[45] = FP16_SO ? (* src = "Vortex_axi_fpu.v:36186.144-36186.185" *) 1'h1 : Denominator_se_DB[41];
  assign Denominator_se_format_DB[48] = FP16ALT_SO ? (* src = "Vortex_axi_fpu.v:36186.65-36186.112" *) 1'h1 : Denominator_se_DB[44];
  assign _183_ = FP32_SO ? (* src = "Vortex_axi_fpu.v:36193.225-36193.263" *) 1'h1 : Numerator_DI[28];
  assign _184_ = FP16_SO ? (* src = "Vortex_axi_fpu.v:36193.158-36193.196" *) 1'h1 : Numerator_DI[41];
  assign _185_ = FP16ALT_SO ? (* src = "Vortex_axi_fpu.v:36193.85-36193.129" *) 1'h1 : Numerator_DI[44];
  assign _186_ = FP32_SO ? (* src = "Vortex_axi_fpu.v:36193.515-36193.566" *) Qcnt_one_57[0] : Partial_remainder_DP[31];
  assign _187_ = FP16_SO ? (* src = "Vortex_axi_fpu.v:36193.429-36193.480" *) Qcnt_one_57[0] : Partial_remainder_DP[44];
  assign _188_ = FP16ALT_SO ? (* src = "Vortex_axi_fpu.v:36193.340-36193.394" *) Qcnt_one_57[0] : Partial_remainder_DP[47];
  assign First_iteration_cell_div_a_D = Div_start_dly_SO ? (* src = "Vortex_axi_fpu.v:36193.41-36193.632" *) { 1'h0, Numerator_DI[52:45], _185_, Numerator_DI[43:42], _184_, Numerator_DI[40:29], _183_, Numerator_DI[27:0], FP64_SO, 3'h0 } : { Partial_remainder_DP[56:48], _188_, Partial_remainder_DP[46:45], _187_, Partial_remainder_DP[43:32], _186_, Partial_remainder_DP[30:3], _029_, 3'h0 };
  assign { _189_[31:1], Sel_b_for_first_S } = Div_start_dly_SO ? (* src = "Vortex_axi_fpu.v:36195.30-36195.66" *) 32'd1 : { 31'h00000000, Qcnt_one_57[0] };
  assign First_iteration_cell_div_b_D = Sel_b_for_first_S ? (* src = "Vortex_axi_fpu.v:36197.41-36197.115" *) { Denominator_se_DB[53:45], Denominator_se_format_DB[48], Denominator_se_DB[43:42], Denominator_se_format_DB[45], Denominator_se_DB[40:29], Denominator_se_format_DB[32], Denominator_se_DB[27:0], FP64_SO, 3'h0 } : { 1'h0, Denominator_DI, 4'h0 };
  assign \Iteration_cell_a_BMASK_D[0]  = Sqrt_enable_SO ? (* src = "Vortex_axi_fpu.v:36199.40-36199.97" *) Sqrt_R0 : First_iteration_cell_div_a_D;
  assign \Iteration_cell_b_BMASK_D[0]  = Sqrt_enable_SO ? (* src = "Vortex_axi_fpu.v:36201.40-36201.97" *) Sqrt_Q0 : First_iteration_cell_div_b_D;
  assign Sec_iteration_cell_div_a_D[32] = FP32_SO ? (* src = "Vortex_axi_fpu.v:36213.294-36213.355" *) Sel_b_for_sec_S : \Iteration_cell_sum_AMASK_D[0] [31];
  assign Sec_iteration_cell_div_a_D[45] = FP16_SO ? (* src = "Vortex_axi_fpu.v:36213.189-36213.250" *) Sel_b_for_sec_S : \Iteration_cell_sum_AMASK_D[0] [44];
  assign Sec_iteration_cell_div_a_D[48] = FP16ALT_SO ? (* src = "Vortex_axi_fpu.v:36213.81-36213.145" *) Sel_b_for_sec_S : \Iteration_cell_sum_AMASK_D[0] [47];
  assign Sec_iteration_cell_div_b_D = \Iteration_cell_sum_AMASK_D[0] [57] ? (* src = "Vortex_axi_fpu.v:36215.41-36215.113" *) { 1'h0, Denominator_DI, 4'h0 } : { Denominator_se_DB[53:45], Denominator_se_format_DB[48], Denominator_se_DB[43:42], Denominator_se_format_DB[45], Denominator_se_DB[40:29], Denominator_se_format_DB[32], Denominator_se_DB[27:0], FP64_SO, 3'h0 };
  assign \Iteration_cell_a_BMASK_D[1]  = Sqrt_enable_SO ? (* src = "Vortex_axi_fpu.v:36217.42-36217.97" *) { \Iteration_cell_sum_AMASK_D[0] [57], \Iteration_cell_sum_AMASK_D[0] [54:0], \Sqrt_DO[0]  } : { \Iteration_cell_sum_AMASK_D[0] [56:48], Sec_iteration_cell_div_a_D[48], \Iteration_cell_sum_AMASK_D[0] [46:45], Sec_iteration_cell_div_a_D[45], \Iteration_cell_sum_AMASK_D[0] [43:32], Sec_iteration_cell_div_a_D[32], \Iteration_cell_sum_AMASK_D[0] [30:3], Sec_iteration_cell_div_a_D[3], 3'h0 };
  assign \Iteration_cell_b_BMASK_D[1]  = Sqrt_enable_SO ? (* src = "Vortex_axi_fpu.v:36219.42-36219.97" *) Sqrt_Q1 : Sec_iteration_cell_div_b_D;
  assign Thi_iteration_cell_div_a_D[32] = FP32_SO ? (* src = "Vortex_axi_fpu.v:36233.294-36233.355" *) Sel_b_for_thi_S : \Iteration_cell_sum_AMASK_D[1] [31];
  assign Thi_iteration_cell_div_a_D[45] = FP16_SO ? (* src = "Vortex_axi_fpu.v:36233.189-36233.250" *) Sel_b_for_thi_S : \Iteration_cell_sum_AMASK_D[1] [44];
  assign Thi_iteration_cell_div_a_D[48] = FP16ALT_SO ? (* src = "Vortex_axi_fpu.v:36233.81-36233.145" *) Sel_b_for_thi_S : \Iteration_cell_sum_AMASK_D[1] [47];
  assign Thi_iteration_cell_div_b_D = \Iteration_cell_sum_AMASK_D[1] [57] ? (* src = "Vortex_axi_fpu.v:36235.41-36235.113" *) { 1'h0, Denominator_DI, 4'h0 } : { Denominator_se_DB[53:45], Denominator_se_format_DB[48], Denominator_se_DB[43:42], Denominator_se_format_DB[45], Denominator_se_DB[40:29], Denominator_se_format_DB[32], Denominator_se_DB[27:0], FP64_SO, 3'h0 };
  assign \Iteration_cell_a_BMASK_D[2]  = Sqrt_enable_SO ? (* src = "Vortex_axi_fpu.v:36237.42-36237.97" *) { \Iteration_cell_sum_AMASK_D[1] [57], \Iteration_cell_sum_AMASK_D[1] [54:0], \Sqrt_DO[1]  } : { \Iteration_cell_sum_AMASK_D[1] [56:48], Thi_iteration_cell_div_a_D[48], \Iteration_cell_sum_AMASK_D[1] [46:45], Thi_iteration_cell_div_a_D[45], \Iteration_cell_sum_AMASK_D[1] [43:32], Thi_iteration_cell_div_a_D[32], \Iteration_cell_sum_AMASK_D[1] [30:3], Thi_iteration_cell_div_a_D[3], 3'h0 };
  assign \Iteration_cell_b_BMASK_D[2]  = Sqrt_enable_SO ? (* src = "Vortex_axi_fpu.v:36239.42-36239.97" *) Sqrt_Q2 : Thi_iteration_cell_div_b_D;
  assign _190_ = Sqrt_enable_SO ? (* src = "Vortex_axi_fpu.v:36330.30-36330.86" *) { \Iteration_cell_sum_AMASK_D[2] [57], \Iteration_cell_sum_AMASK_D[2] [54:0], \Sqrt_DO[2]  } : \Iteration_cell_sum_AMASK_D[2] ;
  assign _191_ = Sqrt_enable_SO ? (* src = "Vortex_axi_fpu.v:36378.21-36378.183" *) { Qcnt_one_57[53:0], Sqrt_quotinent_S[3:1] } : { Qcnt_one_57[53:0], \Iteration_cell_carry_D[0] , \Iteration_cell_carry_D[1] , \Iteration_cell_carry_D[2]  };
  assign { _192_[13], Exp_add_a_D } = Sqrt_start_dly_SO ? (* src = "Vortex_axi_fpu.v:37103.25-37103.313" *) { Exp_num_DI[11], Exp_num_DI[11], Exp_num_DI[11], Exp_num_DI[11:1] } : { Exp_num_DI[11], Exp_num_DI[11], Exp_num_DI };
  assign { _193_[13], Exp_add_b_D } = Sqrt_start_dly_SO ? (* src = "Vortex_axi_fpu.v:37106.25-37106.204" *) { 13'h0000, Exp_num_DI[0] } : { _060_, _060_, _059_ };
  assign { _194_[31:13], Exp_add_c_D } = Div_start_dly_SO ? (* src = "Vortex_axi_fpu.v:37108.25-37108.72" *) C_BIAS_AONE : C_HALF_BIAS;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:36293.41-36303.5" *)
  \$paramod\iteration_div_sqrt_mvp\WIDTH=s32'00000000000000000000000000111010  \genblk4[0].iteration_div_sqrt  (
    .A_DI(\Iteration_cell_a_BMASK_D[0] ),
    .B_DI(\Iteration_cell_b_BMASK_D[0] ),
    .Carry_out_DO(\Iteration_cell_carry_D[0] ),
    .D_DI(\Sqrt_DI[0] ),
    .D_DO(\Sqrt_DO[0] ),
    .Div_enable_SI(Div_enable_SO),
    .Div_start_dly_SI(Div_start_dly_SO),
    .Sqrt_enable_SI(Sqrt_enable_SO),
    .Sum_DO(\Iteration_cell_sum_AMASK_D[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:36293.41-36303.5" *)
  \$paramod\iteration_div_sqrt_mvp\WIDTH=s32'00000000000000000000000000111010  \genblk4[1].iteration_div_sqrt  (
    .A_DI(\Iteration_cell_a_BMASK_D[1] ),
    .B_DI(\Iteration_cell_b_BMASK_D[1] ),
    .Carry_out_DO(\Iteration_cell_carry_D[1] ),
    .D_DI(\Sqrt_DI[1] ),
    .D_DO(\Sqrt_DO[1] ),
    .Div_enable_SI(Div_enable_SO),
    .Div_start_dly_SI(Div_start_dly_SO),
    .Sqrt_enable_SI(Sqrt_enable_SO),
    .Sum_DO(\Iteration_cell_sum_AMASK_D[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:36293.41-36303.5" *)
  \$paramod\iteration_div_sqrt_mvp\WIDTH=s32'00000000000000000000000000111010  \genblk4[2].iteration_div_sqrt  (
    .A_DI(\Iteration_cell_a_BMASK_D[2] ),
    .B_DI(\Iteration_cell_b_BMASK_D[2] ),
    .Carry_out_DO(\Iteration_cell_carry_D[2] ),
    .D_DI(\Sqrt_DI[2] ),
    .D_DO(\Sqrt_DO[2] ),
    .Div_enable_SI(Div_enable_SO),
    .Div_start_dly_SI(Div_start_dly_SO),
    .Sqrt_enable_SI(Sqrt_enable_SO),
    .Sum_DO(\Iteration_cell_sum_AMASK_D[2] )
  );
  assign _189_[0] = Sel_b_for_first_S;
  assign _192_[12:0] = Exp_add_a_D;
  assign _193_[12:0] = Exp_add_b_D;
  assign _194_[12:0] = Exp_add_c_D;
  assign { Denominator_se_format_DB[57:49], Denominator_se_format_DB[47:46], Denominator_se_format_DB[44:33], Denominator_se_format_DB[31:0] } = { Denominator_se_DB[53:45], Denominator_se_DB[43:42], Denominator_se_DB[40:29], Denominator_se_DB[27:0], FP64_SO, 3'h0 };
  assign _124_[1:0] = { _097_[0], _097_[1] };
  assign _069_[2:1] = _067_;
  assign _065_[2:1] = _063_;
  assign { Sec_iteration_cell_div_a_D[57:49], Sec_iteration_cell_div_a_D[47:46], Sec_iteration_cell_div_a_D[44:33], Sec_iteration_cell_div_a_D[31:4], Sec_iteration_cell_div_a_D[2:0] } = { \Iteration_cell_sum_AMASK_D[0] [56:48], \Iteration_cell_sum_AMASK_D[0] [46:45], \Iteration_cell_sum_AMASK_D[0] [43:32], \Iteration_cell_sum_AMASK_D[0] [30:3], 3'h0 };
  assign { Thi_iteration_cell_div_a_D[57:49], Thi_iteration_cell_div_a_D[47:46], Thi_iteration_cell_div_a_D[44:33], Thi_iteration_cell_div_a_D[31:4], Thi_iteration_cell_div_a_D[2:0] } = { \Iteration_cell_sum_AMASK_D[1] [56:48], \Iteration_cell_sum_AMASK_D[1] [46:45], \Iteration_cell_sum_AMASK_D[1] [43:32], \Iteration_cell_sum_AMASK_D[1] [30:3], 3'h0 };
endmodule

(* dynports =  1  *)
(* hdlname = "\\div_sqrt_top_mvp" *)
(* src = "Vortex_axi_fpu.v:37242.1-37420.10" *)
module div_sqrt_top_mvp(Clk_CI, Rst_RBI, Div_start_SI, Sqrt_start_SI, Operand_a_DI, Operand_b_DI, RM_SI, Precision_ctl_SI, Format_sel_SI, Kill_SI, Result_DO, Fflags_SO, Ready_SO, Done_SO);
  (* src = "Vortex_axi_fpu.v:37259.13-37259.19" *)
  input Clk_CI;
  wire Clk_CI;
  (* src = "Vortex_axi_fpu.v:37311.7-37311.19" *)
  wire Div_enable_S;
  (* src = "Vortex_axi_fpu.v:37263.13-37263.25" *)
  input Div_start_SI;
  wire Div_start_SI;
  (* src = "Vortex_axi_fpu.v:37289.14-37289.21" *)
  output Done_SO;
  wire Done_SO;
  (* src = "Vortex_axi_fpu.v:37292.40-37292.47" *)
  wire [11:0] Exp_a_D;
  (* src = "Vortex_axi_fpu.v:37294.40-37294.47" *)
  wire [11:0] Exp_b_D;
  (* src = "Vortex_axi_fpu.v:37301.14-37301.21" *)
  wire [12:0] Exp_z_D;
  (* src = "Vortex_axi_fpu.v:37340.7-37340.16" *)
  wire FP16ALT_S;
  (* src = "Vortex_axi_fpu.v:37338.7-37338.13" *)
  wire FP16_S;
  (* src = "Vortex_axi_fpu.v:37334.7-37334.13" *)
  wire FP32_S;
  (* src = "Vortex_axi_fpu.v:37336.7-37336.13" *)
  wire FP64_S;
  (* src = "Vortex_axi_fpu.v:37285.20-37285.29" *)
  output [4:0] Fflags_SO;
  wire [4:0] Fflags_SO;
  (* src = "Vortex_axi_fpu.v:37279.19-37279.32" *)
  input [1:0] Format_sel_SI;
  wire [1:0] Format_sel_SI;
  (* src = "Vortex_axi_fpu.v:37332.7-37332.23" *)
  wire Full_precision_S;
  (* src = "Vortex_axi_fpu.v:37315.7-37315.14" *)
  wire Inf_a_S;
  (* src = "Vortex_axi_fpu.v:37317.7-37317.14" *)
  wire Inf_b_S;
  (* src = "Vortex_axi_fpu.v:37281.13-37281.20" *)
  input Kill_SI;
  wire Kill_SI;
  (* src = "Vortex_axi_fpu.v:37297.41-37297.49" *)
  wire [52:0] Mant_a_D;
  (* src = "Vortex_axi_fpu.v:37299.41-37299.49" *)
  wire [52:0] Mant_b_D;
  (* src = "Vortex_axi_fpu.v:37303.14-37303.22" *)
  wire [56:0] Mant_z_D;
  (* src = "Vortex_axi_fpu.v:37323.7-37323.14" *)
  wire NaN_a_S;
  (* src = "Vortex_axi_fpu.v:37325.7-37325.14" *)
  wire NaN_b_S;
  (* src = "Vortex_axi_fpu.v:37268.20-37268.32" *)
  input [63:0] Operand_a_DI;
  wire [63:0] Operand_a_DI;
  (* src = "Vortex_axi_fpu.v:37270.20-37270.32" *)
  input [63:0] Operand_b_DI;
  wire [63:0] Operand_b_DI;
  (* src = "Vortex_axi_fpu.v:37276.19-37276.35" *)
  input [5:0] Precision_ctl_SI;
  wire [5:0] Precision_ctl_SI;
  (* src = "Vortex_axi_fpu.v:37273.19-37273.24" *)
  input [2:0] RM_SI;
  wire [2:0] RM_SI;
  (* src = "Vortex_axi_fpu.v:37309.13-37309.21" *)
  wire [2:0] RM_dly_S;
  (* src = "Vortex_axi_fpu.v:37287.14-37287.22" *)
  output Ready_SO;
  wire Ready_SO;
  (* src = "Vortex_axi_fpu.v:37283.21-37283.30" *)
  output [63:0] Result_DO;
  wire [63:0] Result_DO;
  (* src = "Vortex_axi_fpu.v:37261.13-37261.20" *)
  input Rst_RBI;
  wire Rst_RBI;
  (* src = "Vortex_axi_fpu.v:37327.7-37327.13" *)
  wire SNaN_S;
  (* src = "Vortex_axi_fpu.v:37305.7-37305.15" *)
  wire Sign_z_D;
  (* src = "Vortex_axi_fpu.v:37329.7-37329.22" *)
  wire Special_case_SB;
  (* src = "Vortex_axi_fpu.v:37330.7-37330.26" *)
  wire Special_case_dly_SB;
  (* src = "Vortex_axi_fpu.v:37313.7-37313.20" *)
  wire Sqrt_enable_S;
  (* src = "Vortex_axi_fpu.v:37265.13-37265.26" *)
  input Sqrt_start_SI;
  wire Sqrt_start_SI;
  (* src = "Vortex_axi_fpu.v:37307.7-37307.14" *)
  wire Start_S;
  (* src = "Vortex_axi_fpu.v:37319.7-37319.15" *)
  wire Zero_a_S;
  (* src = "Vortex_axi_fpu.v:37321.7-37321.15" *)
  wire Zero_b_S;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:37398.20-37419.3" *)
  norm_div_sqrt_mvp fpu_norm_U0 (
    .Div_enable_SI(Div_enable_S),
    .Exp_in_DI(Exp_z_D),
    .FP16ALT_SI(FP16ALT_S),
    .FP16_SI(FP16_S),
    .FP32_SI(FP32_S),
    .FP64_SI(FP64_S),
    .Fflags_SO(Fflags_SO),
    .Full_precision_SI(Full_precision_S),
    .Inf_a_SI(Inf_a_S),
    .Inf_b_SI(Inf_b_S),
    .Mant_in_DI(Mant_z_D),
    .NaN_a_SI(NaN_a_S),
    .NaN_b_SI(NaN_b_S),
    .RM_SI(RM_dly_S),
    .Result_DO(Result_DO),
    .SNaN_SI(SNaN_S),
    .Sign_in_DI(Sign_z_D),
    .Sqrt_enable_SI(Sqrt_enable_S),
    .Zero_a_SI(Zero_a_S),
    .Zero_b_SI(Zero_b_S)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:37370.16-37396.3" *)
  nrbd_nrsc_mvp nrbd_nrsc_U0 (
    .Clk_CI(Clk_CI),
    .Div_enable_SO(Div_enable_S),
    .Div_start_SI(Div_start_SI),
    .Done_SO(Done_SO),
    .Exp_a_DI(Exp_a_D),
    .Exp_b_DI(Exp_b_D),
    .Exp_z_DO(Exp_z_D),
    .FP16ALT_SO(FP16ALT_S),
    .FP16_SO(FP16_S),
    .FP32_SO(FP32_S),
    .FP64_SO(FP64_S),
    .Format_sel_SI(Format_sel_SI),
    .Full_precision_SO(Full_precision_S),
    .Kill_SI(Kill_SI),
    .Mant_a_DI(Mant_a_D),
    .Mant_b_DI(Mant_b_D),
    .Mant_z_DO(Mant_z_D),
    .Precision_ctl_SI(Precision_ctl_SI),
    .Ready_SO(Ready_SO),
    .Rst_RBI(Rst_RBI),
    .Special_case_SBI(Special_case_SB),
    .Special_case_dly_SBI(Special_case_dly_SB),
    .Sqrt_enable_SO(Sqrt_enable_S),
    .Sqrt_start_SI(Sqrt_start_SI),
    .Start_SI(Start_S)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:37342.17-37368.3" *)
  preprocess_mvp preprocess_U0 (
    .Clk_CI(Clk_CI),
    .Div_start_SI(Div_start_SI),
    .Exp_a_DO_norm(Exp_a_D),
    .Exp_b_DO_norm(Exp_b_D),
    .Format_sel_SI(Format_sel_SI),
    .Inf_a_SO(Inf_a_S),
    .Inf_b_SO(Inf_b_S),
    .Mant_a_DO_norm(Mant_a_D),
    .Mant_b_DO_norm(Mant_b_D),
    .NaN_a_SO(NaN_a_S),
    .NaN_b_SO(NaN_b_S),
    .Operand_a_DI(Operand_a_DI),
    .Operand_b_DI(Operand_b_DI),
    .RM_SI(RM_SI),
    .RM_dly_SO(RM_dly_S),
    .Ready_SI(Ready_SO),
    .Rst_RBI(Rst_RBI),
    .SNaN_SO(SNaN_S),
    .Sign_z_DO(Sign_z_D),
    .Special_case_SBO(Special_case_SB),
    .Special_case_dly_SBO(Special_case_dly_SB),
    .Sqrt_start_SI(Sqrt_start_SI),
    .Start_SO(Start_S),
    .Zero_a_SO(Zero_a_S),
    .Zero_b_SO(Zero_b_S)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\norm_div_sqrt_mvp" *)
(* src = "Vortex_axi_fpu.v:32711.1-33336.10" *)
module norm_div_sqrt_mvp(Mant_in_DI, Exp_in_DI, Sign_in_DI, Div_enable_SI, Sqrt_enable_SI, Inf_a_SI, Inf_b_SI, Zero_a_SI, Zero_b_SI, NaN_a_SI, NaN_b_SI, SNaN_SI, RM_SI, Full_precision_SI, FP32_SI, FP64_SI, FP16_SI, FP16ALT_SI, Result_DO, Fflags_SO);
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _000_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [10:0] _002_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [56:0] _003_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _004_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _005_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _006_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _007_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _008_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [10:0] _009_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [56:0] _010_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _011_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _012_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [56:0] _013_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _014_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _015_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _016_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [10:0] _017_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [56:0] _018_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _019_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _020_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _021_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [10:0] _022_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [56:0] _023_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _024_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _025_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [10:0] _026_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [56:0] _027_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _028_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _029_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [10:0] _030_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [56:0] _031_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _032_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _033_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [10:0] _034_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [56:0] _035_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _036_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [10:0] _037_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [56:0] _038_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _039_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _040_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _041_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _042_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [10:0] _043_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [56:0] _044_;
  (* src = "Vortex_axi_fpu.v:33228.2-33261.6" *)
  wire [1:0] _045_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _046_;
  (* src = "Vortex_axi_fpu.v:33228.2-33261.6" *)
  wire _047_;
  (* src = "Vortex_axi_fpu.v:33228.2-33261.6" *)
  wire [52:0] _048_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _049_;
  (* src = "Vortex_axi_fpu.v:33318.2-33331.110" *)
  wire [63:0] _050_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _051_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _052_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _053_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _054_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [10:0] _055_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [56:0] _056_;
  (* src = "Vortex_axi_fpu.v:33228.2-33261.6" *)
  wire [1:0] _057_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _058_;
  (* src = "Vortex_axi_fpu.v:33228.2-33261.6" *)
  wire _059_;
  (* src = "Vortex_axi_fpu.v:33228.2-33261.6" *)
  wire [52:0] _060_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _061_;
  (* src = "Vortex_axi_fpu.v:33318.2-33331.110" *)
  wire [63:0] _062_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _063_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _064_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _065_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _066_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _067_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _068_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _069_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _070_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _071_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _072_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [10:0] _073_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [56:0] _074_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _075_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _076_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _077_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _078_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _079_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _080_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [10:0] _081_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [56:0] _082_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _083_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _084_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _085_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [10:0] _086_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _087_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _088_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _089_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _090_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [10:0] _091_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [56:0] _092_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire [52:0] _093_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _094_;
  (* src = "Vortex_axi_fpu.v:32837.2-33218.6" *)
  wire _095_;
  (* src = "Vortex_axi_fpu.v:32817.20-32817.34" *)
  (* unused_bits = "13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _096_;
  (* src = "Vortex_axi_fpu.v:33282.22-33282.50" *)
  wire _097_;
  (* src = "Vortex_axi_fpu.v:33285.22-33285.49" *)
  wire _098_;
  (* src = "Vortex_axi_fpu.v:33029.12-33029.69" *)
  wire _099_;
  (* src = "Vortex_axi_fpu.v:33070.13-33070.90" *)
  wire _100_;
  (* src = "Vortex_axi_fpu.v:33124.16-33124.45" *)
  wire _101_;
  (* src = "Vortex_axi_fpu.v:33124.63-33124.94" *)
  wire _102_;
  (* src = "Vortex_axi_fpu.v:33124.113-33124.142" *)
  wire _103_;
  (* src = "Vortex_axi_fpu.v:32878.9-32878.34" *)
  wire _104_;
  (* src = "Vortex_axi_fpu.v:32896.14-32896.42" *)
  wire _105_;
  (* src = "Vortex_axi_fpu.v:32955.9-32955.35" *)
  wire _106_;
  (* src = "Vortex_axi_fpu.v:33070.12-33070.110" *)
  wire _107_;
  (* src = "Vortex_axi_fpu.v:33106.15-33106.65" *)
  wire _108_;
  (* src = "Vortex_axi_fpu.v:33106.70-33106.120" *)
  wire _109_;
  (* src = "Vortex_axi_fpu.v:33106.126-33106.176" *)
  wire _110_;
  (* src = "Vortex_axi_fpu.v:33106.182-33106.238" *)
  wire _111_;
  (* src = "Vortex_axi_fpu.v:33124.15-33124.57" *)
  wire _112_;
  (* src = "Vortex_axi_fpu.v:33124.62-33124.106" *)
  wire _113_;
  (* src = "Vortex_axi_fpu.v:33124.112-33124.154" *)
  wire _114_;
  (* src = "Vortex_axi_fpu.v:33124.160-33124.205" *)
  wire _115_;
  (* src = "Vortex_axi_fpu.v:33276.86-33276.113" *)
  wire _116_;
  (* src = "Vortex_axi_fpu.v:33276.118-33276.144" *)
  wire _117_;
  (* src = "Vortex_axi_fpu.v:33276.150-33276.177" *)
  wire _118_;
  (* src = "Vortex_axi_fpu.v:33276.183-33276.213" *)
  wire _119_;
  (* src = "Vortex_axi_fpu.v:33276.22-33276.216" *)
  wire _120_;
  (* src = "Vortex_axi_fpu.v:33032.9-33032.35" *)
  wire _121_;
  (* src = "Vortex_axi_fpu.v:32817.20-32817.30" *)
  wire [31:0] _122_;
  (* src = "Vortex_axi_fpu.v:33070.95-33070.110" *)
  wire _123_;
  (* src = "Vortex_axi_fpu.v:33282.39-33282.50" *)
  wire _124_;
  (* src = "Vortex_axi_fpu.v:33333.22-33333.40" *)
  wire _125_;
  (* src = "Vortex_axi_fpu.v:33106.14-33106.121" *)
  wire _126_;
  (* src = "Vortex_axi_fpu.v:33106.13-33106.177" *)
  wire _127_;
  (* src = "Vortex_axi_fpu.v:33106.12-33106.239" *)
  wire _128_;
  (* src = "Vortex_axi_fpu.v:33124.14-33124.107" *)
  wire _129_;
  (* src = "Vortex_axi_fpu.v:33124.13-33124.155" *)
  wire _130_;
  (* src = "Vortex_axi_fpu.v:33124.12-33124.206" *)
  wire _131_;
  (* src = "Vortex_axi_fpu.v:33276.43-33276.78" *)
  wire _132_;
  (* src = "Vortex_axi_fpu.v:33276.85-33276.145" *)
  wire _133_;
  (* src = "Vortex_axi_fpu.v:33276.84-33276.178" *)
  wire _134_;
  (* src = "Vortex_axi_fpu.v:33276.83-33276.214" *)
  wire _135_;
  (* src = "Vortex_axi_fpu.v:33276.42-33276.215" *)
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  (* src = "Vortex_axi_fpu.v:33236.24-33236.46" *)
  wire _140_;
  (* src = "Vortex_axi_fpu.v:33244.24-33244.46" *)
  wire _141_;
  (* src = "Vortex_axi_fpu.v:33252.24-33252.47" *)
  wire _142_;
  (* src = "Vortex_axi_fpu.v:33260.24-33260.47" *)
  wire _143_;
  (* src = "Vortex_axi_fpu.v:33263.26-33263.39" *)
  wire _144_;
  (* src = "Vortex_axi_fpu.v:32827.24-32827.37" *)
  (* unused_bits = "11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _145_;
  (* src = "Vortex_axi_fpu.v:33314.37-33314.91" *)
  (* unused_bits = "52" *)
  wire [52:0] _146_;
  (* src = "Vortex_axi_fpu.v:32785.6-32785.16" *)
  wire Div_Zero_S;
  (* src = "Vortex_axi_fpu.v:32742.13-32742.26" *)
  input Div_enable_SI;
  wire Div_enable_SI;
  (* src = "Vortex_axi_fpu.v:32781.6-32781.14" *)
  wire Exp_OF_S;
  (* src = "Vortex_axi_fpu.v:32783.6-32783.14" *)
  wire Exp_UF_S;
  (* src = "Vortex_axi_fpu.v:33312.14-33312.37" *)
  wire [10:0] Exp_before_format_ctl_D;
  (* src = "Vortex_axi_fpu.v:32738.27-32738.36" *)
  input [12:0] Exp_in_DI;
  wire [12:0] Exp_in_DI;
  (* src = "Vortex_axi_fpu.v:32791.13-32791.27" *)
  wire [10:0] Exp_res_norm_D;
  (* src = "Vortex_axi_fpu.v:33304.14-33304.29" *)
  wire [10:0] Exp_res_round_D;
  (* src = "Vortex_axi_fpu.v:32825.14-32825.26" *)
  (* unused_bits = "11 12" *)
  wire [12:0] Exp_subOne_D;
  (* src = "Vortex_axi_fpu.v:32771.13-32771.23" *)
  input FP16ALT_SI;
  wire FP16ALT_SI;
  (* src = "Vortex_axi_fpu.v:32769.13-32769.20" *)
  input FP16_SI;
  wire FP16_SI;
  (* src = "Vortex_axi_fpu.v:32765.13-32765.20" *)
  input FP32_SI;
  wire FP32_SI;
  (* src = "Vortex_axi_fpu.v:32767.13-32767.20" *)
  input FP64_SI;
  wire FP64_SI;
  (* src = "Vortex_axi_fpu.v:32775.20-32775.29" *)
  output [4:0] Fflags_SO;
  wire [4:0] Fflags_SO;
  (* src = "Vortex_axi_fpu.v:32763.13-32763.30" *)
  input Full_precision_SI;
  wire Full_precision_SI;
  (* src = "Vortex_axi_fpu.v:32787.7-32787.17" *)
  wire In_Exact_S;
  (* src = "Vortex_axi_fpu.v:32746.13-32746.21" *)
  input Inf_a_SI;
  wire Inf_a_SI;
  (* src = "Vortex_axi_fpu.v:32748.13-32748.21" *)
  input Inf_b_SI;
  wire Inf_b_SI;
  (* src = "Vortex_axi_fpu.v:32819.41-32819.50" *)
  wire [52:0] Mant_RS_D;
  (* src = "Vortex_axi_fpu.v:33310.14-33310.38" *)
  wire [51:0] Mant_before_format_ctl_D;
  (* src = "Vortex_axi_fpu.v:32833.13-32833.28" *)
  wire [56:0] Mant_forround_D;
  (* src = "Vortex_axi_fpu.v:32821.14-32821.30" *)
  wire [56:0] Mant_forsticky_D;
  (* src = "Vortex_axi_fpu.v:32735.20-32735.30" *)
  input [56:0] Mant_in_DI;
  wire [56:0] Mant_in_DI;
  (* src = "Vortex_axi_fpu.v:32829.12-32829.24" *)
  wire [1:0] Mant_lower_D;
  (* src = "Vortex_axi_fpu.v:32789.40-32789.55" *)
  wire [52:0] Mant_res_norm_D;
  (* src = "Vortex_axi_fpu.v:33302.14-33302.30" *)
  wire [51:0] Mant_res_round_D;
  (* src = "Vortex_axi_fpu.v:33224.6-33224.20" *)
  wire Mant_roundUp_S;
  (* src = "Vortex_axi_fpu.v:33294.41-33294.62" *)
  wire [52:0] Mant_roundUp_Vector_S;
  (* src = "Vortex_axi_fpu.v:33226.7-33226.21" *)
  wire Mant_rounded_S;
  (* src = "Vortex_axi_fpu.v:32831.6-32831.23" *)
  wire Mant_sticky_bit_D;
  (* src = "Vortex_axi_fpu.v:33222.14-33222.33" *)
  wire [53:0] Mant_upperRounded_D;
  (* src = "Vortex_axi_fpu.v:33220.40-33220.52" *)
  wire [52:0] Mant_upper_D;
  (* src = "Vortex_axi_fpu.v:32779.6-32779.13" *)
  wire NV_OP_S;
  (* src = "Vortex_axi_fpu.v:32754.13-32754.21" *)
  input NaN_a_SI;
  wire NaN_a_SI;
  (* src = "Vortex_axi_fpu.v:32756.13-32756.21" *)
  input NaN_b_SI;
  wire NaN_b_SI;
  (* src = "Vortex_axi_fpu.v:32815.14-32815.22" *)
  wire [12:0] Num_RS_D;
  (* src = "Vortex_axi_fpu.v:32761.19-32761.24" *)
  input [2:0] RM_SI;
  wire [2:0] RM_SI;
  (* src = "Vortex_axi_fpu.v:32773.20-32773.29" *)
  output [63:0] Result_DO;
  wire [63:0] Result_DO;
  (* src = "Vortex_axi_fpu.v:32758.13-32758.20" *)
  input SNaN_SI;
  wire SNaN_SI;
  (* src = "Vortex_axi_fpu.v:32740.13-32740.23" *)
  input Sign_in_DI;
  wire Sign_in_DI;
  (* src = "Vortex_axi_fpu.v:32777.6-32777.16" *)
  wire Sign_res_D;
  (* src = "Vortex_axi_fpu.v:32744.13-32744.27" *)
  input Sqrt_enable_SI;
  wire Sqrt_enable_SI;
  (* src = "Vortex_axi_fpu.v:32750.13-32750.22" *)
  input Zero_a_SI;
  wire Zero_a_SI;
  (* src = "Vortex_axi_fpu.v:32752.13-32752.22" *)
  input Zero_b_SI;
  wire Zero_b_SI;
  assign { _096_[31:13], Num_RS_D } = $signed(_122_) + (* src = "Vortex_axi_fpu.v:32817.20-32817.34" *) $signed(32'd2);
  assign Mant_upperRounded_D = Mant_upper_D + (* src = "Vortex_axi_fpu.v:33298.31-33298.67" *) { 7'h00, Mant_roundUp_Vector_S[45], 2'h0, Mant_roundUp_Vector_S[42], 12'h000, Mant_roundUp_Vector_S[29], 28'h0000000, Mant_roundUp_Vector_S[0] };
  assign Exp_res_round_D = Exp_res_norm_D + (* src = "Vortex_axi_fpu.v:33308.27-33308.57" *) Mant_upperRounded_D[53];
  assign _097_ = Mant_rounded_S & (* src = "Vortex_axi_fpu.v:33282.22-33282.50" *) _124_;
  assign _098_ = Mant_rounded_S & (* src = "Vortex_axi_fpu.v:33285.22-33285.49" *) Sign_in_DI;
  assign _099_ = ! (* src = "Vortex_axi_fpu.v:33029.12-33029.69" *) Exp_in_DI[11:0];
  assign _100_ = Exp_in_DI[11:0] == (* src = "Vortex_axi_fpu.v:33070.13-33070.90" *) 12'h001;
  assign _102_ = Exp_in_DI[10:0] == (* src = "Vortex_axi_fpu.v:33124.63-33124.94" *) 11'h7ff;
  assign _103_ = Exp_in_DI[4:0] == (* src = "Vortex_axi_fpu.v:33124.113-33124.142" *) 5'h1f;
  assign _101_ = Exp_in_DI[7:0] == (* src = "Vortex_axi_fpu.v:33124.161-33124.190" *) 8'hff;
  assign _104_ = Div_enable_SI && (* src = "Vortex_axi_fpu.v:32934.12-32934.37" *) Inf_b_SI;
  assign _106_ = Div_enable_SI && (* src = "Vortex_axi_fpu.v:32993.12-32993.38" *) Zero_b_SI;
  assign _105_ = Sign_in_DI && (* src = "Vortex_axi_fpu.v:33011.12-33011.40" *) Sqrt_enable_SI;
  assign _107_ = _100_ && (* src = "Vortex_axi_fpu.v:33070.12-33070.110" *) _123_;
  assign _108_ = Exp_in_DI[8] && (* src = "Vortex_axi_fpu.v:33106.15-33106.65" *) FP32_SI;
  assign _109_ = Exp_in_DI[11] && (* src = "Vortex_axi_fpu.v:33106.70-33106.120" *) FP64_SI;
  assign _110_ = Exp_in_DI[5] && (* src = "Vortex_axi_fpu.v:33106.126-33106.176" *) FP16_SI;
  assign _111_ = Exp_in_DI[8] && (* src = "Vortex_axi_fpu.v:33106.182-33106.238" *) FP16ALT_SI;
  assign _112_ = _101_ && (* src = "Vortex_axi_fpu.v:33124.15-33124.57" *) FP32_SI;
  assign _113_ = _102_ && (* src = "Vortex_axi_fpu.v:33124.62-33124.106" *) FP64_SI;
  assign _114_ = _103_ && (* src = "Vortex_axi_fpu.v:33124.112-33124.154" *) FP16_SI;
  assign _115_ = _101_ && (* src = "Vortex_axi_fpu.v:33124.160-33124.205" *) FP16ALT_SI;
  assign _116_ = FP32_SI && (* src = "Vortex_axi_fpu.v:33276.86-33276.113" *) Mant_upper_D[29];
  assign _117_ = FP64_SI && (* src = "Vortex_axi_fpu.v:33276.118-33276.144" *) Mant_upper_D[0];
  assign _118_ = FP16_SI && (* src = "Vortex_axi_fpu.v:33276.150-33276.177" *) Mant_upper_D[42];
  assign _119_ = FP16ALT_SI && (* src = "Vortex_axi_fpu.v:33276.183-33276.213" *) Mant_upper_D[45];
  assign _120_ = Mant_lower_D[1] && (* src = "Vortex_axi_fpu.v:33276.22-33276.216" *) _136_;
  assign Mant_roundUp_Vector_S[0] = FP64_SI && (* src = "Vortex_axi_fpu.v:33296.153-33296.178" *) Mant_roundUp_S;
  assign Mant_roundUp_Vector_S[29] = FP32_SI && (* src = "Vortex_axi_fpu.v:33296.113-33296.138" *) Mant_roundUp_S;
  assign Mant_roundUp_Vector_S[42] = FP16_SI && (* src = "Vortex_axi_fpu.v:33296.77-33296.102" *) Mant_roundUp_S;
  assign Mant_roundUp_Vector_S[45] = FP16ALT_SI && (* src = "Vortex_axi_fpu.v:33296.41-33296.69" *) Mant_roundUp_S;
  assign _121_ = | (* src = "Vortex_axi_fpu.v:33145.14-33145.40" *) Mant_in_DI;
  assign _122_ = ~ (* src = "Vortex_axi_fpu.v:32817.20-32817.30" *) $signed({ Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI[12], Exp_in_DI });
  assign _123_ = ~ (* src = "Vortex_axi_fpu.v:33127.9-33127.24" *) Mant_in_DI[56];
  assign _124_ = ~ (* src = "Vortex_axi_fpu.v:33282.39-33282.50" *) Sign_in_DI;
  assign _125_ = ~ (* src = "Vortex_axi_fpu.v:33333.22-33333.40" *) Full_precision_SI;
  assign _126_ = _108_ | (* src = "Vortex_axi_fpu.v:33106.14-33106.121" *) _109_;
  assign _127_ = _126_ | (* src = "Vortex_axi_fpu.v:33106.13-33106.177" *) _110_;
  assign _128_ = _127_ | (* src = "Vortex_axi_fpu.v:33106.12-33106.239" *) _111_;
  assign _129_ = _112_ | (* src = "Vortex_axi_fpu.v:33124.14-33124.107" *) _113_;
  assign _130_ = _129_ | (* src = "Vortex_axi_fpu.v:33124.13-33124.155" *) _114_;
  assign _131_ = _130_ | (* src = "Vortex_axi_fpu.v:33124.12-33124.206" *) _115_;
  assign Mant_rounded_S = _144_ | (* src = "Vortex_axi_fpu.v:33263.26-33263.59" *) Mant_sticky_bit_D;
  assign _132_ = Mant_lower_D[0] | (* src = "Vortex_axi_fpu.v:33276.43-33276.78" *) Mant_sticky_bit_D;
  assign _133_ = _116_ | (* src = "Vortex_axi_fpu.v:33276.85-33276.145" *) _117_;
  assign _134_ = _133_ | (* src = "Vortex_axi_fpu.v:33276.84-33276.178" *) _118_;
  assign _135_ = _134_ | (* src = "Vortex_axi_fpu.v:33276.83-33276.214" *) _119_;
  assign _136_ = _132_ | (* src = "Vortex_axi_fpu.v:33276.42-33276.215" *) _135_;
  assign In_Exact_S = _125_ | (* src = "Vortex_axi_fpu.v:33333.22-33333.57" *) Mant_rounded_S;
  assign _062_ = FP16_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33326.12-33326.19|Vortex_axi_fpu.v:33326.8-33331.110" *) { 48'hffffffffffff, Sign_res_D, Exp_before_format_ctl_D[4:0], Mant_before_format_ctl_D[51:42] } : { 48'hffffffffffff, Sign_res_D, Exp_before_format_ctl_D[7:0], Mant_before_format_ctl_D[51:45] };
  assign _050_ = FP64_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33323.12-33323.19|Vortex_axi_fpu.v:33323.8-33331.110" *) { Sign_res_D, Exp_before_format_ctl_D, Mant_before_format_ctl_D } : _062_;
  assign Result_DO = FP32_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33320.7-33320.14|Vortex_axi_fpu.v:33320.3-33331.110" *) { 32'hffffffff, Sign_res_D, Exp_before_format_ctl_D[7:0], Mant_before_format_ctl_D[51:29] } : _050_;
  function [0:0] _199_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33273.3-33289.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _199_ = b[0:0];
      3'b?1?:
        _199_ = b[1:1];
      3'b1??:
        _199_ = b[2:2];
      default:
        _199_ = a;
    endcase
  endfunction
  assign Mant_roundUp_S = _199_(1'h0, { _120_, _097_, _098_ }, { _139_, _138_, _137_ });
  assign _137_ = RM_SI == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33273.3-33289.10" *) 3'h3;
  assign _138_ = RM_SI == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33273.3-33289.10" *) 3'h2;
  assign _139_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:33273.3-33289.10" *) RM_SI;
  assign _059_ = FP16_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33246.12-33246.19|Vortex_axi_fpu.v:33246.8-33261.6" *) _142_ : _143_;
  assign _057_ = FP16_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33246.12-33246.19|Vortex_axi_fpu.v:33246.8-33261.6" *) Mant_res_norm_D[41:40] : Mant_res_norm_D[44:43];
  assign _060_ = FP16_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33246.12-33246.19|Vortex_axi_fpu.v:33246.8-33261.6" *) { Mant_res_norm_D[52:42], 42'h00000000000 } : { Mant_res_norm_D[52:45], 45'h000000000000 };
  assign _047_ = FP64_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33238.12-33238.19|Vortex_axi_fpu.v:33238.8-33261.6" *) _141_ : _059_;
  assign _045_ = FP64_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33238.12-33238.19|Vortex_axi_fpu.v:33238.8-33261.6" *) Mant_forround_D[56:55] : _057_;
  assign _048_ = FP64_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33238.12-33238.19|Vortex_axi_fpu.v:33238.8-33261.6" *) Mant_res_norm_D : _060_;
  assign Mant_sticky_bit_D = FP32_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33230.7-33230.14|Vortex_axi_fpu.v:33230.3-33261.6" *) _140_ : _047_;
  assign Mant_lower_D = FP32_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33230.7-33230.14|Vortex_axi_fpu.v:33230.3-33261.6" *) Mant_res_norm_D[28:27] : _045_;
  assign Mant_upper_D = FP32_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33230.7-33230.14|Vortex_axi_fpu.v:33230.3-33261.6" *) { Mant_res_norm_D[52:29], 29'h00000000 } : _048_;
  assign _038_ = Mant_in_DI[56] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33183.12-33183.26|Vortex_axi_fpu.v:33183.8-33218.6" *) { Mant_in_DI[3:0], 53'h00000000000000 } : { Mant_in_DI[2:0], 54'h00000000000000 };
  assign _037_ = Mant_in_DI[56] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33183.12-33183.26|Vortex_axi_fpu.v:33183.8-33218.6" *) Exp_in_DI[10:0] : Exp_subOne_D[10:0];
  assign _039_ = Mant_in_DI[56] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33183.12-33183.26|Vortex_axi_fpu.v:33183.8-33218.6" *) { 1'h1, Mant_in_DI[55:4] } : Mant_in_DI[55:3];
  assign _035_ = Mant_in_DI[56] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33127.9-33127.24|Vortex_axi_fpu.v:33127.5-33180.8" *) 57'h000000000000000 : { Mant_in_DI[2:0], 54'h00000000000000 };
  assign _034_ = Mant_in_DI[56] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33127.9-33127.24|Vortex_axi_fpu.v:33127.5-33180.8" *) 11'h7ff : Exp_subOne_D[10:0];
  assign _036_ = Mant_in_DI[56] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33127.9-33127.24|Vortex_axi_fpu.v:33127.5-33180.8" *) 53'h00000000000000 : Mant_in_DI[55:3];
  assign _033_ = Mant_in_DI[56] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33127.9-33127.24|Vortex_axi_fpu.v:33127.5-33180.8" *) 1'h1 : 1'h0;
  assign _031_ = _131_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33124.12-33124.206|Vortex_axi_fpu.v:33124.8-33218.6" *) _035_ : _038_;
  assign _030_ = _131_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33124.12-33124.206|Vortex_axi_fpu.v:33124.8-33218.6" *) _034_ : _037_;
  assign _032_ = _131_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33124.12-33124.206|Vortex_axi_fpu.v:33124.8-33218.6" *) _036_ : _039_;
  assign _029_ = _131_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33124.12-33124.206|Vortex_axi_fpu.v:33124.8-33218.6" *) _033_ : 1'h0;
  assign _027_ = _128_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33106.12-33106.239|Vortex_axi_fpu.v:33106.8-33218.6" *) 57'h000000000000000 : _031_;
  assign _026_ = _128_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33106.12-33106.239|Vortex_axi_fpu.v:33106.8-33218.6" *) 11'h7ff : _030_;
  assign _028_ = _128_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33106.12-33106.239|Vortex_axi_fpu.v:33106.8-33218.6" *) 53'h00000000000000 : _032_;
  assign _025_ = _128_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33106.12-33106.239|Vortex_axi_fpu.v:33106.8-33218.6" *) 1'h1 : _029_;
  assign _023_ = Exp_in_DI[12] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33088.12-33088.25|Vortex_axi_fpu.v:33088.8-33218.6" *) Mant_forsticky_D : _027_;
  assign _022_ = Exp_in_DI[12] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33088.12-33088.25|Vortex_axi_fpu.v:33088.8-33218.6" *) 11'h000 : _026_;
  assign _024_ = Exp_in_DI[12] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33088.12-33088.25|Vortex_axi_fpu.v:33088.8-33218.6" *) Mant_RS_D : _028_;
  assign _021_ = Exp_in_DI[12] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33088.12-33088.25|Vortex_axi_fpu.v:33088.8-33218.6" *) 1'h1 : 1'h0;
  assign _020_ = Exp_in_DI[12] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33088.12-33088.25|Vortex_axi_fpu.v:33088.8-33218.6" *) 1'h0 : _025_;
  assign _018_ = _107_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33070.12-33070.110|Vortex_axi_fpu.v:33070.8-33218.6" *) { Mant_in_DI[3:0], 53'h00000000000000 } : _023_;
  assign _017_ = _107_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33070.12-33070.110|Vortex_axi_fpu.v:33070.8-33218.6" *) 11'h000 : _022_;
  assign _019_ = _107_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33070.12-33070.110|Vortex_axi_fpu.v:33070.8-33218.6" *) Mant_in_DI[56:4] : _024_;
  assign _016_ = _107_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33070.12-33070.110|Vortex_axi_fpu.v:33070.8-33218.6" *) 1'h1 : _021_;
  assign _015_ = _107_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33070.12-33070.110|Vortex_axi_fpu.v:33070.8-33218.6" *) 1'h0 : _020_;
  assign _013_ = _121_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33032.9-33032.35|Vortex_axi_fpu.v:33032.5-33067.8" *) { Mant_in_DI[4:0], 52'h0000000000000 } : 57'h000000000000000;
  assign _014_ = _121_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33032.9-33032.35|Vortex_axi_fpu.v:33032.5-33067.8" *) { 1'h0, Mant_in_DI[56:5] } : 53'h00000000000000;
  assign _012_ = _121_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33032.9-33032.35|Vortex_axi_fpu.v:33032.5-33067.8" *) 1'h1 : 1'h0;
  assign _010_ = _099_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33029.12-33029.69|Vortex_axi_fpu.v:33029.8-33218.6" *) _013_ : _018_;
  assign _009_ = _099_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33029.12-33029.69|Vortex_axi_fpu.v:33029.8-33218.6" *) 11'h000 : _017_;
  assign _011_ = _099_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33029.12-33029.69|Vortex_axi_fpu.v:33029.8-33218.6" *) _014_ : _019_;
  assign _008_ = _099_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33029.12-33029.69|Vortex_axi_fpu.v:33029.8-33218.6" *) _012_ : _016_;
  assign _007_ = _099_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33029.12-33029.69|Vortex_axi_fpu.v:33029.8-33218.6" *) 1'h0 : _015_;
  assign _005_ = _105_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33011.12-33011.40|Vortex_axi_fpu.v:33011.8-33218.6" *) 1'h1 : 1'h0;
  assign _003_ = _105_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33011.12-33011.40|Vortex_axi_fpu.v:33011.8-33218.6" *) 57'h000000000000000 : _010_;
  assign _002_ = _105_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33011.12-33011.40|Vortex_axi_fpu.v:33011.8-33218.6" *) 11'h7ff : _009_;
  assign _004_ = _105_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33011.12-33011.40|Vortex_axi_fpu.v:33011.8-33218.6" *) 53'h08000000000000 : _011_;
  assign _001_ = _105_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33011.12-33011.40|Vortex_axi_fpu.v:33011.8-33218.6" *) 1'h0 : _008_;
  assign _000_ = _105_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:33011.12-33011.40|Vortex_axi_fpu.v:33011.8-33218.6" *) 1'h0 : _007_;
  assign _094_ = _106_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32993.12-32993.38|Vortex_axi_fpu.v:32993.8-33218.6" *) 1'h0 : _005_;
  assign _095_ = _106_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32993.12-32993.38|Vortex_axi_fpu.v:32993.8-33218.6" *) Sign_in_DI : _006_;
  assign _092_ = _106_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32993.12-32993.38|Vortex_axi_fpu.v:32993.8-33218.6" *) 57'h000000000000000 : _003_;
  assign _091_ = _106_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32993.12-32993.38|Vortex_axi_fpu.v:32993.8-33218.6" *) 11'h7ff : _002_;
  assign _093_ = _106_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32993.12-32993.38|Vortex_axi_fpu.v:32993.8-33218.6" *) 53'h00000000000000 : _004_;
  assign _090_ = _106_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32993.12-32993.38|Vortex_axi_fpu.v:32993.8-33218.6" *) 1'h0 : _001_;
  assign _089_ = _106_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32993.12-32993.38|Vortex_axi_fpu.v:32993.8-33218.6" *) 1'h0 : _000_;
  assign _078_ = _106_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32955.9-32955.35|Vortex_axi_fpu.v:32955.5-32990.8" *) 1'h1 : 1'h0;
  assign _088_ = _106_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32955.9-32955.35|Vortex_axi_fpu.v:32955.5-32990.8" *) 1'h0 : Sign_in_DI;
  assign _086_ = _106_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32955.9-32955.35|Vortex_axi_fpu.v:32955.5-32990.8" *) 11'h7ff : 11'h000;
  assign _087_ = _106_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32955.9-32955.35|Vortex_axi_fpu.v:32955.5-32990.8" *) 53'h08000000000000 : 53'h00000000000000;
  assign _082_ = Zero_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32952.12-32952.21|Vortex_axi_fpu.v:32952.8-33218.6" *) 57'h000000000000000 : _092_;
  assign _081_ = Zero_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32952.12-32952.21|Vortex_axi_fpu.v:32952.8-33218.6" *) _086_ : _091_;
  assign _083_ = Zero_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32952.12-32952.21|Vortex_axi_fpu.v:32952.8-33218.6" *) _087_ : _093_;
  assign _080_ = Zero_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32952.12-32952.21|Vortex_axi_fpu.v:32952.8-33218.6" *) 1'h0 : _090_;
  assign _084_ = Zero_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32952.12-32952.21|Vortex_axi_fpu.v:32952.8-33218.6" *) _078_ : _094_;
  assign _079_ = Zero_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32952.12-32952.21|Vortex_axi_fpu.v:32952.8-33218.6" *) 1'h0 : _089_;
  assign _085_ = Zero_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32952.12-32952.21|Vortex_axi_fpu.v:32952.8-33218.6" *) _088_ : _095_;
  assign _076_ = _104_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32934.12-32934.37|Vortex_axi_fpu.v:32934.8-33218.6" *) 1'h0 : _084_;
  assign _077_ = _104_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32934.12-32934.37|Vortex_axi_fpu.v:32934.8-33218.6" *) Sign_in_DI : _085_;
  assign _074_ = _104_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32934.12-32934.37|Vortex_axi_fpu.v:32934.8-33218.6" *) 57'h000000000000000 : _082_;
  assign _073_ = _104_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32934.12-32934.37|Vortex_axi_fpu.v:32934.8-33218.6" *) 11'h000 : _081_;
  assign _075_ = _104_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32934.12-32934.37|Vortex_axi_fpu.v:32934.8-33218.6" *) 53'h00000000000000 : _083_;
  assign _072_ = _104_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32934.12-32934.37|Vortex_axi_fpu.v:32934.8-33218.6" *) 1'h0 : _080_;
  assign _071_ = _104_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32934.12-32934.37|Vortex_axi_fpu.v:32934.8-33218.6" *) 1'h1 : _079_;
  assign _070_ = _104_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32934.12-32934.37|Vortex_axi_fpu.v:32934.8-33218.6" *) 1'h0 : _078_;
  assign _006_ = _105_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32896.14-32896.42|Vortex_axi_fpu.v:32896.10-32931.8" *) 1'h0 : Sign_in_DI;
  assign _069_ = _105_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32896.14-32896.42|Vortex_axi_fpu.v:32896.10-32931.8" *) 53'h08000000000000 : 53'h00000000000000;
  assign _068_ = _105_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32896.14-32896.42|Vortex_axi_fpu.v:32896.10-32931.8" *) 1'h0 : 1'h1;
  assign _066_ = _104_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32878.9-32878.34|Vortex_axi_fpu.v:32878.5-32931.8" *) 1'h1 : _005_;
  assign _067_ = _104_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32878.9-32878.34|Vortex_axi_fpu.v:32878.5-32931.8" *) 1'h0 : _006_;
  assign _065_ = _104_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32878.9-32878.34|Vortex_axi_fpu.v:32878.5-32931.8" *) 53'h08000000000000 : _069_;
  assign _064_ = _104_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32878.9-32878.34|Vortex_axi_fpu.v:32878.5-32931.8" *) 1'h0 : _068_;
  assign _056_ = Inf_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32875.12-32875.20|Vortex_axi_fpu.v:32875.8-33218.6" *) 57'h000000000000000 : _074_;
  assign _055_ = Inf_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32875.12-32875.20|Vortex_axi_fpu.v:32875.8-33218.6" *) 11'h7ff : _073_;
  assign _058_ = Inf_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32875.12-32875.20|Vortex_axi_fpu.v:32875.8-33218.6" *) _065_ : _075_;
  assign _052_ = Inf_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32875.12-32875.20|Vortex_axi_fpu.v:32875.8-33218.6" *) 1'h0 : _070_;
  assign _054_ = Inf_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32875.12-32875.20|Vortex_axi_fpu.v:32875.8-33218.6" *) 1'h0 : _072_;
  assign _061_ = Inf_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32875.12-32875.20|Vortex_axi_fpu.v:32875.8-33218.6" *) _066_ : _076_;
  assign _053_ = Inf_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32875.12-32875.20|Vortex_axi_fpu.v:32875.8-33218.6" *) _064_ : _071_;
  assign _063_ = Inf_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32875.12-32875.20|Vortex_axi_fpu.v:32875.8-33218.6" *) _067_ : _077_;
  assign _049_ = NaN_b_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32857.12-32857.20|Vortex_axi_fpu.v:32857.8-33218.6" *) SNaN_SI : _061_;
  assign _051_ = NaN_b_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32857.12-32857.20|Vortex_axi_fpu.v:32857.8-33218.6" *) 1'h0 : _063_;
  assign _044_ = NaN_b_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32857.12-32857.20|Vortex_axi_fpu.v:32857.8-33218.6" *) 57'h000000000000000 : _056_;
  assign _043_ = NaN_b_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32857.12-32857.20|Vortex_axi_fpu.v:32857.8-33218.6" *) 11'h7ff : _055_;
  assign _046_ = NaN_b_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32857.12-32857.20|Vortex_axi_fpu.v:32857.8-33218.6" *) 53'h08000000000000 : _058_;
  assign _042_ = NaN_b_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32857.12-32857.20|Vortex_axi_fpu.v:32857.8-33218.6" *) 1'h0 : _054_;
  assign _041_ = NaN_b_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32857.12-32857.20|Vortex_axi_fpu.v:32857.8-33218.6" *) 1'h0 : _053_;
  assign _040_ = NaN_b_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32857.12-32857.20|Vortex_axi_fpu.v:32857.8-33218.6" *) 1'h0 : _052_;
  assign NV_OP_S = NaN_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32839.7-32839.15|Vortex_axi_fpu.v:32839.3-33218.6" *) SNaN_SI : _049_;
  assign Sign_res_D = NaN_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32839.7-32839.15|Vortex_axi_fpu.v:32839.3-33218.6" *) 1'h0 : _051_;
  assign Mant_forround_D = NaN_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32839.7-32839.15|Vortex_axi_fpu.v:32839.3-33218.6" *) 57'h000000000000000 : _044_;
  assign Exp_res_norm_D = NaN_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32839.7-32839.15|Vortex_axi_fpu.v:32839.3-33218.6" *) 11'h7ff : _043_;
  assign Mant_res_norm_D = NaN_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32839.7-32839.15|Vortex_axi_fpu.v:32839.3-33218.6" *) 53'h08000000000000 : _046_;
  assign Exp_UF_S = NaN_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32839.7-32839.15|Vortex_axi_fpu.v:32839.3-33218.6" *) 1'h0 : _042_;
  assign Exp_OF_S = NaN_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32839.7-32839.15|Vortex_axi_fpu.v:32839.3-33218.6" *) 1'h0 : _041_;
  assign Div_Zero_S = NaN_a_SI ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:32839.7-32839.15|Vortex_axi_fpu.v:32839.3-33218.6" *) 1'h0 : _040_;
  assign _140_ = | (* src = "Vortex_axi_fpu.v:33236.24-33236.46" *) Mant_res_norm_D[26:0];
  assign _141_ = | (* src = "Vortex_axi_fpu.v:33244.24-33244.46" *) Mant_forround_D[55:0];
  assign _142_ = | (* src = "Vortex_axi_fpu.v:33252.24-33252.47" *) Mant_res_norm_D[39:30];
  assign _143_ = | (* src = "Vortex_axi_fpu.v:33260.24-33260.47" *) Mant_res_norm_D[42:30];
  assign _144_ = | (* src = "Vortex_axi_fpu.v:33263.26-33263.39" *) Mant_lower_D;
  assign { Mant_RS_D, Mant_forsticky_D } = { Mant_in_DI, 53'h00000000000000 } >> (* src = "Vortex_axi_fpu.v:32823.41-32823.78" *) Num_RS_D;
  assign { _145_[31:13], Exp_subOne_D } = $signed(Exp_in_DI) - (* src = "Vortex_axi_fpu.v:32827.24-32827.37" *) $signed(32'd1);
  assign Mant_res_round_D = Mant_upperRounded_D[53] ? (* src = "Vortex_axi_fpu.v:33306.29-33306.125" *) Mant_upperRounded_D[52:1] : Mant_upperRounded_D[51:0];
  assign { _146_[52], Mant_before_format_ctl_D } = Full_precision_SI ? (* src = "Vortex_axi_fpu.v:33314.37-33314.91" *) { 1'h0, Mant_res_round_D } : Mant_res_norm_D;
  assign Exp_before_format_ctl_D = Full_precision_SI ? (* src = "Vortex_axi_fpu.v:33316.36-33316.88" *) Exp_res_round_D : Exp_res_norm_D;
  assign _096_[12:0] = Num_RS_D;
  assign _145_[12:0] = Exp_subOne_D;
  assign _146_[51:0] = Mant_before_format_ctl_D;
  assign Fflags_SO = { NV_OP_S, Div_Zero_S, Exp_OF_S, Exp_UF_S, In_Exact_S };
  assign { Mant_roundUp_Vector_S[52:46], Mant_roundUp_Vector_S[44:43], Mant_roundUp_Vector_S[41:30], Mant_roundUp_Vector_S[28:1] } = 49'h0000000000000;
endmodule

(* dynports =  1  *)
(* hdlname = "\\nrbd_nrsc_mvp" *)
(* src = "Vortex_axi_fpu.v:37126.1-37239.10" *)
module nrbd_nrsc_mvp(Clk_CI, Rst_RBI, Div_start_SI, Sqrt_start_SI, Start_SI, Kill_SI, Special_case_SBI, Special_case_dly_SBI, Precision_ctl_SI, Format_sel_SI, Mant_a_DI, Mant_b_DI, Exp_a_DI, Exp_b_DI, Div_enable_SO, Sqrt_enable_SO, Full_precision_SO, FP32_SO, FP64_SO, FP16_SO, FP16ALT_SO
, Ready_SO, Done_SO, Mant_z_DO, Exp_z_DO);
  (* src = "Vortex_axi_fpu.v:37154.13-37154.19" *)
  input Clk_CI;
  wire Clk_CI;
  (* src = "Vortex_axi_fpu.v:37185.14-37185.27" *)
  output Div_enable_SO;
  wire Div_enable_SO;
  (* src = "Vortex_axi_fpu.v:37158.13-37158.25" *)
  input Div_start_SI;
  wire Div_start_SI;
  (* src = "Vortex_axi_fpu.v:37207.7-37207.22" *)
  (* unused_bits = "0" *)
  wire Div_start_dly_S;
  (* src = "Vortex_axi_fpu.v:37201.14-37201.21" *)
  output Done_SO;
  wire Done_SO;
  (* src = "Vortex_axi_fpu.v:37181.46-37181.54" *)
  input [11:0] Exp_a_DI;
  wire [11:0] Exp_a_DI;
  (* src = "Vortex_axi_fpu.v:37183.46-37183.54" *)
  input [11:0] Exp_b_DI;
  wire [11:0] Exp_b_DI;
  (* src = "Vortex_axi_fpu.v:37205.21-37205.29" *)
  output [12:0] Exp_z_DO;
  wire [12:0] Exp_z_DO;
  (* src = "Vortex_axi_fpu.v:37197.14-37197.24" *)
  output FP16ALT_SO;
  wire FP16ALT_SO;
  (* src = "Vortex_axi_fpu.v:37195.14-37195.21" *)
  output FP16_SO;
  wire FP16_SO;
  (* src = "Vortex_axi_fpu.v:37191.14-37191.21" *)
  output FP32_SO;
  wire FP32_SO;
  (* src = "Vortex_axi_fpu.v:37193.14-37193.21" *)
  output FP64_SO;
  wire FP64_SO;
  (* src = "Vortex_axi_fpu.v:37173.19-37173.32" *)
  input [1:0] Format_sel_SI;
  wire [1:0] Format_sel_SI;
  (* src = "Vortex_axi_fpu.v:37189.14-37189.31" *)
  output Full_precision_SO;
  wire Full_precision_SO;
  (* src = "Vortex_axi_fpu.v:37164.13-37164.20" *)
  input Kill_SI;
  wire Kill_SI;
  (* src = "Vortex_axi_fpu.v:37176.47-37176.56" *)
  input [52:0] Mant_a_DI;
  wire [52:0] Mant_a_DI;
  (* src = "Vortex_axi_fpu.v:37178.47-37178.56" *)
  input [52:0] Mant_b_DI;
  wire [52:0] Mant_b_DI;
  (* src = "Vortex_axi_fpu.v:37203.21-37203.30" *)
  output [56:0] Mant_z_DO;
  wire [56:0] Mant_z_DO;
  (* src = "Vortex_axi_fpu.v:37171.19-37171.35" *)
  input [5:0] Precision_ctl_SI;
  wire [5:0] Precision_ctl_SI;
  (* src = "Vortex_axi_fpu.v:37199.14-37199.22" *)
  output Ready_SO;
  wire Ready_SO;
  (* src = "Vortex_axi_fpu.v:37156.13-37156.20" *)
  input Rst_RBI;
  wire Rst_RBI;
  (* src = "Vortex_axi_fpu.v:37166.13-37166.29" *)
  input Special_case_SBI;
  wire Special_case_SBI;
  (* src = "Vortex_axi_fpu.v:37168.13-37168.33" *)
  input Special_case_dly_SBI;
  wire Special_case_dly_SBI;
  (* src = "Vortex_axi_fpu.v:37187.14-37187.28" *)
  output Sqrt_enable_SO;
  wire Sqrt_enable_SO;
  (* src = "Vortex_axi_fpu.v:37160.13-37160.26" *)
  input Sqrt_start_SI;
  wire Sqrt_start_SI;
  (* src = "Vortex_axi_fpu.v:37208.7-37208.23" *)
  (* unused_bits = "0" *)
  wire Sqrt_start_dly_S;
  (* src = "Vortex_axi_fpu.v:37162.13-37162.21" *)
  input Start_SI;
  wire Start_SI;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:37210.14-37238.3" *)
  control_mvp control_U0 (
    .Clk_CI(Clk_CI),
    .Denominator_DI(Mant_b_DI),
    .Div_enable_SO(Div_enable_SO),
    .Div_start_SI(Div_start_SI),
    .Div_start_dly_SO(Div_start_dly_S),
    .Done_SO(Done_SO),
    .Exp_den_DI(Exp_b_DI),
    .Exp_num_DI(Exp_a_DI),
    .Exp_result_prenorm_DO(Exp_z_DO),
    .FP16ALT_SO(FP16ALT_SO),
    .FP16_SO(FP16_SO),
    .FP32_SO(FP32_SO),
    .FP64_SO(FP64_SO),
    .Format_sel_SI(Format_sel_SI),
    .Full_precision_SO(Full_precision_SO),
    .Kill_SI(Kill_SI),
    .Mant_result_prenorm_DO(Mant_z_DO),
    .Numerator_DI(Mant_a_DI),
    .Precision_ctl_SI(Precision_ctl_SI),
    .Ready_SO(Ready_SO),
    .Rst_RBI(Rst_RBI),
    .Special_case_SBI(Special_case_SBI),
    .Special_case_dly_SBI(Special_case_dly_SBI),
    .Sqrt_enable_SO(Sqrt_enable_SO),
    .Sqrt_start_SI(Sqrt_start_SI),
    .Sqrt_start_dly_SO(Sqrt_start_dly_S),
    .Start_SI(Start_SI)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\preprocess_mvp" *)
(* src = "Vortex_axi_fpu.v:37716.1-38223.10" *)
module preprocess_mvp(Clk_CI, Rst_RBI, Div_start_SI, Sqrt_start_SI, Ready_SI, Operand_a_DI, Operand_b_DI, RM_SI, Format_sel_SI, Start_SO, Exp_a_DO_norm, Exp_b_DO_norm, Mant_a_DO_norm, Mant_b_DO_norm, RM_dly_SO, Sign_z_DO, Inf_a_SO, Inf_b_SO, Zero_a_SO, Zero_b_SO, NaN_a_SO
, NaN_b_SO, SNaN_SO, Special_case_SBO, Special_case_dly_SBO);
  (* src = "Vortex_axi_fpu.v:38054.2-38067.34" *)
  wire _000_;
  (* src = "Vortex_axi_fpu.v:38073.2-38083.26" *)
  wire _001_;
  (* src = "Vortex_axi_fpu.v:38150.48-38150.98" *)
  wire [11:0] _002_;
  (* src = "Vortex_axi_fpu.v:38187.48-38187.98" *)
  wire [11:0] _003_;
  wire _004_;
  wire _005_;
  (* src = "Vortex_axi_fpu.v:37942.29-37942.85" *)
  wire _006_;
  (* src = "Vortex_axi_fpu.v:37944.29-37944.85" *)
  wire _007_;
  (* src = "Vortex_axi_fpu.v:37946.31-37946.113" *)
  wire _008_;
  (* src = "Vortex_axi_fpu.v:37948.31-37948.113" *)
  wire _009_;
  (* src = "Vortex_axi_fpu.v:37952.29-37952.85" *)
  wire _010_;
  (* src = "Vortex_axi_fpu.v:37954.29-37954.85" *)
  wire _011_;
  (* src = "Vortex_axi_fpu.v:37956.31-37956.113" *)
  wire _012_;
  (* src = "Vortex_axi_fpu.v:37958.31-37958.113" *)
  wire _013_;
  (* src = "Vortex_axi_fpu.v:37962.29-37962.84" *)
  wire _014_;
  (* src = "Vortex_axi_fpu.v:37964.29-37964.84" *)
  wire _015_;
  (* src = "Vortex_axi_fpu.v:37966.31-37966.113" *)
  wire _016_;
  (* src = "Vortex_axi_fpu.v:37968.31-37968.113" *)
  wire _017_;
  (* src = "Vortex_axi_fpu.v:37972.29-37972.87" *)
  wire _018_;
  (* src = "Vortex_axi_fpu.v:37974.29-37974.87" *)
  wire _019_;
  (* src = "Vortex_axi_fpu.v:37976.31-37976.119" *)
  wire _020_;
  (* src = "Vortex_axi_fpu.v:37978.31-37978.119" *)
  wire _021_;
  (* src = "Vortex_axi_fpu.v:38003.22-38003.41" *)
  wire _022_;
  (* src = "Vortex_axi_fpu.v:38003.44-38003.89" *)
  wire _023_;
  (* src = "Vortex_axi_fpu.v:38005.44-38005.89" *)
  wire _024_;
  (* src = "Vortex_axi_fpu.v:38007.43-38007.91" *)
  wire _025_;
  (* src = "Vortex_axi_fpu.v:38009.43-38009.91" *)
  wire _026_;
  (* src = "Vortex_axi_fpu.v:38011.43-38011.92" *)
  wire _027_;
  (* src = "Vortex_axi_fpu.v:38013.43-38013.92" *)
  wire _028_;
  (* src = "Vortex_axi_fpu.v:38015.43-38015.76" *)
  wire _029_;
  (* src = "Vortex_axi_fpu.v:38015.81-38015.114" *)
  wire _030_;
  (* src = "Vortex_axi_fpu.v:38075.7-38075.31" *)
  wire _031_;
  (* src = "Vortex_axi_fpu.v:38078.12-38078.37" *)
  wire _032_;
  (* src = "Vortex_axi_fpu.v:37923.33-37923.51" *)
  wire _033_;
  (* src = "Vortex_axi_fpu.v:37927.33-37927.51" *)
  wire _034_;
  (* src = "Vortex_axi_fpu.v:38011.70-38011.92" *)
  wire _035_;
  (* src = "Vortex_axi_fpu.v:38013.70-38013.92" *)
  wire _036_;
  (* src = "Vortex_axi_fpu.v:38052.28-38052.170" *)
  wire _037_;
  (* src = "Vortex_axi_fpu.v:38015.42-38015.115" *)
  wire _038_;
  (* src = "Vortex_axi_fpu.v:38052.50-38052.71" *)
  wire _039_;
  (* src = "Vortex_axi_fpu.v:38052.49-38052.83" *)
  wire _040_;
  (* src = "Vortex_axi_fpu.v:38052.48-38052.95" *)
  wire _041_;
  (* src = "Vortex_axi_fpu.v:38052.47-38052.107" *)
  wire _042_;
  (* src = "Vortex_axi_fpu.v:38052.46-38052.119" *)
  wire _043_;
  (* src = "Vortex_axi_fpu.v:38052.124-38052.144" *)
  wire _044_;
  (* src = "Vortex_axi_fpu.v:38052.123-38052.156" *)
  wire _045_;
  (* src = "Vortex_axi_fpu.v:38052.122-38052.168" *)
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  (* src = "Vortex_axi_fpu.v:37921.56-37921.76" *)
  wire _052_;
  (* src = "Vortex_axi_fpu.v:37925.56-37925.76" *)
  wire _053_;
  (* src = "Vortex_axi_fpu.v:38150.80-38150.98" *)
  wire [11:0] _054_;
  (* src = "Vortex_axi_fpu.v:38187.80-38187.98" *)
  wire [11:0] _055_;
  (* src = "Vortex_axi_fpu.v:38136.49-38136.78" *)
  wire [52:0] _056_;
  (* src = "Vortex_axi_fpu.v:38173.49-38173.78" *)
  wire [52:0] _057_;
  (* src = "Vortex_axi_fpu.v:38150.49-38150.76" *)
  wire [11:0] _058_;
  (* src = "Vortex_axi_fpu.v:38187.49-38187.76" *)
  wire [11:0] _059_;
  (* src = "Vortex_axi_fpu.v:38052.31-38052.168" *)
  wire _060_;
  (* src = "Vortex_axi_fpu.v:38077.16-38077.35" *)
  wire _061_;
  (* src = "Vortex_axi_fpu.v:37744.13-37744.19" *)
  input Clk_CI;
  wire Clk_CI;
  (* src = "Vortex_axi_fpu.v:37748.13-37748.25" *)
  input Div_start_SI;
  wire Div_start_SI;
  (* src = "Vortex_axi_fpu.v:37803.13-37803.20" *)
  wire [10:0] Exp_a_D;
  (* src = "Vortex_axi_fpu.v:37768.47-37768.60" *)
  output [11:0] Exp_a_DO_norm;
  reg [11:0] Exp_a_DO_norm;
  (* src = "Vortex_axi_fpu.v:37909.6-37909.29" *)
  wire Exp_a_prenorm_Inf_NaN_S;
  (* src = "Vortex_axi_fpu.v:37901.7-37901.27" *)
  wire Exp_a_prenorm_zero_S;
  (* src = "Vortex_axi_fpu.v:37805.13-37805.20" *)
  wire [10:0] Exp_b_D;
  (* src = "Vortex_axi_fpu.v:37770.47-37770.60" *)
  output [11:0] Exp_b_DO_norm;
  reg [11:0] Exp_b_DO_norm;
  (* src = "Vortex_axi_fpu.v:37911.6-37911.29" *)
  wire Exp_b_prenorm_Inf_NaN_S;
  (* src = "Vortex_axi_fpu.v:37903.7-37903.27" *)
  wire Exp_b_prenorm_zero_S;
  (* src = "Vortex_axi_fpu.v:37763.19-37763.32" *)
  input [1:0] Format_sel_SI;
  wire [1:0] Format_sel_SI;
  (* src = "Vortex_axi_fpu.v:37799.7-37799.13" *)
  wire Hb_a_D;
  (* src = "Vortex_axi_fpu.v:37801.7-37801.13" *)
  wire Hb_b_D;
  (* src = "Vortex_axi_fpu.v:37988.7-37988.15" *)
  wire Inf_a_SN;
  (* src = "Vortex_axi_fpu.v:37781.14-37781.22" *)
  output Inf_a_SO;
  reg Inf_a_SO;
  (* src = "Vortex_axi_fpu.v:37991.7-37991.15" *)
  wire Inf_b_SN;
  (* src = "Vortex_axi_fpu.v:37783.14-37783.22" *)
  output Inf_b_SO;
  reg Inf_b_SO;
  (* src = "Vortex_axi_fpu.v:37773.48-37773.62" *)
  output [52:0] Mant_a_DO_norm;
  reg [52:0] Mant_a_DO_norm;
  (* src = "Vortex_axi_fpu.v:37807.13-37807.26" *)
  wire [51:0] Mant_a_NonH_D;
  (* src = "Vortex_axi_fpu.v:37915.7-37915.28" *)
  wire Mant_a_prenorm_SNaN_S;
  (* src = "Vortex_axi_fpu.v:37897.6-37897.27" *)
  wire Mant_a_prenorm_zero_S;
  (* src = "Vortex_axi_fpu.v:37775.48-37775.62" *)
  output [52:0] Mant_b_DO_norm;
  reg [52:0] Mant_b_DO_norm;
  (* src = "Vortex_axi_fpu.v:37809.13-37809.26" *)
  wire [51:0] Mant_b_NonH_D;
  (* src = "Vortex_axi_fpu.v:37919.7-37919.28" *)
  wire Mant_b_prenorm_SNaN_S;
  (* src = "Vortex_axi_fpu.v:37899.6-37899.27" *)
  wire Mant_b_prenorm_zero_S;
  (* src = "Vortex_axi_fpu.v:38118.13-38118.30" *)
  wire [5:0] Mant_leadingOne_a;
  (* src = "Vortex_axi_fpu.v:38119.13-38119.30" *)
  wire [5:0] Mant_leadingOne_b;
  (* src = "Vortex_axi_fpu.v:38121.7-38121.20" *)
  (* unused_bits = "0" *)
  wire Mant_zero_S_a;
  (* src = "Vortex_axi_fpu.v:38122.7-38122.20" *)
  (* unused_bits = "0" *)
  wire Mant_zero_S_b;
  (* src = "Vortex_axi_fpu.v:37994.7-37994.15" *)
  wire NaN_a_SN;
  (* src = "Vortex_axi_fpu.v:37789.14-37789.22" *)
  output NaN_a_SO;
  reg NaN_a_SO;
  (* src = "Vortex_axi_fpu.v:37997.7-37997.15" *)
  wire NaN_b_SN;
  (* src = "Vortex_axi_fpu.v:37791.14-37791.22" *)
  output NaN_b_SO;
  reg NaN_b_SO;
  (* src = "Vortex_axi_fpu.v:37755.20-37755.32" *)
  input [63:0] Operand_a_DI;
  wire [63:0] Operand_a_DI;
  (* src = "Vortex_axi_fpu.v:37757.20-37757.32" *)
  input [63:0] Operand_b_DI;
  wire [63:0] Operand_b_DI;
  (* src = "Vortex_axi_fpu.v:37760.19-37760.24" *)
  input [2:0] RM_SI;
  wire [2:0] RM_SI;
  (* src = "Vortex_axi_fpu.v:37777.20-37777.29" *)
  output [2:0] RM_dly_SO;
  reg [2:0] RM_dly_SO;
  (* src = "Vortex_axi_fpu.v:37752.13-37752.21" *)
  input Ready_SI;
  wire Ready_SI;
  (* src = "Vortex_axi_fpu.v:37746.13-37746.20" *)
  input Rst_RBI;
  wire Rst_RBI;
  (* src = "Vortex_axi_fpu.v:37793.14-37793.21" *)
  output SNaN_SO;
  reg SNaN_SO;
  (* src = "Vortex_axi_fpu.v:37815.6-37815.14" *)
  wire Sign_a_D;
  (* src = "Vortex_axi_fpu.v:37816.6-37816.14" *)
  wire Sign_b_D;
  (* src = "Vortex_axi_fpu.v:38069.6-38069.15" *)
  wire Sign_z_DN;
  (* src = "Vortex_axi_fpu.v:37779.14-37779.23" *)
  output Sign_z_DO;
  reg Sign_z_DO;
  (* src = "Vortex_axi_fpu.v:37795.14-37795.30" *)
  output Special_case_SBO;
  wire Special_case_SBO;
  (* src = "Vortex_axi_fpu.v:37797.13-37797.33" *)
  output Special_case_dly_SBO;
  reg Special_case_dly_SBO;
  (* src = "Vortex_axi_fpu.v:37750.13-37750.26" *)
  input Sqrt_start_SI;
  wire Sqrt_start_SI;
  (* src = "Vortex_axi_fpu.v:37765.14-37765.22" *)
  output Start_SO;
  wire Start_SO;
  (* src = "Vortex_axi_fpu.v:37982.7-37982.16" *)
  wire Zero_a_SN;
  (* src = "Vortex_axi_fpu.v:37785.14-37785.23" *)
  output Zero_a_SO;
  reg Zero_a_SO;
  (* src = "Vortex_axi_fpu.v:37985.7-37985.16" *)
  wire Zero_b_SN;
  (* src = "Vortex_axi_fpu.v:37787.14-37787.23" *)
  output Zero_b_SO;
  reg Zero_b_SO;
  assign _002_ = _058_ + (* src = "Vortex_axi_fpu.v:38150.48-38150.98" *) _054_;
  assign _003_ = _059_ + (* src = "Vortex_axi_fpu.v:38187.48-38187.98" *) _055_;
  (* src = "Vortex_axi_fpu.v:38107.2-38114.19" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) RM_dly_SO <= 3'h0;
    else if (_022_) RM_dly_SO <= RM_SI;
  (* src = "Vortex_axi_fpu.v:38085.2-38092.27" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Sign_z_DO <= 1'h0;
    else if (_004_) Sign_z_DO <= Sign_z_DN;
  (* src = "Vortex_axi_fpu.v:38017.2-38050.6" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) SNaN_SO <= 1'h0;
    else if (_022_) SNaN_SO <= _038_;
  (* src = "Vortex_axi_fpu.v:38138.2-38145.37" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Mant_a_DO_norm <= 53'h00000000000000;
    else if (_022_) Mant_a_DO_norm <= _056_;
  (* src = "Vortex_axi_fpu.v:38189.2-38196.35" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Exp_b_DO_norm <= 12'h000;
    else if (_022_) Exp_b_DO_norm <= _003_;
  (* src = "Vortex_axi_fpu.v:38175.2-38182.37" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Mant_b_DO_norm <= 53'h00000000000000;
    else if (_022_) Mant_b_DO_norm <= _057_;
  (* src = "Vortex_axi_fpu.v:38152.2-38159.35" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Exp_a_DO_norm <= 12'h000;
    else if (_022_) Exp_a_DO_norm <= _002_;
  assign _004_ = | { _032_, _031_ };
  assign _005_ = | { _048_, _049_ };
  assign _006_ = ! (* src = "Vortex_axi_fpu.v:37942.29-37942.85" *) Operand_a_DI[22:0];
  assign _007_ = ! (* src = "Vortex_axi_fpu.v:37944.29-37944.85" *) Operand_b_DI[22:0];
  assign _008_ = Operand_a_DI[30:23] == (* src = "Vortex_axi_fpu.v:37946.31-37946.113" *) 8'hff;
  assign _009_ = Operand_b_DI[30:23] == (* src = "Vortex_axi_fpu.v:37948.31-37948.113" *) 8'hff;
  assign _010_ = ! (* src = "Vortex_axi_fpu.v:37952.29-37952.85" *) Operand_a_DI[51:0];
  assign _011_ = ! (* src = "Vortex_axi_fpu.v:37954.29-37954.85" *) Operand_b_DI[51:0];
  assign _012_ = Operand_a_DI[62:52] == (* src = "Vortex_axi_fpu.v:37956.31-37956.113" *) 11'h7ff;
  assign _013_ = Operand_b_DI[62:52] == (* src = "Vortex_axi_fpu.v:37958.31-37958.113" *) 11'h7ff;
  assign _014_ = ! (* src = "Vortex_axi_fpu.v:37962.29-37962.84" *) Operand_a_DI[9:0];
  assign _015_ = ! (* src = "Vortex_axi_fpu.v:37964.29-37964.84" *) Operand_b_DI[9:0];
  assign _016_ = Operand_a_DI[14:10] == (* src = "Vortex_axi_fpu.v:37966.31-37966.113" *) 5'h1f;
  assign _017_ = Operand_b_DI[14:10] == (* src = "Vortex_axi_fpu.v:37968.31-37968.113" *) 5'h1f;
  assign _018_ = ! (* src = "Vortex_axi_fpu.v:37972.29-37972.87" *) Operand_a_DI[6:0];
  assign _019_ = ! (* src = "Vortex_axi_fpu.v:37974.29-37974.87" *) Operand_b_DI[6:0];
  assign _020_ = Operand_a_DI[14:7] == (* src = "Vortex_axi_fpu.v:37976.31-37976.119" *) 8'hff;
  assign _021_ = Operand_b_DI[14:7] == (* src = "Vortex_axi_fpu.v:37978.31-37978.119" *) 8'hff;
  assign Mant_a_prenorm_SNaN_S = _033_ && (* src = "Vortex_axi_fpu.v:37923.33-37923.75" *) _052_;
  assign Mant_b_prenorm_SNaN_S = _034_ && (* src = "Vortex_axi_fpu.v:37927.33-37927.75" *) _053_;
  assign _023_ = Exp_a_prenorm_zero_S && (* src = "Vortex_axi_fpu.v:38003.44-38003.89" *) Mant_a_prenorm_zero_S;
  assign _024_ = Exp_b_prenorm_zero_S && (* src = "Vortex_axi_fpu.v:38005.44-38005.89" *) Mant_b_prenorm_zero_S;
  assign _025_ = Exp_a_prenorm_Inf_NaN_S && (* src = "Vortex_axi_fpu.v:38007.43-38007.91" *) Mant_a_prenorm_zero_S;
  assign _026_ = Exp_b_prenorm_Inf_NaN_S && (* src = "Vortex_axi_fpu.v:38009.43-38009.91" *) Mant_b_prenorm_zero_S;
  assign _027_ = Exp_a_prenorm_Inf_NaN_S && (* src = "Vortex_axi_fpu.v:38011.43-38011.92" *) _035_;
  assign _028_ = Exp_b_prenorm_Inf_NaN_S && (* src = "Vortex_axi_fpu.v:38013.43-38013.92" *) _036_;
  assign _029_ = Mant_a_prenorm_SNaN_S && (* src = "Vortex_axi_fpu.v:38015.43-38015.76" *) NaN_a_SN;
  assign _030_ = Mant_b_prenorm_SNaN_S && (* src = "Vortex_axi_fpu.v:38015.81-38015.114" *) NaN_b_SN;
  assign Special_case_SBO = _037_ && (* src = "Vortex_axi_fpu.v:38052.28-38052.195" *) _022_;
  assign _031_ = Div_start_SI && (* src = "Vortex_axi_fpu.v:38075.7-38075.31" *) Ready_SI;
  assign _032_ = Sqrt_start_SI && (* src = "Vortex_axi_fpu.v:38078.12-38078.37" *) Ready_SI;
  assign _022_ = Start_SO && (* src = "Vortex_axi_fpu.v:38187.26-38187.45" *) Ready_SI;
  assign Exp_a_prenorm_zero_S = ~ (* src = "Vortex_axi_fpu.v:37905.32-37905.39" *) Hb_a_D;
  assign Exp_b_prenorm_zero_S = ~ (* src = "Vortex_axi_fpu.v:37907.32-37907.39" *) Hb_b_D;
  assign _033_ = ~ (* src = "Vortex_axi_fpu.v:37923.33-37923.51" *) Mant_a_NonH_D[51];
  assign _034_ = ~ (* src = "Vortex_axi_fpu.v:37927.33-37927.51" *) Mant_b_NonH_D[51];
  assign _035_ = ~ (* src = "Vortex_axi_fpu.v:38011.70-38011.92" *) Mant_a_prenorm_zero_S;
  assign _036_ = ~ (* src = "Vortex_axi_fpu.v:38013.70-38013.92" *) Mant_b_prenorm_zero_S;
  assign _037_ = ~ (* src = "Vortex_axi_fpu.v:38052.28-38052.170" *) _060_;
  assign Start_SO = Div_start_SI | (* src = "Vortex_axi_fpu.v:37895.19-37895.47" *) Sqrt_start_SI;
  assign _038_ = _029_ | (* src = "Vortex_axi_fpu.v:38015.42-38015.115" *) _030_;
  assign _039_ = Zero_a_SN | (* src = "Vortex_axi_fpu.v:38052.50-38052.71" *) Zero_b_SN;
  assign _040_ = _039_ | (* src = "Vortex_axi_fpu.v:38052.49-38052.83" *) Inf_a_SN;
  assign _041_ = _040_ | (* src = "Vortex_axi_fpu.v:38052.48-38052.95" *) Inf_b_SN;
  assign _042_ = _041_ | (* src = "Vortex_axi_fpu.v:38052.47-38052.107" *) NaN_a_SN;
  assign _043_ = _042_ | (* src = "Vortex_axi_fpu.v:38052.46-38052.119" *) NaN_b_SN;
  assign _044_ = Zero_a_SN | (* src = "Vortex_axi_fpu.v:38052.124-38052.144" *) Inf_a_SN;
  assign _045_ = _044_ | (* src = "Vortex_axi_fpu.v:38052.123-38052.156" *) NaN_a_SN;
  assign _046_ = _045_ | (* src = "Vortex_axi_fpu.v:38052.122-38052.168" *) Sign_a_D;
  (* src = "Vortex_axi_fpu.v:38054.2-38067.34" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Special_case_dly_SBO <= 1'h0;
    else Special_case_dly_SBO <= _000_;
  (* src = "Vortex_axi_fpu.v:38017.2-38050.6" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Zero_a_SO <= 1'h0;
    else Zero_a_SO <= Zero_a_SN;
  (* src = "Vortex_axi_fpu.v:38017.2-38050.6" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Zero_b_SO <= 1'h0;
    else Zero_b_SO <= Zero_b_SN;
  (* src = "Vortex_axi_fpu.v:38017.2-38050.6" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Inf_a_SO <= 1'h0;
    else Inf_a_SO <= Inf_a_SN;
  (* src = "Vortex_axi_fpu.v:38017.2-38050.6" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) Inf_b_SO <= 1'h0;
    else Inf_b_SO <= Inf_b_SN;
  (* src = "Vortex_axi_fpu.v:38017.2-38050.6" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) NaN_a_SO <= 1'h0;
    else NaN_a_SO <= NaN_a_SN;
  (* src = "Vortex_axi_fpu.v:38017.2-38050.6" *)
  always @(posedge Clk_CI, negedge Rst_RBI)
    if (!Rst_RBI) NaN_b_SO <= 1'h0;
    else NaN_b_SO <= NaN_b_SN;
  assign _001_ = _032_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:38078.12-38078.37|Vortex_axi_fpu.v:38078.8-38083.26" *) Sign_a_D : 1'hx;
  assign Sign_z_DN = _031_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:38075.7-38075.31|Vortex_axi_fpu.v:38075.3-38083.26" *) _061_ : _001_;
  assign _047_ = Special_case_dly_SBO ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:38062.12-38062.32|Vortex_axi_fpu.v:38062.8-38067.34" *) 1'h1 : 1'h0;
  assign _000_ = _022_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:38059.12-38059.31|Vortex_axi_fpu.v:38059.8-38067.34" *) Special_case_SBO : _047_;
  function [0:0] _131_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:37939.3-37980.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _131_ = b[0:0];
      4'b??1?:
        _131_ = b[1:1];
      4'b?1??:
        _131_ = b[2:2];
      4'b1???:
        _131_ = b[3:3];
      default:
        _131_ = a;
    endcase
  endfunction
  assign Exp_b_prenorm_Inf_NaN_S = _131_(1'hx, { _009_, _013_, _017_, _021_ }, { _051_, _050_, _049_, _048_ });
  function [0:0] _132_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:37939.3-37980.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _132_ = b[0:0];
      4'b??1?:
        _132_ = b[1:1];
      4'b?1??:
        _132_ = b[2:2];
      4'b1???:
        _132_ = b[3:3];
      default:
        _132_ = a;
    endcase
  endfunction
  assign Exp_a_prenorm_Inf_NaN_S = _132_(1'hx, { _008_, _012_, _016_, _020_ }, { _051_, _050_, _049_, _048_ });
  function [0:0] _133_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:37939.3-37980.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _133_ = b[0:0];
      4'b??1?:
        _133_ = b[1:1];
      4'b?1??:
        _133_ = b[2:2];
      4'b1???:
        _133_ = b[3:3];
      default:
        _133_ = a;
    endcase
  endfunction
  assign Mant_b_prenorm_zero_S = _133_(1'hx, { _007_, _011_, _015_, _019_ }, { _051_, _050_, _049_, _048_ });
  function [0:0] _134_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:37939.3-37980.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _134_ = b[0:0];
      4'b??1?:
        _134_ = b[1:1];
      4'b?1??:
        _134_ = b[2:2];
      4'b1???:
        _134_ = b[3:3];
      default:
        _134_ = a;
    endcase
  endfunction
  assign Mant_a_prenorm_zero_S = _134_(1'hx, { _006_, _010_, _014_, _018_ }, { _051_, _050_, _049_, _048_ });
  function [51:0] _135_;
    input [51:0] a;
    input [207:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:37828.3-37885.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _135_ = b[51:0];
      4'b??1?:
        _135_ = b[103:52];
      4'b?1??:
        _135_ = b[155:104];
      4'b1???:
        _135_ = b[207:156];
      default:
        _135_ = a;
    endcase
  endfunction
  assign Mant_b_NonH_D = _135_(52'hxxxxxxxxxxxxx, { Operand_b_DI[22:0], 29'h00000000, Operand_b_DI[51:0], Operand_b_DI[9:0], 42'h00000000000, Operand_b_DI[6:0], 45'h000000000000 }, { _051_, _050_, _049_, _048_ });
  function [51:0] _136_;
    input [51:0] a;
    input [207:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:37828.3-37885.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _136_ = b[51:0];
      4'b??1?:
        _136_ = b[103:52];
      4'b?1??:
        _136_ = b[155:104];
      4'b1???:
        _136_ = b[207:156];
      default:
        _136_ = a;
    endcase
  endfunction
  assign Mant_a_NonH_D = _136_(52'hxxxxxxxxxxxxx, { Operand_a_DI[22:0], 29'h00000000, Operand_a_DI[51:0], Operand_a_DI[9:0], 42'h00000000000, Operand_a_DI[6:0], 45'h000000000000 }, { _051_, _050_, _049_, _048_ });
  function [10:0] _137_;
    input [10:0] a;
    input [43:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:37828.3-37885.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _137_ = b[10:0];
      4'b??1?:
        _137_ = b[21:11];
      4'b?1??:
        _137_ = b[32:22];
      4'b1???:
        _137_ = b[43:33];
      default:
        _137_ = a;
    endcase
  endfunction
  assign Exp_b_D = _137_(11'hxxx, { 3'h0, Operand_b_DI[30:23], Operand_b_DI[62:52], 6'h00, Operand_b_DI[14:10], 3'h0, Operand_b_DI[14:7] }, { _051_, _050_, _049_, _048_ });
  function [10:0] _138_;
    input [10:0] a;
    input [43:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:37828.3-37885.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _138_ = b[10:0];
      4'b??1?:
        _138_ = b[21:11];
      4'b?1??:
        _138_ = b[32:22];
      4'b1???:
        _138_ = b[43:33];
      default:
        _138_ = a;
    endcase
  endfunction
  assign Exp_a_D = _138_(11'hxxx, { 3'h0, Operand_a_DI[30:23], Operand_a_DI[62:52], 6'h00, Operand_a_DI[14:10], 3'h0, Operand_a_DI[14:7] }, { _051_, _050_, _049_, _048_ });
  function [0:0] _139_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:37828.3-37885.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _139_ = b[0:0];
      3'b?1?:
        _139_ = b[1:1];
      3'b1??:
        _139_ = b[2:2];
      default:
        _139_ = a;
    endcase
  endfunction
  assign Sign_b_D = _139_(1'hx, { Operand_b_DI[31], Operand_b_DI[63], Operand_b_DI[15] }, { _051_, _050_, _005_ });
  function [0:0] _140_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:37828.3-37885.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _140_ = b[0:0];
      3'b?1?:
        _140_ = b[1:1];
      3'b1??:
        _140_ = b[2:2];
      default:
        _140_ = a;
    endcase
  endfunction
  assign Sign_a_D = _140_(1'hx, { Operand_a_DI[31], Operand_a_DI[63], Operand_a_DI[15] }, { _051_, _050_, _005_ });
  assign _048_ = Format_sel_SI == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:37828.3-37885.10" *) 2'h3;
  assign _049_ = Format_sel_SI == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:37828.3-37885.10" *) 2'h2;
  assign _050_ = Format_sel_SI == (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:37828.3-37885.10" *) 2'h1;
  assign _051_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_fpu.v:0.0-0.0|Vortex_axi_fpu.v:37828.3-37885.10" *) Format_sel_SI;
  assign Hb_a_D = | (* src = "Vortex_axi_fpu.v:37891.18-37891.26" *) Exp_a_D;
  assign Hb_b_D = | (* src = "Vortex_axi_fpu.v:37893.18-37893.26" *) Exp_b_D;
  assign _052_ = | (* src = "Vortex_axi_fpu.v:37923.55-37923.75" *) Mant_a_NonH_D[50:0];
  assign _053_ = | (* src = "Vortex_axi_fpu.v:37927.55-37927.75" *) Mant_b_NonH_D[50:0];
  assign _054_ = | (* src = "Vortex_axi_fpu.v:38150.80-38150.98" *) Mant_leadingOne_a;
  assign _055_ = | (* src = "Vortex_axi_fpu.v:38187.80-38187.98" *) Mant_leadingOne_b;
  assign _056_ = { Hb_a_D, Mant_a_NonH_D } << (* src = "Vortex_axi_fpu.v:38136.49-38136.78" *) Mant_leadingOne_a;
  assign _057_ = { Hb_b_D, Mant_b_NonH_D } << (* src = "Vortex_axi_fpu.v:38173.49-38173.78" *) Mant_leadingOne_b;
  assign _058_ = Exp_a_D - (* src = "Vortex_axi_fpu.v:38150.49-38150.76" *) Mant_leadingOne_a;
  assign _059_ = Exp_b_D - (* src = "Vortex_axi_fpu.v:38187.49-38187.76" *) Mant_leadingOne_b;
  assign Zero_a_SN = _022_ ? (* src = "Vortex_axi_fpu.v:38003.22-38003.101" *) _023_ : Zero_a_SO;
  assign Zero_b_SN = _022_ ? (* src = "Vortex_axi_fpu.v:38005.22-38005.101" *) _024_ : Zero_b_SO;
  assign Inf_a_SN = _022_ ? (* src = "Vortex_axi_fpu.v:38007.21-38007.102" *) _025_ : Inf_a_SO;
  assign Inf_b_SN = _022_ ? (* src = "Vortex_axi_fpu.v:38009.21-38009.102" *) _026_ : Inf_b_SO;
  assign NaN_a_SN = _022_ ? (* src = "Vortex_axi_fpu.v:38011.21-38011.103" *) _027_ : NaN_a_SO;
  assign NaN_b_SN = _022_ ? (* src = "Vortex_axi_fpu.v:38013.21-38013.103" *) _028_ : NaN_b_SO;
  assign _060_ = Div_start_SI ? (* src = "Vortex_axi_fpu.v:38052.31-38052.168" *) _043_ : _046_;
  assign _061_ = Sign_a_D ^ (* src = "Vortex_axi_fpu.v:38077.16-38077.35" *) Sign_b_D;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:38127.4-38131.3" *)
  \$paramod$f63662f9b52d30dc01537496e32d795d2895a3c6\lzc  LOD_Ua (
    .cnt_o(Mant_leadingOne_a),
    .empty_o(Mant_zero_S_a),
    .in_i({ Hb_a_D, Mant_a_NonH_D })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_fpu.v:38164.4-38168.3" *)
  \$paramod$f63662f9b52d30dc01537496e32d795d2895a3c6\lzc  LOD_Ub (
    .cnt_o(Mant_leadingOne_b),
    .empty_o(Mant_zero_S_b),
    .in_i({ Hb_b_D, Mant_b_NonH_D })
  );
endmodule
