# //  ModelSim SE 10.0a Feb 21 2011 Linux 2.6.18-308.16.1.el5
# //
# //  Copyright 1991-2011 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# reading modelsim.ini
# Loading project sqroot_comb
# reading modelsim.ini
# reading /softs/mentor/msim/10.0a/linux/../modelsim.ini
# Loading project SQROOT_SEQ
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/RTL/sqroot_seq_rtl.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sqroot_seq
# -- Compiling architecture rtl of sqroot_seq
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(19): near "end": expecting ';' or ')'
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(24): (vcom-1294) Declaration with designator "arg" already exists in this region.
# ** Prior declaration of "arg" is at /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(12).
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(26): (vcom-1294) Declaration with designator "roundup" already exists in this region.
# ** Prior declaration of "roundup" is at /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(13).
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(29): (vcom-1294) Declaration with designator "CLK" already exists in this region.
# ** Prior declaration of "clk" is at /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(14).
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(30): (vcom-1294) Declaration with designator "nRst" already exists in this region.
# ** Prior declaration of "nRst" is at /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(15).
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(31): (vcom-1294) Declaration with designator "start" already exists in this region.
# ** Prior declaration of "start" is at /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(16).
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(32): (vcom-1294) Declaration with designator "ready" already exists in this region.
# ** Prior declaration of "ready" is at /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(18).
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(36): Object 'sqroot' cannot be used within the same interface in which it is declared.
# ** Warning: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(45): Class SIGNAL parameter "rup" cannot have a default expression.
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(73): (vcom-1451) Actual (constant "i") for formal "argn" is not signal name.
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(73): (vcom-1037) Signal formal "rup" has OPEN or no actual associated with it.
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(74): (vcom-1451) Actual (constant "i") for formal "argn" is not signal name.
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(74): (vcom-1451) Actual (enumeration literal '1') for formal "rup" is not signal name.
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(79): VHDL Compiler exiting
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Compiling configuration sqroot_seq_tb_rtl_conf
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sqroot_seq_tb
# ** Error: (vcom-11) Could not find work.sqroot_seq_tb(bench).
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd(3): Block specification must name an architecture.
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd(3): VHDL Compiler exiting
# 
# 
# 3 compiles, 2 failed with 9 errors. 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/RTL/sqroot_seq_rtl.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sqroot_seq
# -- Compiling architecture rtl of sqroot_seq
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Compiling configuration sqroot_seq_tb_rtl_conf
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sqroot_seq_tb
# -- Loading architecture bench of sqroot_seq_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity sqroot_seq
# 
# 
# 3 compiles, 0 failed with no errors. 
# Compile of sqroot_seq_rtl.vhd was successful.
# Compile of sqroot_seq_tb.vhd was successful.
# Compile of sqroot_seq_tb_rtl_conf.vhd was successful.
vsim -t ns -wlf ../OUT/sqroot_seq_rtl.wlf SQROOT_SEQ.sqroot_seq_tb_rtl_conf
# vsim -do ../BIN/sqroot_seq_rtl.do -t ns -wlf ../OUT/sqroot_seq_rtl.wlf SQROOT_SEQ.sqroot_seq_tb_rtl_conf 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading SQROOT_SEQ.sqroot_seq_tb_rtl_conf
# Loading SQROOT_SEQ.sqroot_seq_tb(bench)
# Loading SQROOT_SEQ.sqroot_seq(rtl)
# ../BIN/sqroot_seq_rtl.do 
# invalid command name "../BIN/sqroot_seq_rtl.do"
add wave  \
sim:/sqroot_seq_tb/arg \
sim:/sqroot_seq_tb/z \
sim:/sqroot_seq_tb/roundup \
sim:/sqroot_seq_tb/check \
sim:/sqroot_seq_tb/sqrt_exp \
sim:/sqroot_seq_tb/CLK \
sim:/sqroot_seq_tb/nRst \
sim:/sqroot_seq_tb/start \
sim:/sqroot_seq_tb/ready \
sim:/sqroot_seq_tb/NBITS \
sim:/sqroot_seq_tb/CLK_FREQ
add wave  \
sim:/sqroot_seq_tb/UUT/NBITS \
sim:/sqroot_seq_tb/UUT/arg \
sim:/sqroot_seq_tb/UUT/roundup \
sim:/sqroot_seq_tb/UUT/clk \
sim:/sqroot_seq_tb/UUT/nRst \
sim:/sqroot_seq_tb/UUT/start \
sim:/sqroot_seq_tb/UUT/sqroot \
sim:/sqroot_seq_tb/UUT/ready
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/edatp59/hsm1_tutorial/SQROOT_SEQ_MSIM/BIN/sqroot_seq_rtl.do
run
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# Break in Process line__46 at /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd line 73
run
# Break in Subprogram compute at /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd line 52
run
run
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/RTL/sqroot_seq_rtl.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sqroot_seq
# -- Compiling architecture rtl of sqroot_seq
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Compiling configuration sqroot_seq_tb_rtl_conf
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sqroot_seq_tb
# -- Loading architecture bench of sqroot_seq_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity sqroot_seq
# 
# 
# 3 compiles, 0 failed with no errors. 
restart
# Loading SQROOT_SEQ.sqroot_seq_tb_rtl_conf
# Loading SQROOT_SEQ.sqroot_seq_tb(bench)
# Loading SQROOT_SEQ.sqroot_seq(rtl)
run
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# Break in Process line__46 at /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd line 73
run
run
run
run
run
run
run
run
run
run
run -all
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/RTL/sqroot_seq_rtl.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sqroot_seq
# -- Compiling architecture rtl of sqroot_seq
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Compiling configuration sqroot_seq_tb_rtl_conf
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sqroot_seq_tb
# -- Loading architecture bench of sqroot_seq_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity sqroot_seq
# 
# 
# 3 compiles, 0 failed with no errors. 
restart
# Loading SQROOT_SEQ.sqroot_seq_tb_rtl_conf
# Loading SQROOT_SEQ.sqroot_seq_tb(bench)
# Loading SQROOT_SEQ.sqroot_seq(rtl)
run
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
run
run
run -all
# ** Error: Assertion violation.
#    Time: 750 ns  Iteration: 2  Instance: /sqroot_seq_tb
# Break in ForLoop loop at /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd line 78
run
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/RTL/sqroot_seq_rtl.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sqroot_seq
# -- Compiling architecture rtl of sqroot_seq
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Compiling configuration sqroot_seq_tb_rtl_conf
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sqroot_seq_tb
# -- Loading architecture bench of sqroot_seq_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity sqroot_seq
# 
# 
# 3 compiles, 0 failed with no errors. 
restart
# Loading SQROOT_SEQ.sqroot_seq_tb_rtl_conf
# Loading SQROOT_SEQ.sqroot_seq_tb(bench)
# Loading SQROOT_SEQ.sqroot_seq(rtl)
run
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
run
run
run
run
run
run
run
run
run
run
run -all
# Break key hit 
# Simulation stop requested.
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/RTL/sqroot_seq_rtl.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sqroot_seq
# -- Compiling architecture rtl of sqroot_seq
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(81): (vcom-1136) Unknown identifier "done".
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(81): Expression is not a signal.
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(81): (vcom-1226) A wait statement is illegal for a process with a sensitivity list.
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(87): VHDL Compiler exiting
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Compiling configuration sqroot_seq_tb_rtl_conf
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sqroot_seq_tb
# -- Loading architecture bench of sqroot_seq_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity sqroot_seq
# 
# 
# 3 compiles, 1 failed with 1 error. 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/RTL/sqroot_seq_rtl.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sqroot_seq
# -- Compiling architecture rtl of sqroot_seq
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(81): (vcom-1226) A wait statement is illegal for a process with a sensitivity list.
# ** Error: /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd(87): VHDL Compiler exiting
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Compiling configuration sqroot_seq_tb_rtl_conf
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sqroot_seq_tb
# -- Loading architecture bench of sqroot_seq_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity sqroot_seq
# 
# 
# 3 compiles, 1 failed with 1 error. 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/RTL/sqroot_seq_rtl.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sqroot_seq
# -- Compiling architecture rtl of sqroot_seq
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Compiling configuration sqroot_seq_tb_rtl_conf
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sqroot_seq_tb
# -- Loading architecture bench of sqroot_seq_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity sqroot_seq
# 
# 
# 3 compiles, 0 failed with no errors. 
restart
# Loading SQROOT_SEQ.sqroot_seq_tb_rtl_conf
# Loading SQROOT_SEQ.sqroot_seq_tb(bench)
# Loading SQROOT_SEQ.sqroot_seq(rtl)
run -all
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/RTL/sqroot_seq_rtl.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sqroot_seq
# -- Compiling architecture rtl of sqroot_seq
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Compiling configuration sqroot_seq_tb_rtl_conf
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sqroot_seq_tb
# -- Loading architecture bench of sqroot_seq_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity sqroot_seq
# 
# 
# 3 compiles, 0 failed with no errors. 
restart
# Loading SQROOT_SEQ.sqroot_seq_tb_rtl_conf
# Loading SQROOT_SEQ.sqroot_seq_tb(bench)
# Loading SQROOT_SEQ.sqroot_seq(rtl)
run
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
run
run
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 250 ns  Iteration: 2  Instance: /sqroot_seq_tb/UUT
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 250 ns  Iteration: 2  Instance: /sqroot_seq_tb/UUT
run
run
run
run
run
run
run
run
run
run
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/RTL/sqroot_seq_rtl.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sqroot_seq
# -- Compiling architecture rtl of sqroot_seq
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Compiling configuration sqroot_seq_tb_rtl_conf
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sqroot_seq_tb
# -- Loading architecture bench of sqroot_seq_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity sqroot_seq
# 
# 
# 3 compiles, 0 failed with no errors. 
restart
# Loading SQROOT_SEQ.sqroot_seq_tb_rtl_conf
# Loading SQROOT_SEQ.sqroot_seq_tb(bench)
# Loading SQROOT_SEQ.sqroot_seq(rtl)
run
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
run
run
run
run
run
run
run
run
run
run
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/RTL/sqroot_seq_rtl.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sqroot_seq
# -- Compiling architecture rtl of sqroot_seq
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Compiling configuration sqroot_seq_tb_rtl_conf
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sqroot_seq_tb
# -- Loading architecture bench of sqroot_seq_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity sqroot_seq
# 
# 
# 3 compiles, 0 failed with no errors. 
restart
# Loading SQROOT_SEQ.sqroot_seq_tb_rtl_conf
# Loading SQROOT_SEQ.sqroot_seq_tb(bench)
# Loading SQROOT_SEQ.sqroot_seq(rtl)
run -all
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/RTL/sqroot_seq_rtl.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sqroot_seq
# -- Compiling architecture rtl of sqroot_seq
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Compiling configuration sqroot_seq_tb_rtl_conf
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sqroot_seq_tb
# -- Loading architecture bench of sqroot_seq_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity sqroot_seq
# 
# 
# 3 compiles, 0 failed with no errors. 
restart
# Loading SQROOT_SEQ.sqroot_seq_tb_rtl_conf
# Loading SQROOT_SEQ.sqroot_seq_tb(bench)
# Loading SQROOT_SEQ.sqroot_seq(rtl)
run
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
run
run
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/RTL/sqroot_seq_rtl.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sqroot_seq
# -- Compiling architecture rtl of sqroot_seq
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Compiling configuration sqroot_seq_tb_rtl_conf
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sqroot_seq_tb
# -- Loading architecture bench of sqroot_seq_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity sqroot_seq
# 
# 
# 3 compiles, 0 failed with no errors. 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/RTL/sqroot_seq_rtl.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sqroot_seq
# -- Compiling architecture rtl of sqroot_seq
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Compiling configuration sqroot_seq_tb_rtl_conf
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sqroot_seq_tb
# -- Loading architecture bench of sqroot_seq_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity sqroot_seq
# 
# 
# 3 compiles, 0 failed with no errors. 
restart
# Loading SQROOT_SEQ.sqroot_seq_tb_rtl_conf
# Loading SQROOT_SEQ.sqroot_seq_tb(bench)
# Loading SQROOT_SEQ.sqroot_seq(rtl)
run -all
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/RTL/sqroot_seq_rtl.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sqroot_seq
# -- Compiling architecture rtl of sqroot_seq
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Compiling configuration sqroot_seq_tb_rtl_conf
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sqroot_seq_tb
# -- Loading architecture bench of sqroot_seq_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity sqroot_seq
# 
# 
# 3 compiles, 0 failed with no errors. 
restart
# Loading SQROOT_SEQ.sqroot_seq_tb_rtl_conf
# Loading SQROOT_SEQ.sqroot_seq_tb(bench)
# Loading SQROOT_SEQ.sqroot_seq(rtl)
run
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /sqroot_seq_tb/UUT
run
run
run
run
run
run
run
run
run
run
run
run
run
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/RTL/sqroot_seq_rtl.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sqroot_seq
# -- Compiling architecture rtl of sqroot_seq
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sqroot_seq_tb
# -- Compiling architecture bench of sqroot_seq_tb
# 
# 
# vcom -work SQROOT_SEQ -2002 -explicit -novopt /home/edatp59/hsm1_tutorial/HDL/TBENCH/sqroot_seq_tb_rtl_conf.vhd
# Model Technology ModelSim SE vcom 10.0a Compiler 2011.02 Feb 21 2011
# -- Loading package STANDARD
# -- Compiling configuration sqroot_seq_tb_rtl_conf
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity sqroot_seq_tb
# -- Loading architecture bench of sqroot_seq_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity sqroot_seq
# 
# 
# 3 compiles, 0 failed with no errors. 
