(PCB LCD_Test
 (parser
  (host_cad ARES)
  (host_version 7.7 SP2)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -58.03900 -38.83660 5.71500 24.48560))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.60000)
  (grid wire 0.80000)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
   )
  )
  (rule
   (width 0.30480)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component DIL40_U1 (place U1 -10.16000 20.32000 front -90))
  (component XTAL18_X1 (place X1 -17.78000 -26.67000 front 270))
  (component "CAP-RAD10_C4" (place C4 -27.94000 -35.56000 front 0))
  (component "CAP-RAD10_C5" (place C5 -27.94000 -24.13000 front 0))
  (component "TBLOCK-I2_J1" (place J1 -22.86000 17.78000 front 0))
  (component "CAP-RAD10_C3" (place C3 -21.59000 6.35000 front 0))
  (component CON7_1X7_HDR_2663_J2 (place J2 -26.67000 -7.62000 front 90))
  (component DIODE25_D1 (place D1 -34.29000 -11.43000 front 180))
  (component DIODE25_D2 (place D2 -34.29000 -15.24000 front 180))
  (component DIODE25_D3 (place D3 -34.29000 -19.05000 front 180))
  (component DIODE25_D4 (place D4 -34.29000 3.81000 front 180))
  (component DIODE25_D5 (place D5 -34.29000 0.00000 front 180))
  (component DIODE25_D6 (place D6 -34.29000 -3.81000 front 180))
  (component DIODE25_D7 (place D7 -34.29000 -7.62000 front 180))
  (component RES40_R1 (place R1 -46.99000 -11.43000 front 180))
  (component RES40_R2 (place R2 -46.99000 -15.24000 front 180))
  (component RES40_R3 (place R3 -46.99000 -19.05000 front 180))
  (component RES40_R4 (place R4 -46.99000 3.81000 front 180))
  (component RES40_R5 (place R5 -46.99000 0.00000 front 180))
  (component RES40_R6 (place R6 -46.99000 -3.81000 front 180))
  (component RES40_R7 (place R7 -46.99000 -7.62000 front 180))
 )
 (library
  (image DIL40_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 49.63160 15.87500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 20.32000 0.00000)
   (pin PS1 (rotate 0) 9 22.86000 0.00000)
   (pin PS1 (rotate 0) 10 25.40000 0.00000)
   (pin PS1 (rotate 0) 11 27.94000 0.00000)
   (pin PS1 (rotate 0) 12 30.48000 0.00000)
   (pin PS1 (rotate 0) 13 33.02000 0.00000)
   (pin PS1 (rotate 0) 14 35.56000 0.00000)
   (pin PS1 (rotate 0) 15 38.10000 0.00000)
   (pin PS1 (rotate 0) 16 40.64000 0.00000)
   (pin PS1 (rotate 0) 17 43.18000 0.00000)
   (pin PS1 (rotate 0) 18 45.72000 0.00000)
   (pin PS1 (rotate 0) 19 48.26000 0.00000)
   (pin PS1 (rotate 180) 20 48.26000 15.24000)
   (pin PS1 (rotate 180) 21 45.72000 15.24000)
   (pin PS1 (rotate 180) 22 43.18000 15.24000)
   (pin PS1 (rotate 180) 23 40.64000 15.24000)
   (pin PS1 (rotate 180) 24 38.10000 15.24000)
   (pin PS1 (rotate 180) 25 35.56000 15.24000)
   (pin PS1 (rotate 180) 26 33.02000 15.24000)
   (pin PS1 (rotate 180) 27 30.48000 15.24000)
   (pin PS1 (rotate 180) 28 27.94000 15.24000)
   (pin PS1 (rotate 180) 29 25.40000 15.24000)
   (pin PS1 (rotate 180) 30 22.86000 15.24000)
   (pin PS1 (rotate 180) 31 20.32000 15.24000)
   (pin PS1 (rotate 180) 32 17.78000 15.24000)
   (pin PS1 (rotate 180) 33 15.24000 15.24000)
   (pin PS1 (rotate 180) 34 12.70000 15.24000)
   (pin PS1 (rotate 180) 35 10.16000 15.24000)
   (pin PS1 (rotate 180) 36 7.62000 15.24000)
   (pin PS1 (rotate 180) 37 5.08000 15.24000)
   (pin PS1 (rotate 180) 38 2.54000 15.24000)
   (pin PS1 (rotate 180) 39 0.00000 15.24000)
  )
  (image XTAL18_X1 (side front)
   (outline (rect TOP -2.64160 -2.64160 7.72160 2.64160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 5.08000 0.00000)
  )
  (image "CAP-RAD10_C4" (side front)
   (outline (rect TOP -2.00660 -3.27660 4.54660 3.27660))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CAP-RAD10_C5" (side front)
   (outline (rect TOP -2.00660 -3.27660 4.54660 3.27660))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image "TBLOCK-I2_J1" (side front)
   (outline (rect TOP -2.64160 -5.18160 7.72160 5.18160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.08000 0.00000)
  )
  (image "CAP-RAD10_C3" (side front)
   (outline (rect TOP -2.00660 -3.27660 4.54660 3.27660))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image CON7_1X7_HDR_2663_J2 (side front)
   (outline (rect TOP -7.82320 -2.54000 7.82320 1.33020))
   (pin PS4 (rotate 0) 0 -6.00000 0.00000)
   (pin PS4 (rotate 0) 1 -4.00000 0.00000)
   (pin PS4 (rotate 0) 2 -2.00000 0.00000)
   (pin PS4 (rotate 0) 3 0.00000 0.00000)
   (pin PS4 (rotate 0) 4 2.00000 0.00000)
   (pin PS4 (rotate 0) 5 4.00000 0.00000)
   (pin PS4 (rotate 0) 6 6.00000 0.00000)
  )
  (image DIODE25_D1 (side front)
   (outline (rect TOP -0.88900 -0.88900 7.23900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 6.35000 0.00000)
  )
  (image DIODE25_D2 (side front)
   (outline (rect TOP -0.88900 -0.88900 7.23900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 6.35000 0.00000)
  )
  (image DIODE25_D3 (side front)
   (outline (rect TOP -0.88900 -0.88900 7.23900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 6.35000 0.00000)
  )
  (image DIODE25_D4 (side front)
   (outline (rect TOP -0.88900 -0.88900 7.23900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 6.35000 0.00000)
  )
  (image DIODE25_D5 (side front)
   (outline (rect TOP -0.88900 -0.88900 7.23900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 6.35000 0.00000)
  )
  (image DIODE25_D6 (side front)
   (outline (rect TOP -0.88900 -0.88900 7.23900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 6.35000 0.00000)
  )
  (image DIODE25_D7 (side front)
   (outline (rect TOP -0.88900 -0.88900 7.23900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 6.35000 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R3 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R4 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R5 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R6 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R7 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 10.16000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape (circle I1 3.04800 0 0))
   (shape (circle I2 3.04800 0 0))
   (shape (circle I3 3.04800 0 0))
   (shape (circle I4 3.04800 0 0))
   (shape (circle I5 3.04800 0 0))
   (shape (circle I6 3.04800 0 0))
   (shape (circle I7 3.04800 0 0))
   (shape (circle I8 3.04800 0 0))
   (shape (circle I9 3.04800 0 0))
   (shape (circle I10 3.04800 0 0))
   (shape (circle I11 3.04800 0 0))
   (shape (circle I12 3.04800 0 0))
   (shape (circle I13 3.04800 0 0))
   (shape (circle I14 3.04800 0 0))
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 1.39700 0 0))
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape (circle BOT 1.39700 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
 )
 (network
  (net "#00002"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-17 X1-0 C5-1)
  )
  (net "#00003"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-18 X1-1 C4-1)
  )
  (net "#00043"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins D1-1 R1-0)
  )
  (net "#00045"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins D2-1 R2-0)
  )
  (net "#00047"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins D3-1 R3-0)
  )
  (net "#00049"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins D4-1 R4-0)
  )
  (net "#00051"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins D5-1 R5-0)
  )
  (net "#00053"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins D6-1 R6-0)
  )
  (net "#00055"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins D7-1 R7-0)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins U1-19 C4-0 C5-0 J1-0 C3-0 R1-1 R2-1 R3-1 R4-1 R5-1 R6-1 R7-1)
  )
  (net "P1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-10 J2-6 D4-0)
  )
  (net "P2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-11 J2-5 D5-0)
  )
  (net "P3"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-12 J2-4 D6-0)
  )
  (net "P4"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-13 J2-3 D7-0)
  )
  (net "P5"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-14 J2-2 D1-0)
  )
  (net "P6"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-15 J2-1 D2-0)
  )
  (net "P7"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-16 J2-0 D3-0)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins U1-8 U1-39 J1-1 C3-1)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.30480)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00002"
   "#00003"
   "#00043"
   "#00045"
   "#00047"
   "#00049"
   "#00051"
   "#00053"
   "#00055"
   "P1"
   "P2"
   "P3"
   "P4"
   "P5"
   "P6"
   "P7"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.30480)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
