<?xml version="1.0" encoding="UTF-8"?>
<nf:module xmlns:nf="http://www.NetFPGA.org/NF2_register_system" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.NetFPGA.org/NF2_register_system NF2_register_system.xsd ">
	<nf:name>NetFPGA_test</nf:name>
	<nf:prefix>NetFPGA_test</nf:prefix>
	<nf:location>udp</nf:location>
	<nf:description>Registers for NetFPGA_test</nf:description>
	<nf:blocksize>512</nf:blocksize>
	<nf:registers>
		<nf:register>
		  <nf:name>IP_Core_wdata_upper</nf:name>
			<nf:description>Upper 32 bits of write data</nf:description>
			<nf:type>generic_software32</nf:type>
		</nf:register>
		<nf:register>
		  <nf:name>IP_Core_wdata_lower</nf:name>
			<nf:description>Lower 32 bits of write data</nf:description>
			<nf:type>generic_software32</nf:type>
		</nf:register>
		<nf:register>
		  <nf:name>IP_Core_wea</nf:name>
			<nf:description>IP_Core write enable</nf:description>
			<nf:type>generic_software32</nf:type>
		</nf:register>
        <nf:register>
		  <nf:name>IP_Core_addr</nf:name>
			<nf:description>IP_Core read and write address</nf:description>
			<nf:type>generic_software32</nf:type>
		</nf:register>

        <nf:register>
		  <nf:name>IP_Core_rdata_lower</nf:name>
			<nf:description>lower 32 bits of read data</nf:description>
			<nf:type>generic_hardware32</nf:type>
		</nf:register>
        <nf:register>
		  <nf:name>IP_Core_rdata_upper</nf:name>
			<nf:description>upper 32 bits of read data</nf:description>
			<nf:type>generic_hardware32</nf:type>
		</nf:register>
	</nf:registers>
</nf:module>

