// Seed: 1202239039
module module_0 #(
    parameter id_11 = 32'd14,
    parameter id_12 = 32'd87,
    parameter id_13 = 32'd56
) (
    input uwire id_0,
    input supply0 id_1,
    input wand id_2,
    input wire id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri id_6,
    input supply1 id_7,
    output tri0 id_8
);
  supply0 [-1 : -1 'h0] id_10 = id_4 && 1'b0 ? id_6 == (-1) : 1'h0;
  assign id_10 = id_0 == 1;
  wire _id_11 = id_0 && id_0;
  assign id_11 = id_7;
  wire _id_12, _id_13;
  logic id_14;
  assign id_14 = (id_13) | "";
  wor [1 : id_12  ==  -1] id_15 = id_13 !== id_12 ? -1 : id_13;
  logic id_16 = -1;
  parameter id_17 = 1;
  wire id_18;
  wire id_19;
  logic [id_13 : {  id_11  {  -1  }  }  ==  1] id_20;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1
);
  uwire [( "" ) : -1 'b0] id_3 = 1;
  wire id_4 = -1'b0 ? id_4 : id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1
  );
endmodule
