
---------- Begin Simulation Statistics ----------
final_tick                                12289094000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2306                       # Simulator instruction rate (inst/s)
host_mem_usage                                5793356                       # Number of bytes of host memory used
host_op_rate                                     2309                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   564.71                       # Real time elapsed on the host
host_tick_rate                               21759769                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1302162                       # Number of instructions simulated
sim_ops                                       1304106                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012288                       # Number of seconds simulated
sim_ticks                                 12287978000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.800709                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   89491                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               122926                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                149                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               436                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             87762                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 57                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             107                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               50                       # Number of indirect misses.
system.cpu.branchPred.lookups                  189618                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   33591                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4360845                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   780153                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               385                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     184872                       # Number of branches committed
system.cpu.commit.bw_lim_events                   254                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14561                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1302125                       # Number of instructions committed
system.cpu.commit.committedOps                1304058                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5813118                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.224330                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.708190                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5057213     87.00%     87.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       457960      7.88%     94.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       165135      2.84%     97.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        49836      0.86%     98.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        49545      0.85%     99.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        32976      0.57%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          165      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           34      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          254      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5813118                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                33003                       # Number of function calls committed.
system.cpu.commit.int_insts                   1218086                       # Number of committed integer instructions.
system.cpu.commit.loads                          8408                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1242739     95.30%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            8408      0.64%     95.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          52911      4.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1304058                       # Class of committed instruction
system.cpu.commit.refs                          61319                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1302125                       # Number of Instructions Simulated
system.cpu.committedOps                       1304058                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              18.873730                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        18.873730                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1325231                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    51                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                88629                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1319576                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4283296                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    204721                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    403                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   169                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  1511                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      189618                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    171965                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1357488                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   357                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1320754                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     908                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.007716                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4457220                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             123139                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.053742                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5815162                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.227749                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.285108                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5604315     96.37%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    21237      0.37%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    19008      0.33%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    18321      0.32%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1289      0.02%     97.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      245      0.00%     97.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      649      0.01%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      877      0.02%     97.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   149221      2.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5815162                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                        18760794                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  388                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   186879                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.058806                       # Inst execution rate
system.cpu.iew.exec_refs                       198624                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      53893                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  712076                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 12380                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 9                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                54842                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1318586                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                144731                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                46                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1445223                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    162                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                294730                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    403                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                295218                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       136323                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3973                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1931                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          142                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            246                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1548322                       # num instructions consuming a value
system.cpu.iew.wb_count                       1308900                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.549961                       # average fanout of values written-back
system.cpu.iew.wb_producers                    851516                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.053259                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1445223                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1792711                       # number of integer regfile reads
system.cpu.int_regfile_writes                  917529                       # number of integer regfile writes
system.cpu.ipc                               0.052984                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.052984                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1246610     86.25%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               144738     10.01%     96.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53921      3.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1445269                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       30337                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020991                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       1      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  29753     98.07%     98.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   583      1.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1475606                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8736059                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1308900                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1333116                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1318556                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1445269                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  30                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                22                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        44486                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5815162                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.248535                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.746619                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5017989     86.29%     86.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              428993      7.38%     93.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              203394      3.50%     97.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               83733      1.44%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               47402      0.82%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               33318      0.57%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 268      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  37      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  28      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5815162                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.058808                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                12380                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               54842                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6295873                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         24575956                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1029698                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1695473                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 167469                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4283929                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 257224                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5801811                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1318805                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1707851                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    205396                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   9176                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    403                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                269420                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    12380                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1777722                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          26316                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 28                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     12695                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7131348                       # The number of ROB reads
system.cpu.rob.rob_writes                     2639263                       # The number of ROB writes
system.cpu.timesIdled                          206101                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             180324                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            180325                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             52855                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            52855                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       343931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       122428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                466359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     11005824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       231776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11237600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           233255                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 233255    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             233255                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143092253                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          34786500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         257949000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              194659                       # Transaction distribution
system.membus.trans_dist::ReadResp             194659                       # Transaction distribution
system.membus.trans_dist::WriteReq              62071                       # Transaction distribution
system.membus.trans_dist::WriteResp             62071                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port       347704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       110098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave         7520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       466356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        47104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        47104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 513460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port     11010080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       221564                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave         3760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11237472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12744800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            265524                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  265524    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              265524                       # Request fanout histogram
system.membus.reqLayer6.occupancy           196865927                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6405482                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              998000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           192013589                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               31500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           88552500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          929415500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.6                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        14336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        14336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         9216                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         9216                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]        47104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        40972                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        40972    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        40972                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     89024500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     80896000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma       589824                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.elem_matrix.system.acctest.elem_matrix       917504                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total          1507328                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma       917504                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.elem_matrix.system.acctest.elem_matrix       589824                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total       1507328                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma        18432                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.elem_matrix.system.acctest.elem_matrix       229376                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total            247808                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma        28672                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.elem_matrix.system.acctest.elem_matrix       147456                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total           176128                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma     48000086                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.elem_matrix.system.acctest.elem_matrix     74666800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           122666886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     74666800                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.elem_matrix.system.acctest.elem_matrix     48000086                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total          122666886                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma    122666886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.elem_matrix.system.acctest.elem_matrix    122666886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          245333773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        21403                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        21403                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        29461                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        29461                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix.pio         1188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio         6332                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       101728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix.pio          594                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio         3166                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         3760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      1511088                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy      1179018                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy    125557468                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          1.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy      5208500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      6731000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy     83968000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.7                       # Layer utilization (%)
system.acctest.elem_matrix.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst     11005696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total     11010080                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst     11005696                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total     11005696                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst       171964                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data         1888                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total       173852                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    895647437                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       356771                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      896004208                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    895647437                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    895647437                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    895647437                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       356771                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     896004208                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst       171965                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        61214                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       233179                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   8701740996                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data    633020000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   9334760996                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50601.814299                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 10341.098442                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 40032.597258                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst       171965                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         8359                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total       180324                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   8701740996                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data    633020000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   9334760996                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50601.814299                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 75729.154205                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 51766.603425                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        52855                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        52855                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma       917504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          15452                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             932956                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       206112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          795936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma        14336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          51558                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              60774                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       74666800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1257489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              75924290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma      48000086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         16773468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             64773553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma     122666886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         18030957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140697843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples     47104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000322975000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          362                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          362                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               89241                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24767                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17827                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      60774                       # Number of write requests accepted
system.mem_ctrls.readBursts                     32211                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69990                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2146                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 44870                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3085                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1664052500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  150325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2265352500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     55348.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                75348.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      8634                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27998                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23147                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   180                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  2882                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                   441                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 28672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   60                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                51498                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                18432                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8638                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    440.183633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   394.126815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   140.627785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            85      2.12%      2.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          101      2.52%      4.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          401     10.00%     14.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           65      1.62%     16.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           37      0.92%     17.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           49      1.22%     18.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           33      0.82%     19.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          351      8.76%     27.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         2886     72.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4008                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.035912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    533.135399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           353     97.51%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      1.10%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            5      1.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      69.312155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.290321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    315.814682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-63            353     97.51%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1984-2047            6      1.66%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2048-2111            3      0.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           362                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 962080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   68672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  802912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  932956                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               795936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        78.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        65.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     75.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     64.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12287798500                       # Total gap between requests
system.mem_ctrls.avgGap                     156331.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma       917504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         7095                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma       588864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        26732                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 74666800.347461566329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 577393.611870073364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 47921960.797781378031                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 2175459.624032530002                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma        28672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma        18432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        51558                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma   2227889000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     37463500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma  20875890000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 274845222827                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77702.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     10585.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma   1132589.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   5330796.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy              7159635                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3770726.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            35356440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           23485176                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         76529700                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         75857400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     345314186.400008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       567473263.800018                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.181175                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10494285000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    411450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1383359000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 499                       # Transaction distribution
system.iobus.trans_dist::WriteResp                499                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               998000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              499000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12289094000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst       171965                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total       171965                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst  11367389000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total  11367389000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66102.922106                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66102.922106                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst       171965                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total       171965                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst  11367389000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total  11367389000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66102.922106                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66102.922106                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        61214                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        61214                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    737512000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    737512000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 12048.093573                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 12048.093573                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         8359                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         8359                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    737512000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    737512000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 88229.692547                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 88229.692547                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        52855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        52855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12289094000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                12289162000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2306                       # Simulator instruction rate (inst/s)
host_mem_usage                                5793356                       # Number of bytes of host memory used
host_op_rate                                     2309                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   564.78                       # Real time elapsed on the host
host_tick_rate                               21757186                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1302164                       # Number of instructions simulated
sim_ops                                       1304108                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012288                       # Number of seconds simulated
sim_ticks                                 12288046000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.800709                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   89491                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               122926                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                149                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               436                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             87762                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 57                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             107                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               50                       # Number of indirect misses.
system.cpu.branchPred.lookups                  189619                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   33592                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4360869                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   780153                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               385                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     184872                       # Number of branches committed
system.cpu.commit.bw_lim_events                   254                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14561                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1302127                       # Number of instructions committed
system.cpu.commit.committedOps                1304060                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5813144                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.224330                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.708188                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5057237     87.00%     87.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       457962      7.88%     94.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       165135      2.84%     97.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        49836      0.86%     98.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        49545      0.85%     99.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        32976      0.57%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          165      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           34      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          254      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5813144                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                33003                       # Number of function calls committed.
system.cpu.commit.int_insts                   1218088                       # Number of committed integer instructions.
system.cpu.commit.loads                          8408                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1242741     95.30%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     95.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            8408      0.64%     95.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          52911      4.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1304060                       # Class of committed instruction
system.cpu.commit.refs                          61319                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1302127                       # Number of Instructions Simulated
system.cpu.committedOps                       1304060                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              18.873806                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        18.873806                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1325231                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    51                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                88629                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1319585                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4283320                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    204723                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    403                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   169                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  1511                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      189619                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    171966                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1357490                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   357                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1320760                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     908                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.007716                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4457244                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             123140                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.053742                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5815188                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.227750                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.285110                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5604339     96.37%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    21238      0.37%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    19008      0.33%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    18321      0.32%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1289      0.02%     97.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      245      0.00%     97.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      649      0.01%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      877      0.02%     97.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   149222      2.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5815188                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                        18760904                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  388                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   186879                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.058806                       # Inst execution rate
system.cpu.iew.exec_refs                       198627                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      53893                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  712076                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 12383                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 9                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                54842                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1318595                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                144734                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                46                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1445231                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    162                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                294730                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    403                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                295218                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       136326                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3973                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1931                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          142                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            246                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1548326                       # num instructions consuming a value
system.cpu.iew.wb_count                       1308905                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.549960                       # average fanout of values written-back
system.cpu.iew.wb_producers                    851517                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.053259                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1445231                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1792718                       # number of integer regfile reads
system.cpu.int_regfile_writes                  917533                       # number of integer regfile writes
system.cpu.ipc                               0.052983                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.052983                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1246614     86.25%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               144741     10.01%     96.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53921      3.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1445277                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       30337                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020990                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       1      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  29753     98.07%     98.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   583      1.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1475613                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8736101                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1308905                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1333125                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1318564                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1445277                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  31                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                22                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        44486                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5815188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.248535                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.746620                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5018012     86.29%     86.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              428994      7.38%     93.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              203394      3.50%     97.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               83734      1.44%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               47403      0.82%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               33318      0.57%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 268      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  37      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  28      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5815188                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.058808                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                12383                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               54842                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6295903                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         24576092                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1029698                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1695474                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 167469                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4283953                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 257224                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5801849                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1318814                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1707860                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    205398                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   9176                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    403                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                269420                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    12380                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1777730                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          26316                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 28                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     12695                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7131376                       # The number of ROB reads
system.cpu.rob.rob_writes                     2639274                       # The number of ROB writes
system.cpu.timesIdled                          206102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             180325                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            180326                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             52855                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            52855                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       343933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       122428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                466361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     11005888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       231776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11237664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           233256                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 233256    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             233256                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143092753                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          34786500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         257950500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              194660                       # Transaction distribution
system.membus.trans_dist::ReadResp             194660                       # Transaction distribution
system.membus.trans_dist::WriteReq              62071                       # Transaction distribution
system.membus.trans_dist::WriteResp             62071                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port       347706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       110098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave         7520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       466358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        47104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        47104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 513462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port     11010144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       221564                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave         3760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11237536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12744864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            265525                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  265525    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              265525                       # Request fanout histogram
system.membus.reqLayer6.occupancy           196865927                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6405482                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              998000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           192014589                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               31500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           88552500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          929420500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.6                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        14336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        14336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         9216                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         9216                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]        47104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        40972                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        40972    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        40972                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     89024500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     80896000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma       589824                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.elem_matrix.system.acctest.elem_matrix       917504                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total          1507328                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma       917504                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.elem_matrix.system.acctest.elem_matrix       589824                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total       1507328                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma        18432                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.elem_matrix.system.acctest.elem_matrix       229376                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total            247808                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma        28672                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.elem_matrix.system.acctest.elem_matrix       147456                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total           176128                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma     47999820                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.elem_matrix.system.acctest.elem_matrix     74666387                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           122666207                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     74666387                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.elem_matrix.system.acctest.elem_matrix     47999820                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total          122666207                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma    122666207                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.elem_matrix.system.acctest.elem_matrix    122666207                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          245332415                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        21403                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        21403                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        29461                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        29461                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix.pio         1188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio         6332                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       101728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix.pio          594                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio         3166                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         3760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      1511088                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy      1179018                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy    125557468                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          1.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy      5208500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      6731000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy     83968000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.7                       # Layer utilization (%)
system.acctest.elem_matrix.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst     11005760                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total     11010144                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst     11005760                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total     11005760                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst       171965                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data         1888                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total       173853                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    895647689                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       356769                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      896004458                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    895647689                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    895647689                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    895647689                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       356769                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     896004458                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst       171966                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        61214                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       233180                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   8701791496                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data    633020000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   9334811496                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50601.813707                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 10341.098442                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 40032.642148                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst       171966                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         8359                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total       180325                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   8701791496                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data    633020000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   9334811496                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50601.813707                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 75729.154205                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 51766.596401                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        52855                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        52855                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma       917504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          15452                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             932956                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       206112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          795936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma        14336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          51558                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              60774                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       74666387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1257482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              75923869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma      47999820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         16773375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             64773195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma     122666207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         18030857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140697064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples     47104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000322975000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          362                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          362                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               89241                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24767                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17827                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      60774                       # Number of write requests accepted
system.mem_ctrls.readBursts                     32211                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69990                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2146                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 44870                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3085                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1664052500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  150325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2265352500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     55348.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                75348.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      8634                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27998                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23147                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   180                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  2882                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                   441                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 28672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   60                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                51498                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                18432                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8638                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    440.183633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   394.126815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   140.627785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            85      2.12%      2.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          101      2.52%      4.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          401     10.00%     14.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           65      1.62%     16.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           37      0.92%     17.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           49      1.22%     18.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           33      0.82%     19.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          351      8.76%     27.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         2886     72.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4008                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.035912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    533.135399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           353     97.51%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      1.10%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            5      1.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      69.312155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.290321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    315.814682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-63            353     97.51%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1984-2047            6      1.66%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2048-2111            3      0.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           362                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 962080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   68672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  802912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  932956                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               795936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        78.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        65.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     75.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     64.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12287798500                       # Total gap between requests
system.mem_ctrls.avgGap                     156331.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma       917504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         7095                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma       588864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        26732                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 74666387.153824135661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 577390.416669989703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 47921695.605631686747                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 2175447.585401291493                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma        28672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma        18432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        51558                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma   2227889000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     37463500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma  20875890000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 274845222827                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77702.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     10585.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma   1132589.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   5330796.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy              7159635                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3770726.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            35356440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           23485176                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         76529700                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         75860397                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     345314186.400008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       567476260.800018                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.181163                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10494285000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    411450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1383427000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 499                       # Transaction distribution
system.iobus.trans_dist::WriteResp                499                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               998000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              499000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12289162000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst       171966                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total       171966                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst  11367455000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total  11367455000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66102.921508                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66102.921508                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst       171966                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total       171966                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst  11367455000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total  11367455000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66102.921508                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66102.921508                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        61214                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        61214                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    737512000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    737512000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 12048.093573                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 12048.093573                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         8359                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         8359                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    737512000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    737512000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 88229.692547                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 88229.692547                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        52855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        52855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12289162000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
