Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 28 10:52:36 2024
| Host         : EthanWindows running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Complete_MIPS_control_sets_placed.rpt
| Design       : Complete_MIPS
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             129 |           45 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           16 |
| Yes          | No                    | No                     |            1098 |          524 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------+---------------------------------+------------------+----------------+--------------+
|     Clock Signal     |           Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------+---------------------------------+------------------+----------------+--------------+
|  btnNoiseClk/slowClk |                                  |                                 |                2 |              6 |         3.00 |
|  fpgaClk_BUFG        | CPU/Register/E[0]                | sw_IBUF[3]                      |                4 |              7 |         1.75 |
|  fpgaClk_BUFG        | CPU/reg_or_imm_save              |                                 |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG       |                                  |                                 |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG       |                                  | FPGAClk/counter[27]_i_1__0_n_0  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG       |                                  | btnNoiseClk/counter[27]_i_1_n_0 |                8 |             28 |         3.50 |
|  fpgaClk_BUFG        | CPU/Register/p_0_in[3]           |                                 |               13 |             29 |         2.23 |
|  fpgaClk_BUFG        | CPU/Register/REG[18][31]_i_1_n_0 |                                 |               15 |             32 |         2.13 |
|  fpgaClk_BUFG        | CPU/Register/REG[10][31]_i_1_n_0 |                                 |               20 |             32 |         1.60 |
|  fpgaClk_BUFG        | CPU/Register/REG[13][31]_i_1_n_0 |                                 |               13 |             32 |         2.46 |
|  fpgaClk_BUFG        | CPU/Register/REG[14][31]_i_1_n_0 |                                 |               15 |             32 |         2.13 |
|  fpgaClk_BUFG        | CPU/Register/REG[23][31]_i_1_n_0 |                                 |               17 |             32 |         1.88 |
|  fpgaClk_BUFG        | CPU/Register/REG[27][31]_i_1_n_0 |                                 |               13 |             32 |         2.46 |
|  fpgaClk_BUFG        | CPU/Register/REG[28][31]_i_1_n_0 |                                 |               16 |             32 |         2.00 |
|  fpgaClk_BUFG        | CPU/Register/REG[29][31]_i_1_n_0 |                                 |               15 |             32 |         2.13 |
|  fpgaClk_BUFG        | CPU/Register/REG[19][31]_i_1_n_0 |                                 |               14 |             32 |         2.29 |
|  fpgaClk_BUFG        | CPU/Register/REG[21][31]_i_1_n_0 |                                 |               13 |             32 |         2.46 |
|  fpgaClk_BUFG        | CPU/Register/REG[24][31]_i_1_n_0 |                                 |               17 |             32 |         1.88 |
|  fpgaClk_BUFG        | CPU/Register/REG[25][31]_i_1_n_0 |                                 |               18 |             32 |         1.78 |
|  fpgaClk_BUFG        | CPU/Register/REG[2][31]_i_1_n_0  |                                 |                9 |             32 |         3.56 |
|  fpgaClk_BUFG        | CPU/Register/REG[16][31]_i_1_n_0 |                                 |               21 |             32 |         1.52 |
|  fpgaClk_BUFG        | CPU/Register/REG[12][31]_i_1_n_0 |                                 |               16 |             32 |         2.00 |
|  fpgaClk_BUFG        | CPU/Register/REG[20][31]_i_1_n_0 |                                 |               14 |             32 |         2.29 |
|  fpgaClk_BUFG        | CPU/Register/REG[30][31]_i_1_n_0 |                                 |               13 |             32 |         2.46 |
|  fpgaClk_BUFG        | CPU/Register/REG[31][31]_i_1_n_0 |                                 |               20 |             32 |         1.60 |
|  fpgaClk_BUFG        | CPU/Register/REG[3][31]_i_1_n_0  |                                 |               12 |             32 |         2.67 |
|  fpgaClk_BUFG        | CPU/Register/REG[4][31]_i_1_n_0  |                                 |               11 |             32 |         2.91 |
|  fpgaClk_BUFG        | CPU/Register/REG[22][31]_i_1_n_0 |                                 |               15 |             32 |         2.13 |
|  fpgaClk_BUFG        | CPU/Register/REG[5][31]_i_1_n_0  |                                 |               11 |             32 |         2.91 |
|  fpgaClk_BUFG        | CPU/Register/REG[11][31]_i_1_n_0 |                                 |               14 |             32 |         2.29 |
|  fpgaClk_BUFG        | CPU/Register/REG[15][31]_i_1_n_0 |                                 |               18 |             32 |         1.78 |
|  fpgaClk_BUFG        | CPU/Register/REG[26][31]_i_1_n_0 |                                 |               12 |             32 |         2.67 |
|  fpgaClk_BUFG        | CPU/Register/REG[17][31]_i_1_n_0 |                                 |               14 |             32 |         2.29 |
|  fpgaClk_BUFG        | CPU/Register/REG[0][31]_i_1_n_0  |                                 |               18 |             32 |         1.78 |
|  fpgaClk_BUFG        | CPU/Register/REG[9][31]_i_1_n_0  |                                 |               20 |             32 |         1.60 |
|  fpgaClk_BUFG        | CPU/Register/REG[6][31]_i_1_n_0  |                                 |               11 |             32 |         2.91 |
|  fpgaClk_BUFG        | CPU/Register/REG[7][31]_i_1_n_0  |                                 |               18 |             32 |         1.78 |
|  fpgaClk_BUFG        | CPU/Register/REG[8][31]_i_1_n_0  |                                 |               14 |             32 |         2.29 |
|  fpgaClk_BUFG        | CPU/instr[31]_i_1_n_0            |                                 |                9 |             32 |         3.56 |
|  fpgaClk_BUFG        | CPU/alu_result_save[31]_i_1_n_0  |                                 |               30 |             32 |         1.07 |
|  fpgaClk_BUFG        |                                  |                                 |               35 |            102 |         2.91 |
+----------------------+----------------------------------+---------------------------------+------------------+----------------+--------------+


