

================================================================
== Vivado HLS Report for 'up_sampling2d_fix16'
================================================================
* Date:           Thu Dec 19 21:54:50 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  3377|  26017|  3377|  26017|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+-------+------------+-----------+-----------+---------+----------+
        |                 |    Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    |  min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+------+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  3376|  26016| 422 ~ 1626 |          -|          -|  8 ~ 16 |    no    |
        | + Loop 1.1      |   420|   1624|   30 ~ 58  |          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1  |    28|     56|           2|          -|          -| 14 ~ 28 |    no    |
        +-----------------+------+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    261|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     78|
|Register         |        -|      -|     131|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     131|    339|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp1_cast_fu_242_p2  |     *    |      0|  0|  41|           8|           5|
    |tmp3_fu_257_p2       |     *    |      0|  0|  51|           9|           6|
    |next_mul3_fu_174_p2  |     +    |      0|  0|  15|           9|           9|
    |next_mul_fu_179_p2   |     +    |      0|  0|  15|           8|           8|
    |out_d_1_fu_193_p2    |     +    |      0|  0|  15|           5|           1|
    |out_h_1_fu_208_p2    |     +    |      0|  0|  15|           5|           1|
    |out_w_1_fu_271_p2    |     +    |      0|  0|  15|           5|           1|
    |tmp2_fu_247_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp_4_fu_305_p2      |     +    |      0|  0|  19|          14|          14|
    |tmp_fu_232_p2        |     +    |      0|  0|  15|           8|           8|
    |tmp_s_fu_291_p2      |     +    |      0|  0|  12|          12|          12|
    |exitcond2_fu_203_p2  |   icmp   |      0|  0|  11|           6|           6|
    |exitcond3_fu_188_p2  |   icmp   |      0|  0|  11|           6|           6|
    |exitcond_fu_266_p2   |   icmp   |      0|  0|  11|           6|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 261|         110|          92|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  33|          6|    1|          6|
    |out_d_reg_101     |   9|          2|    5|         10|
    |out_h_reg_136     |   9|          2|    5|         10|
    |out_w_reg_147     |   9|          2|    5|         10|
    |phi_mul2_reg_124  |   9|          2|    9|         18|
    |phi_mul_reg_112   |   9|          2|    8|         16|
    +------------------+----+-----------+-----+-----------+
    |Total             |  78|         16|   33|         70|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   5|   0|    5|          0|
    |next_mul3_reg_349   |   9|   0|    9|          0|
    |next_mul_reg_354    |   8|   0|    8|          0|
    |out_d_1_reg_362     |   5|   0|    5|          0|
    |out_d_reg_101       |   5|   0|    5|          0|
    |out_h_1_reg_370     |   5|   0|    5|          0|
    |out_h_reg_136       |   5|   0|    5|          0|
    |out_w_1_reg_388     |   5|   0|    5|          0|
    |out_w_reg_147       |   5|   0|    5|          0|
    |phi_mul2_reg_124    |   9|   0|    9|          0|
    |phi_mul_reg_112     |   8|   0|    8|          0|
    |tmp1_cast_reg_375   |  12|   0|   12|          0|
    |tmp3_reg_380        |  14|   0|   14|          0|
    |tmp_1_cast_reg_329  |   5|   0|    8|          3|
    |tmp_2_reg_344       |   5|   0|   12|          7|
    |tmp_3_cast_reg_334  |   6|   0|    9|          3|
    |tmp_4_cast_reg_339  |   6|   0|   14|          8|
    |tmp_4_reg_398       |  14|   0|   14|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 131|   0|  152|         21|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|input_height       |  in |    5|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    5|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    6|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    6|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 6 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 7 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 8 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_width)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 9 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_height)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 10 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i5 %input_height_read to i8" [layers_c/up_sampling2d.cpp:19]   --->   Operation 11 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i6 %output_height_read to i9" [layers_c/up_sampling2d.cpp:19]   --->   Operation 12 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i6 %output_width_read to i14" [layers_c/up_sampling2d.cpp:6]   --->   Operation 13 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_2 = zext i5 %input_width_read to i12" [layers_c/up_sampling2d.cpp:6]   --->   Operation 14 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/up_sampling2d.cpp:14]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%out_d = phi i5 [ 0, %0 ], [ %out_d_1, %.loopexit.loopexit ]"   --->   Operation 16 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/up_sampling2d.cpp:19]   --->   Operation 17 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i9 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]" [layers_c/up_sampling2d.cpp:19]   --->   Operation 18 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.82ns)   --->   "%next_mul3 = add i9 %phi_mul2, %tmp_3_cast" [layers_c/up_sampling2d.cpp:19]   --->   Operation 19 'add' 'next_mul3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.91ns)   --->   "%next_mul = add i8 %phi_mul, %tmp_1_cast" [layers_c/up_sampling2d.cpp:19]   --->   Operation 20 'add' 'next_mul' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%out_d_cast = zext i5 %out_d to i6" [layers_c/up_sampling2d.cpp:14]   --->   Operation 21 'zext' 'out_d_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.42ns)   --->   "%exitcond3 = icmp eq i6 %out_d_cast, %output_depth_read" [layers_c/up_sampling2d.cpp:14]   --->   Operation 22 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.78ns)   --->   "%out_d_1 = add i5 %out_d, 1" [layers_c/up_sampling2d.cpp:14]   --->   Operation 24 'add' 'out_d_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %2, label %.preheader4.preheader" [layers_c/up_sampling2d.cpp:14]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/up_sampling2d.cpp:15]   --->   Operation 26 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 27 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.17>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%out_h = phi i5 [ %out_h_1, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]"   --->   Operation 28 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%out_h_cast = zext i5 %out_h to i6" [layers_c/up_sampling2d.cpp:15]   --->   Operation 29 'zext' 'out_h_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.42ns)   --->   "%exitcond2 = icmp eq i6 %out_h_cast, %output_height_read" [layers_c/up_sampling2d.cpp:15]   --->   Operation 30 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 31 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.78ns)   --->   "%out_h_1 = add i5 %out_h, 1" [layers_c/up_sampling2d.cpp:15]   --->   Operation 32 'add' 'out_h_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/up_sampling2d.cpp:15]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%div = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %out_h, i32 1, i32 4)" [layers_c/up_sampling2d.cpp:19]   --->   Operation 34 'partselect' 'div' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i4 %div to i8" [layers_c/up_sampling2d.cpp:19]   --->   Operation 35 'zext' 'tmp_9_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %out_h to i9" [layers_c/up_sampling2d.cpp:15]   --->   Operation 36 'zext' 'tmp_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.91ns)   --->   "%tmp = add i8 %phi_mul, %tmp_9_cast" [layers_c/up_sampling2d.cpp:19]   --->   Operation 37 'add' 'tmp' <Predicate = (!exitcond2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = zext i8 %tmp to i12" [layers_c/up_sampling2d.cpp:19]   --->   Operation 38 'zext' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (4.17ns)   --->   "%tmp1_cast = mul i12 %tmp_1, %tmp_2" [layers_c/up_sampling2d.cpp:19]   --->   Operation 39 'mul' 'tmp1_cast' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.82ns)   --->   "%tmp2 = add i9 %phi_mul2, %tmp_cast" [layers_c/up_sampling2d.cpp:19]   --->   Operation 40 'add' 'tmp2' <Predicate = (!exitcond2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i9 %tmp2 to i14" [layers_c/up_sampling2d.cpp:19]   --->   Operation 41 'zext' 'tmp2_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (4.35ns)   --->   "%tmp3 = mul i14 %tmp2_cast, %tmp_4_cast" [layers_c/up_sampling2d.cpp:19]   --->   Operation 42 'mul' 'tmp3' <Predicate = (!exitcond2)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/up_sampling2d.cpp:17]   --->   Operation 43 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 44 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.80>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%out_w = phi i5 [ %out_w_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 45 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%out_w_cast = zext i5 %out_w to i6" [layers_c/up_sampling2d.cpp:17]   --->   Operation 46 'zext' 'out_w_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %out_w_cast, %output_width_read" [layers_c/up_sampling2d.cpp:17]   --->   Operation 47 'icmp' 'exitcond' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 48 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.78ns)   --->   "%out_w_1 = add i5 %out_w, 1" [layers_c/up_sampling2d.cpp:17]   --->   Operation 49 'add' 'out_w_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader4.loopexit, label %1" [layers_c/up_sampling2d.cpp:17]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%div1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %out_w, i32 1, i32 4)" [layers_c/up_sampling2d.cpp:19]   --->   Operation 51 'partselect' 'div1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i4 %div1 to i12" [layers_c/up_sampling2d.cpp:19]   --->   Operation 52 'zext' 'tmp_8_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.54ns)   --->   "%tmp_s = add i12 %tmp_8_cast, %tmp1_cast" [layers_c/up_sampling2d.cpp:19]   --->   Operation 53 'add' 'tmp_s' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = zext i12 %tmp_s to i64" [layers_c/up_sampling2d.cpp:19]   --->   Operation 54 'zext' 'tmp_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_3" [layers_c/up_sampling2d.cpp:19]   --->   Operation 55 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/up_sampling2d.cpp:19]   --->   Operation 56 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i5 %out_w to i14" [layers_c/up_sampling2d.cpp:19]   --->   Operation 57 'zext' 'tmp_12_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.81ns)   --->   "%tmp_4 = add i14 %tmp_12_cast, %tmp3" [layers_c/up_sampling2d.cpp:19]   --->   Operation 58 'add' 'tmp_4' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 59 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 60 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/up_sampling2d.cpp:19]   --->   Operation 60 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5 = zext i14 %tmp_4 to i64" [layers_c/up_sampling2d.cpp:19]   --->   Operation 61 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_5" [layers_c/up_sampling2d.cpp:19]   --->   Operation 62 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr, align 2" [layers_c/up_sampling2d.cpp:19]   --->   Operation 63 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/up_sampling2d.cpp:17]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read  (read             ) [ 001111]
output_height_read (read             ) [ 001111]
output_depth_read  (read             ) [ 001111]
input_width_read   (read             ) [ 000000]
input_height_read  (read             ) [ 000000]
tmp_1_cast         (zext             ) [ 001111]
tmp_3_cast         (zext             ) [ 001111]
tmp_4_cast         (zext             ) [ 001111]
tmp_2              (zext             ) [ 001111]
StgValue_15        (br               ) [ 011111]
out_d              (phi              ) [ 001000]
phi_mul            (phi              ) [ 001111]
phi_mul2           (phi              ) [ 001111]
next_mul3          (add              ) [ 011111]
next_mul           (add              ) [ 011111]
out_d_cast         (zext             ) [ 000000]
exitcond3          (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
out_d_1            (add              ) [ 011111]
StgValue_25        (br               ) [ 000000]
StgValue_26        (br               ) [ 001111]
StgValue_27        (ret              ) [ 000000]
out_h              (phi              ) [ 000100]
out_h_cast         (zext             ) [ 000000]
exitcond2          (icmp             ) [ 001111]
empty_7            (speclooptripcount) [ 000000]
out_h_1            (add              ) [ 001111]
StgValue_33        (br               ) [ 000000]
div                (partselect       ) [ 000000]
tmp_9_cast         (zext             ) [ 000000]
tmp_cast           (zext             ) [ 000000]
tmp                (add              ) [ 000000]
tmp_1              (zext             ) [ 000000]
tmp1_cast          (mul              ) [ 000011]
tmp2               (add              ) [ 000000]
tmp2_cast          (zext             ) [ 000000]
tmp3               (mul              ) [ 000011]
StgValue_43        (br               ) [ 001111]
StgValue_44        (br               ) [ 011111]
out_w              (phi              ) [ 000010]
out_w_cast         (zext             ) [ 000000]
exitcond           (icmp             ) [ 001111]
empty_8            (speclooptripcount) [ 000000]
out_w_1            (add              ) [ 001111]
StgValue_50        (br               ) [ 000000]
div1               (partselect       ) [ 000000]
tmp_8_cast         (zext             ) [ 000000]
tmp_s              (add              ) [ 000000]
tmp_3              (zext             ) [ 000000]
input_addr         (getelementptr    ) [ 000001]
tmp_12_cast        (zext             ) [ 000000]
tmp_4              (add              ) [ 000001]
StgValue_59        (br               ) [ 001111]
input_load         (load             ) [ 000000]
tmp_5              (zext             ) [ 000000]
output_addr        (getelementptr    ) [ 000000]
StgValue_63        (store            ) [ 000000]
StgValue_64        (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="output_width_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="6" slack="0"/>
<pin id="46" dir="0" index="1" bw="6" slack="0"/>
<pin id="47" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="output_height_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="6" slack="0"/>
<pin id="52" dir="0" index="1" bw="6" slack="0"/>
<pin id="53" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="output_depth_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="6" slack="0"/>
<pin id="59" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="input_width_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="0" index="1" bw="5" slack="0"/>
<pin id="65" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="input_height_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="0" index="1" bw="5" slack="0"/>
<pin id="71" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="12" slack="0"/>
<pin id="78" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="14" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="output_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="14" slack="0"/>
<pin id="91" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="StgValue_63_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/5 "/>
</bind>
</comp>

<comp id="101" class="1005" name="out_d_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="1"/>
<pin id="103" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="out_d_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="phi_mul_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="1"/>
<pin id="114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="phi_mul_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="phi_mul2_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="1"/>
<pin id="126" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="phi_mul2_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="9" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="out_h_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="1"/>
<pin id="138" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="out_h_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="147" class="1005" name="out_w_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="1"/>
<pin id="149" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="out_w_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_1_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_3_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_4_cast_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="next_mul3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="0" index="1" bw="6" slack="1"/>
<pin id="177" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="next_mul_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="5" slack="1"/>
<pin id="182" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="out_d_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_d_cast/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="exitcond3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="1"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="out_d_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="out_h_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_h_cast/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="exitcond2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="6" slack="2"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="out_h_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="div_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="0" index="3" bw="4" slack="0"/>
<pin id="219" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_9_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_cast_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="1"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp1_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="5" slack="2"/>
<pin id="245" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1_cast/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="1"/>
<pin id="249" dir="0" index="1" bw="5" slack="0"/>
<pin id="250" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp2_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="0"/>
<pin id="255" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="0" index="1" bw="6" slack="2"/>
<pin id="260" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="out_w_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_w_cast/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="exitcond_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="6" slack="3"/>
<pin id="269" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="out_w_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_1/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="div1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="0" index="3" bw="4" slack="0"/>
<pin id="282" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div1/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_8_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="1"/>
<pin id="294" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_12_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_4_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="14" slack="1"/>
<pin id="308" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_5_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="14" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="314" class="1005" name="output_width_read_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="3"/>
<pin id="316" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="319" class="1005" name="output_height_read_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="2"/>
<pin id="321" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="324" class="1005" name="output_depth_read_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="1"/>
<pin id="326" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_depth_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_1_cast_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="1"/>
<pin id="331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="334" class="1005" name="tmp_3_cast_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="1"/>
<pin id="336" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_4_cast_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="14" slack="2"/>
<pin id="341" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_2_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="2"/>
<pin id="346" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="349" class="1005" name="next_mul3_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="354" class="1005" name="next_mul_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="362" class="1005" name="out_d_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d_1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="out_h_1_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h_1 "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp1_cast_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="1"/>
<pin id="377" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_cast "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp3_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="14" slack="1"/>
<pin id="382" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="388" class="1005" name="out_w_1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_w_1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="input_addr_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="14" slack="1"/>
<pin id="395" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_4_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="14" slack="1"/>
<pin id="400" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="81" pin="3"/><net_sink comp="94" pin=1"/></net>

<net id="100"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="68" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="50" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="44" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="62" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="128" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="116" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="105" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="105" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="140" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="140" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="140" pin="4"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="227"><net_src comp="214" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="140" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="112" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="224" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="124" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="228" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="151" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="151" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="151" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="290"><net_src comp="277" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="304"><net_src comp="151" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="317"><net_src comp="44" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="322"><net_src comp="50" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="327"><net_src comp="56" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="332"><net_src comp="158" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="337"><net_src comp="162" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="342"><net_src comp="166" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="347"><net_src comp="170" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="352"><net_src comp="174" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="357"><net_src comp="179" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="365"><net_src comp="193" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="373"><net_src comp="208" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="378"><net_src comp="242" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="383"><net_src comp="257" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="391"><net_src comp="271" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="396"><net_src comp="74" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="401"><net_src comp="305" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="310" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: up_sampling2d_fix16 : input_height | {1 }
	Port: up_sampling2d_fix16 : input_width | {1 }
	Port: up_sampling2d_fix16 : input_r | {4 5 }
	Port: up_sampling2d_fix16 : output_depth | {1 }
	Port: up_sampling2d_fix16 : output_height | {1 }
	Port: up_sampling2d_fix16 : output_width | {1 }
  - Chain level:
	State 1
	State 2
		next_mul3 : 1
		next_mul : 1
		out_d_cast : 1
		exitcond3 : 2
		out_d_1 : 1
		StgValue_25 : 3
	State 3
		out_h_cast : 1
		exitcond2 : 2
		out_h_1 : 1
		StgValue_33 : 3
		div : 1
		tmp_9_cast : 2
		tmp_cast : 1
		tmp : 3
		tmp_1 : 4
		tmp1_cast : 5
		tmp2 : 2
		tmp2_cast : 3
		tmp3 : 4
	State 4
		out_w_cast : 1
		exitcond : 2
		out_w_1 : 1
		StgValue_50 : 3
		div1 : 1
		tmp_8_cast : 2
		tmp_s : 3
		tmp_3 : 4
		input_addr : 5
		input_load : 6
		tmp_12_cast : 1
		tmp_4 : 2
	State 5
		output_addr : 1
		StgValue_63 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul3_fu_174       |    0    |    0    |    15   |
|          |        next_mul_fu_179        |    0    |    0    |    15   |
|          |         out_d_1_fu_193        |    0    |    0    |    15   |
|          |         out_h_1_fu_208        |    0    |    0    |    15   |
|    add   |           tmp_fu_232          |    0    |    0    |    15   |
|          |          tmp2_fu_247          |    0    |    0    |    15   |
|          |         out_w_1_fu_271        |    0    |    0    |    15   |
|          |          tmp_s_fu_291         |    0    |    0    |    12   |
|          |          tmp_4_fu_305         |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |        tmp1_cast_fu_242       |    0    |    0    |    41   |
|          |          tmp3_fu_257          |    0    |    0    |    51   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond3_fu_188       |    0    |    0    |    11   |
|   icmp   |        exitcond2_fu_203       |    0    |    0    |    11   |
|          |        exitcond_fu_266        |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_44 |    0    |    0    |    0    |
|          | output_height_read_read_fu_50 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_56 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_62  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_68 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       tmp_1_cast_fu_158       |    0    |    0    |    0    |
|          |       tmp_3_cast_fu_162       |    0    |    0    |    0    |
|          |       tmp_4_cast_fu_166       |    0    |    0    |    0    |
|          |          tmp_2_fu_170         |    0    |    0    |    0    |
|          |       out_d_cast_fu_184       |    0    |    0    |    0    |
|          |       out_h_cast_fu_199       |    0    |    0    |    0    |
|          |       tmp_9_cast_fu_224       |    0    |    0    |    0    |
|   zext   |        tmp_cast_fu_228        |    0    |    0    |    0    |
|          |          tmp_1_fu_238         |    0    |    0    |    0    |
|          |        tmp2_cast_fu_253       |    0    |    0    |    0    |
|          |       out_w_cast_fu_262       |    0    |    0    |    0    |
|          |       tmp_8_cast_fu_287       |    0    |    0    |    0    |
|          |          tmp_3_fu_296         |    0    |    0    |    0    |
|          |       tmp_12_cast_fu_301      |    0    |    0    |    0    |
|          |          tmp_5_fu_310         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|           div_fu_214          |    0    |    0    |    0    |
|          |          div1_fu_277          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    0    |    0    |   261   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    input_addr_reg_393    |   14   |
|     next_mul3_reg_349    |    9   |
|     next_mul_reg_354     |    8   |
|      out_d_1_reg_362     |    5   |
|       out_d_reg_101      |    5   |
|      out_h_1_reg_370     |    5   |
|       out_h_reg_136      |    5   |
|      out_w_1_reg_388     |    5   |
|       out_w_reg_147      |    5   |
| output_depth_read_reg_324|    6   |
|output_height_read_reg_319|    6   |
| output_width_read_reg_314|    6   |
|     phi_mul2_reg_124     |    9   |
|      phi_mul_reg_112     |    8   |
|     tmp1_cast_reg_375    |   12   |
|       tmp3_reg_380       |   14   |
|    tmp_1_cast_reg_329    |    8   |
|       tmp_2_reg_344      |   12   |
|    tmp_3_cast_reg_334    |    9   |
|    tmp_4_cast_reg_339    |   14   |
|       tmp_4_reg_398      |   14   |
+--------------------------+--------+
|           Total          |   179  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |  14  |   28   ||    9    |
|  phi_mul_reg_112 |  p0  |   2  |   8  |   16   ||    9    |
| phi_mul2_reg_124 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   62   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   261  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   179  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   179  |   288  |
+-----------+--------+--------+--------+--------+
