{
  "design": {
    "design_info": {
      "boundary_crc": "0x657F8E2A657F8E2A",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "xup_and2_0": "",
      "xup_and2_1": "",
      "xup_xor2_0": "",
      "xup_xor2_1": "",
      "xup_or2_0": ""
    },
    "ports": {
      "a": {
        "direction": "I"
      },
      "s": {
        "direction": "O"
      },
      "Cout": {
        "direction": "O"
      },
      "b": {
        "direction": "I"
      },
      "Cin": {
        "direction": "I"
      }
    },
    "components": {
      "xup_and2_0": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "design_1_xup_and2_0_0"
      },
      "xup_and2_1": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "design_1_xup_and2_1_0"
      },
      "xup_xor2_0": {
        "vlnv": "xilinx.com:xup:xup_xor2:1.0",
        "xci_name": "design_1_xup_xor2_0_0"
      },
      "xup_xor2_1": {
        "vlnv": "xilinx.com:xup:xup_xor2:1.0",
        "xci_name": "design_1_xup_xor2_1_0"
      },
      "xup_or2_0": {
        "vlnv": "xilinx.com:xup:xup_or2:1.0",
        "xci_name": "design_1_xup_or2_0_0"
      }
    },
    "nets": {
      "a_0_1": {
        "ports": [
          "a",
          "xup_xor2_0/a",
          "xup_and2_1/b"
        ]
      },
      "xup_xor2_1_y": {
        "ports": [
          "xup_xor2_1/y",
          "s"
        ]
      },
      "xup_or2_0_y": {
        "ports": [
          "xup_or2_0/y",
          "Cout"
        ]
      },
      "b_0_1": {
        "ports": [
          "b",
          "xup_xor2_0/b",
          "xup_and2_1/a"
        ]
      },
      "xup_xor2_0_y": {
        "ports": [
          "xup_xor2_0/y",
          "xup_xor2_1/a",
          "xup_and2_0/b"
        ]
      },
      "Net": {
        "ports": [
          "Cin",
          "xup_xor2_1/b",
          "xup_and2_0/a"
        ]
      },
      "xup_and2_0_y": {
        "ports": [
          "xup_and2_0/y",
          "xup_or2_0/a"
        ]
      },
      "xup_and2_1_y": {
        "ports": [
          "xup_and2_1/y",
          "xup_or2_0/b"
        ]
      }
    }
  }
}