[2025-09-16 20:24:13] START suite=cs trace=cloud9_phase0_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2348924 heartbeat IPC: 4.257 cumulative IPC: 4.257 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4445873 heartbeat IPC: 4.769 cumulative IPC: 4.499 (Simulation time: 00 hr 01 min 02 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4445873 cumulative IPC: 4.499 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4445873 cumulative IPC: 4.499 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 15890761 heartbeat IPC: 0.8738 cumulative IPC: 0.8738 (Simulation time: 00 hr 02 min 05 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 28075431 heartbeat IPC: 0.8207 cumulative IPC: 0.8464 (Simulation time: 00 hr 03 min 10 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 39974827 heartbeat IPC: 0.8404 cumulative IPC: 0.8444 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 51987800 heartbeat IPC: 0.8324 cumulative IPC: 0.8414 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 64368776 heartbeat IPC: 0.8077 cumulative IPC: 0.8344 (Simulation time: 00 hr 06 min 21 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 76508626 heartbeat IPC: 0.8237 cumulative IPC: 0.8326 (Simulation time: 00 hr 07 min 25 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 88513151 heartbeat IPC: 0.833 cumulative IPC: 0.8327 (Simulation time: 00 hr 08 min 27 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000012 cycles: 100992961 heartbeat IPC: 0.8013 cumulative IPC: 0.8286 (Simulation time: 00 hr 09 min 32 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 113129116 heartbeat IPC: 0.824 cumulative IPC: 0.8281 (Simulation time: 00 hr 10 min 35 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 120587194 cumulative IPC: 0.8293 (Simulation time: 00 hr 11 min 41 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 120587194 cumulative IPC: 0.8293 (Simulation time: 00 hr 11 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8293 instructions: 100000000 cycles: 120587194
CPU 0 Branch Prediction Accuracy: 99.8% MPKI: 0.0158 Average ROB Occupancy at Mispredict: 6.933e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01352
BRANCH_INDIRECT: 0.00185
BRANCH_CONDITIONAL: 0.00043
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 59288
LQ_STALL: 0
SQ_STALL: 125062


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 203.42857
REPLAY_LOAD: 100.1875
NON_REPLAY_LOAD: 11.658782

== Total ==
ADDR_TRANS: 2848
REPLAY_LOAD: 3206
NON_REPLAY_LOAD: 53234

== Counts ==
ADDR_TRANS: 14
REPLAY_LOAD: 32
NON_REPLAY_LOAD: 4566

cpu0->cpu0_STLB TOTAL        ACCESS:     321935 HIT:     319811 MISS:       2124 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     321935 HIT:     319811 MISS:       2124 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 287 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1266484 HIT:     724048 MISS:     542436 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     751833 HIT:     243705 MISS:     508128 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      38117 HIT:       8310 MISS:      29807 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     472460 HIT:     471985 MISS:        475 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4074 HIT:         48 MISS:       4026 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 76.98 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7479086 HIT:    7466389 MISS:      12697 MSHR_MERGE:       4157
cpu0->cpu0_L1I LOAD         ACCESS:    7479086 HIT:    7466389 MISS:      12697 MSHR_MERGE:       4157
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 81.91 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22182873 HIT:   20877995 MISS:    1304878 MSHR_MERGE:     519391
cpu0->cpu0_L1D LOAD         ACCESS:   14689104 HIT:   13591192 MISS:    1097912 MSHR_MERGE:     354617
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    7489294 HIT:    7286409 MISS:     202885 MSHR_MERGE:     164767
cpu0->cpu0_L1D TRANSLATION  ACCESS:       4475 HIT:        394 MISS:       4081 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 63.58 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6379292 HIT:    6372026 MISS:       7266 MSHR_MERGE:       3843
cpu0->cpu0_ITLB LOAD         ACCESS:    6379292 HIT:    6372026 MISS:       7266 MSHR_MERGE:       3843
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 14.98 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21938513 HIT:   21586482 MISS:     352031 MSHR_MERGE:      33520
cpu0->cpu0_DTLB LOAD         ACCESS:   21938513 HIT:   21586482 MISS:     352031 MSHR_MERGE:      33520
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.791 cycles
cpu0->LLC TOTAL        ACCESS:     870391 HIT:     590752 MISS:     279639 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     508128 HIT:     247428 MISS:     260700 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      29807 HIT:      15041 MISS:      14766 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     328430 HIT:     328130 MISS:        300 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       4026 HIT:        153 MISS:       3873 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 94.09 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2376
  ROW_BUFFER_MISS:     276938
  AVG DBUS CONGESTED CYCLE: 7.027
Channel 0 WQ ROW_BUFFER_HIT:      11986
  ROW_BUFFER_MISS:     127153
  FULL:          0
Channel 0 REFRESHES ISSUED:      10049

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        69294        56446        92139        42857
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3            4           34          646
  STLB miss resolved @ L2C                0            0            3            7           86
  STLB miss resolved @ LLC                0            1            4           53          117
  STLB miss resolved @ MEM                0           19            0          243         3352

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               5483           55          547           22          339
---------------------------------------------------------------
  STLB miss resolved @ L1D               12            0            0            1           30
  STLB miss resolved @ L2C                0            0            0            1            4
  STLB miss resolved @ LLC                4            1            0            1           14
  STLB miss resolved @ MEM               37            5            0           10          181
[2025-09-16 20:35:54] END   suite=cs trace=cloud9_phase0_core1 (rc=0)
