
namespace eval covariance {
  proc get_design_libraries {} {
    set libraries [dict create]
    dict set libraries covariance_internal_10 1
    dict set libraries covariance             1
    return $libraries
  }
  
  proc get_memory_files {QSYS_SIMDIR} {
    set memory_files [list]
    return $memory_files
  }
  
  proc get_common_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [dict create]
    return $design_files
  }
  
  proc get_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [list]
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/dspba_library_ver.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_ecc_pkg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_data_fifo.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_fifo.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_altera_syncram_wrapped.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_scfifo_wrapped.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_ecc_decoder.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_ecc_encoder.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_ll_fifo.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_ll_ram_fifo.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_valid_fifo_counter.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_dspba_valid_fifo_counter.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_staging_reg.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_mid_speed_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_latency_one_ram_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_latency_zero_ram_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_fifo_zero_width.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_high_speed_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_low_latency_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_zero_latency_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_fanout_pipeline.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_std_synchronizer_nocut.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_tessellated_incr_decr_threshold.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_tessellated_incr_lookahead.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_reset_handler.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_lfsr.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_mlab_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_parameter_assert.svh\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_pop.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_push.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_token_fifo_counter.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_pipeline.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_dspba_buffer.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_enable_sink.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_memory_depth_quantization_pkg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_iord.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_iord_stall_latency.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_iord_stall_valid.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_shift_register_no_reset.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_ffwdsrc.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_full_detector.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_tessellated_incr_decr_decr.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_ffwddst.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_top.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_permute_address.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_pipelined.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_enabled.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_basic_coalescer.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_simple.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_streaming.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_burst_host.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_bursting_load_stores.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_non_aligned_write.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_read_cache.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_atomic.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_prefetch_block.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_wide_wrapper.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_streaming_prefetch.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_aligned_burst_coalesced_lsu.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_toggle_detect.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_debug_mem.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_burst_coalesced_pipelined_write.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/lsu_burst_coalesced_pipelined_read.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_fifo_stall_valid_lookahead.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_global_load_store.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_lsu.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_lsu_burst_coalescer.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_lsu_coalescer_dynamic_timeout.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_lsu_data_aligner.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_lsu_read_cache.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_lsu_read_data_alignment.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_lsu_unaligned_controller.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_lsu_word_coalescer.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_lsu_write_data_alignment.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_lsu_write_kernel_downstream.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_work_group_limiter.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_work_group_limiter_dspba.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_loop_exit_reorder_counter.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_iowr.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_iowr_stall_latency.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_iowr_stall_valid.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_loop_profiler.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_sim_latency_tracker.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_loop_limiter.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_reset_wire.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_function_wrapper.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_function.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B0_runOnce.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B0_runOnce_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B0_runOnce_merge_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_token_i1_wt_limpush_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B0_runOnce_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B0_runOnce_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B10.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B10_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_memdep_phi_push31_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_memdep_phi_push31_0_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B10_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B10_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B11.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B11_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B11_merge_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_body45_s_c0_enter32234_covariance1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib" 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit337_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0003iance1_full_detector.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0003ovariance1_data_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_body40000ter32234_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_mem_memdep_2_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_mem_unnamed_7_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going73_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_exitcond16149_pop62_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_notcmp101151_pop63_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i2_cleanups76_pop60_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i2_initerations71_pop59_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_i41_061_pop58_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_lim_ext136_pop61_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_mul154_pop64_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i64_idxprom36155_pop65_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv11_pop57_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_exitcond16149_push62_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_lastiniteration75_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notcmp101151_push63_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond83_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i2_cleanups76_push60_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i2_initerations71_push59_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_i41_061_push58_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_lim_ext136_push61_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_mul154_push64_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i64_idxprom36155_push65_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv11_push57_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B11_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B11_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B12.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B12_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B12_merge_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_cond65_preh0000ter34830_covariance1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit360_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0004iance1_full_detector.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0004ovariance1_data_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_cond60000ter34830_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going65_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_i56_057_pop35_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_lim_ext137_pop36_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_reorder_limiter_enter142_pop37_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib" 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i33_fpga_indvars_iv20_pop34_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv25_pop33_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond66_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_i56_057_push35_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_lim_ext137_push36_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_reorder_0000er_enter142_push37_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i33_fpga_indvars_iv20_push34_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv25_push33_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B12_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B12_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B13.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B13_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B13_merge_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_cond65_preh0000ter37635_covariance1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit394_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0005iance1_full_detector.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0005ovariance1_data_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_cond60000ter37635_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going60_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_notcmp63156_pop70_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_i56_057_pop35158_pop71_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_j60_056_pop67_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_lim_ext138_pop68_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_reorder_limiter_enter143_pop69_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib" 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i33_fpga_indvars_iv22_pop66_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notcmp63156_push70_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond61_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_i56_057_pop35158_push71_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_j60_056_push67_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_lim_ext138_push68_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_reorder_0000er_enter143_push69_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i33_fpga_indvars_iv22_push66_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B13_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B13_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B14.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B14_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B14_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B14_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B15.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B15_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_mem_memdep_3_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_cond_cleanu0000enter409_covariance6.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit415_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0006iance1_full_detector.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0006ovariance1_data_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_cond_0000enter409_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B15_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B15_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B16.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B16_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B16_merge_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_body68_s_c0_enter42537_covariance1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib" 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit449_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0007iance1_full_detector.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0007ovariance1_data_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_body60000ter42537_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_mem_unnamed_8_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_mem_unnamed_9_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going46_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_forked59162_pop87_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_notcmp58163_pop88_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_notcmp63157_pop85_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i2_cleanups49_pop82_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i2_initerations44_pop81_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_c_053_pop80_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_i56_057_pop35159_pop86_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_j60_056_pop67164_pop89_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_k_054_pop79_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_lim_ext139_pop83_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_reorder_limiter_enter144_pop84_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib" 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv17_pop78_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_forked59162_push87_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_lastiniteration48_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notcmp58163_push88_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notcmp63157_push85_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond56_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i2_cleanups49_push82_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i2_initerations44_push81_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_c_053_push80_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_i56_057_pop35159_push86_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_j60_056_pop67164_push89_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_k_054_push79_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_lim_ext139_push83_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_reorder_0000er_enter144_push84_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv17_push78_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B16_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B16_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B17.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B17_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_wg_limiter_exit_unnamed_10_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_wgl_exit_storage.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B17_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B17_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B18.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B18_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B18_merge_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_cond97_preh0000ter46631_covariance1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit471_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0008iance1_full_detector.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0008ovariance1_data_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_cond90000ter46631_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going39_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_i56_152_pop39_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv31_pop38_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond40_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_i56_152_push39_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv31_push38_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B18_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B18_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B19.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B19_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B19_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B19_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B1_start.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B1_start_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_ffwd_source_p10240000nnamed_2_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_ffwd_source_p10240000nnamed_3_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_throttle_i1_throttle_pop_3_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B1_start_merge_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_iord_bl_call_unnamed_covariance1_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_s_c0_in_wt_entry_s_c0_enter27_covariance1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter27_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going128_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond129_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_s_c1_in_wt_entry_s_c1_enter_covariance5.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i16_reorder_limiter_count_pop25_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i16_reorder_limiter_count_push25_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B1_start_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B1_start_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B2.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B2_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B2_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B2_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B20.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B20_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B20_merge_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_body100_s_c0_enter47836_covariance1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit485_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0009iance1_full_detector.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0009ovariance1_data_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_body10000ter47836_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_ffwd_dest_p1024a32i32_cov6635_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_mem_memdep_4_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_mem_unnamed_11_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_notcmp37160_pop76_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i2_cleanups_pop75_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i2_initerations_pop74_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_i56_152_pop39161_pop77_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_j96_051_pop73_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv28_pop72_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_lastiniteration_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notcmp37160_push76_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i2_cleanups_push75_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i2_initerations_push74_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_i56_152_pop39161_push77_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_j96_051_push73_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv28_push72_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B20_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B20_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B21.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B21_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_iowr_bl_return_unnamed_covariance12_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_token_i1_throttle_push_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B21_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B21_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B3.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B3_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B3_merge_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_body_s_c0_enter24628_covariance1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit250_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000iance1_full_detector.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000ovariance1_data_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_body_0000ter24628_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going124_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_i_064_pop27_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_lim_ext132_pop28_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv5_pop26_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond125_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_i_064_push27_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_lim_ext132_push28_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv5_push26_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B3_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B3_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B4.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B4_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B4_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B4_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B5.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B5_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_mem_memdep_1_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_mem_memdep_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_mem_unnamed_4_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_readdata_reg_unnamed_4_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_mem_unnamed_5_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_readdata_reg_unnamed_5_covariance1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B5_merge_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_body6_s_c0_enter25532_covariance1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit263_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_body60000ter25532_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_ffwd_dest_p1024a32i32_cov6636_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_ffwd_dest_p1024a32i32_data6534_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going110_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_notcmp122146_pop45_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i2_cleanups113_pop43_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i2_initerations108_pop42_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_i_064_pop27147_pop46_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_j_063_pop41_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_lim_ext133_pop44_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop40_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_lastiniteration112_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notcmp122146_push45_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond120_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i2_cleanups113_push43_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i2_initerations108_push42_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_i_064_pop27147_push46_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_j_063_push41_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_lim_ext133_push44_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv_push40_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B5_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B5_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B6.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B6_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib" 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B6_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B6_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B7.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B7_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_memdep_phi_pop31_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_memdep_phi_pop31_3_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B7_merge_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_body28_s_c0_enter27129_covariance1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib" 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit280_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0001iance1_full_detector.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0001ovariance1_data_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_body20000ter27129_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going103_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_j24_062_pop30_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_lim_ext134_pop32_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv14_pop29_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond104_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_j24_062_push30_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_lim_ext134_push32_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv14_push29_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B7_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B7_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B8.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B8_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B8_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B8_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B9.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B9_stall_region.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B9_merge_reg.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_s_c0_in_for_body33_s_c0_enter29233_covariance1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib" 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit306_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0002iance1_full_detector.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_sfc_exit_s_c0_out0002ovariance1_data_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_sfc_logic_s_c0_in_for_body30000ter29233_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_mem_unnamed_6_covariance0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going89_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_exitcond16148_pop53_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_memdep_phi_pop31153_pop56_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i1_notcmp101150_pop54_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i2_cleanups92_pop51_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i2_initerations87_pop50_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_i29_060_pop48_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_j24_062_pop30152_pop55_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_lim_ext135_pop52_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i32_m_059_pop49_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv8_pop47_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_exitcond16148_push53_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_lastiniteration91_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_memdep_phi_pop31153_push56_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notcmp101150_push54_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i1_notexitcond99_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i2_cleanups92_push51_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i2_initerations87_push50_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_i29_060_push48_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_j24_062_pop30152_push55_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_lim_ext135_push52_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i32_m_059_push49_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv8_push47_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B9_branch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_B9_merge.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going103_2_sr.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going103_2_valid_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going110_6_sr.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going110_6_valid_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going124_2_sr.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going124_2_valid_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going128_2_sr.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going128_2_valid_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going39_2_sr.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going39_2_valid_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going46_6_sr.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going46_6_valid_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going60_2_sr.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going60_2_valid_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going65_2_sr.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going65_2_valid_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going73_6_sr.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going73_6_valid_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going89_6_sr.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going89_6_valid_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going_6_sr.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_loop_limiter_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_loop_limiter_1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_loop_limiter_2.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_loop_limiter_3.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_loop_limiter_4.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_loop_limiter_5.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_loop_limiter_6.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_loop_limiter_7.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_loop_limiter_8.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_loop_limiter_9.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B10_sr_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B11_sr_1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B12_sr_1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B13_sr_1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B14_sr_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B15_sr_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B16_sr_1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B17_sr_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B18_sr_1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B19_sr_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B20_sr_1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B21_sr_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B2_sr_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B3_sr_1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B4_sr_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B5_sr_1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B6_sr_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B7_sr_1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B8_sr_0.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_bb_B9_sr_1.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_avm_to_ic.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_ic_host_endpoint.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_arb_intf.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_ic_intf.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_ic_agent_endpoint.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_ic_agent_rrp.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_ic_agent_wrp.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_arb2.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_ic_to_avm.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_mem1x.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_ram.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_ram_ecc.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_ram_tall_depth_stitch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_ram_remaining_width.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_ram_bits_per_enable.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_ram_generic_two_way_depth_stitch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_ram_generic_three_way_depth_stitch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_ram_short_depth_stitch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_ram_bottom_width_stitch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_ram_bottom_depth_stitch.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_ram_lower.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_ram_lower_mlab_simple_dual_port.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_ram_lower_m20k_simple_dual_port.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/hld_ram_lower_m20k_true_dual_port.sv\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/acl_ic_local_mem_router.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../covariance_internal_10/sim/covariance_internal.v\"  -work covariance_internal_10 -cdslib  ./cds_libs/covariance_internal_10.cds.lib"                                              
    lappend design_files "xmvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/covariance.v\"  -work covariance"                                                                                                                                              
    return $design_files
  }
  
  proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
    set ELAB_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ELAB_OPTIONS
  }
  
  
  proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
    set SIM_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $SIM_OPTIONS
  }
  
  
  proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
    set ENV_VARIABLES [dict create]
    set LD_LIBRARY_PATH [dict create]
    dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ENV_VARIABLES
  }
  
  
}
