-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    demosaic_out_4198_dout : IN STD_LOGIC_VECTOR (95 downto 0);
    demosaic_out_4198_empty_n : IN STD_LOGIC;
    demosaic_out_4198_read : OUT STD_LOGIC;
    impop_41_din : OUT STD_LOGIC_VECTOR (95 downto 0);
    impop_41_full_n : IN STD_LOGIC;
    impop_41_write : OUT STD_LOGIC;
    acc1_5_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    acc_5_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    old1_5_load : IN STD_LOGIC_VECTOR (31 downto 0);
    old_5_load : IN STD_LOGIC_VECTOR (31 downto 0);
    acc1_4_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    acc_4_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    old1_4_load : IN STD_LOGIC_VECTOR (31 downto 0);
    old_4_load : IN STD_LOGIC_VECTOR (31 downto 0);
    acc1_3_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    acc_3_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    old1_3_load : IN STD_LOGIC_VECTOR (31 downto 0);
    old_3_load : IN STD_LOGIC_VECTOR (31 downto 0);
    acc1_2_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    acc_2_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    old1_2_load : IN STD_LOGIC_VECTOR (31 downto 0);
    old_2_load : IN STD_LOGIC_VECTOR (31 downto 0);
    acc1_1_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    acc_1_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    old1_1_load : IN STD_LOGIC_VECTOR (31 downto 0);
    old_1_load : IN STD_LOGIC_VECTOR (31 downto 0);
    acc1_0_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    acc_0_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    old1_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
    old_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
    empty : IN STD_LOGIC_VECTOR (11 downto 0);
    tmp_hist_V_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_hist_V_0_ce0 : OUT STD_LOGIC;
    tmp_hist_V_0_we0 : OUT STD_LOGIC;
    tmp_hist_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_hist_V_1_ce0 : OUT STD_LOGIC;
    tmp_hist_V_1_we0 : OUT STD_LOGIC;
    tmp_hist_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_hist_V_2_ce0 : OUT STD_LOGIC;
    tmp_hist_V_2_we0 : OUT STD_LOGIC;
    tmp_hist_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist_V_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_hist_V_3_ce0 : OUT STD_LOGIC;
    tmp_hist_V_3_we0 : OUT STD_LOGIC;
    tmp_hist_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist_V_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_hist_V_4_ce0 : OUT STD_LOGIC;
    tmp_hist_V_4_we0 : OUT STD_LOGIC;
    tmp_hist_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist_V_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_hist_V_5_ce0 : OUT STD_LOGIC;
    tmp_hist_V_5_we0 : OUT STD_LOGIC;
    tmp_hist_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist1_V_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_hist1_V_0_ce0 : OUT STD_LOGIC;
    tmp_hist1_V_0_we0 : OUT STD_LOGIC;
    tmp_hist1_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist1_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist1_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_hist1_V_1_ce0 : OUT STD_LOGIC;
    tmp_hist1_V_1_we0 : OUT STD_LOGIC;
    tmp_hist1_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist1_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist1_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_hist1_V_2_ce0 : OUT STD_LOGIC;
    tmp_hist1_V_2_we0 : OUT STD_LOGIC;
    tmp_hist1_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist1_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist1_V_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_hist1_V_3_ce0 : OUT STD_LOGIC;
    tmp_hist1_V_3_we0 : OUT STD_LOGIC;
    tmp_hist1_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist1_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist1_V_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_hist1_V_4_ce0 : OUT STD_LOGIC;
    tmp_hist1_V_4_we0 : OUT STD_LOGIC;
    tmp_hist1_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist1_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist1_V_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    tmp_hist1_V_5_ce0 : OUT STD_LOGIC;
    tmp_hist1_V_5_we0 : OUT STD_LOGIC;
    tmp_hist1_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_hist1_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp_acc1_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_acc1_10_out_ap_vld : OUT STD_LOGIC;
    tmp_acc_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_acc_10_out_ap_vld : OUT STD_LOGIC;
    tmp1_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp1_11_out_ap_vld : OUT STD_LOGIC;
    tmp_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_11_out_ap_vld : OUT STD_LOGIC;
    tmp_acc1_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_acc1_8_out_ap_vld : OUT STD_LOGIC;
    tmp_acc_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_acc_8_out_ap_vld : OUT STD_LOGIC;
    tmp1_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp1_10_out_ap_vld : OUT STD_LOGIC;
    tmp_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_10_out_ap_vld : OUT STD_LOGIC;
    tmp_acc1_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_acc1_6_out_ap_vld : OUT STD_LOGIC;
    tmp_acc_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_acc_6_out_ap_vld : OUT STD_LOGIC;
    tmp1_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp1_9_out_ap_vld : OUT STD_LOGIC;
    tmp_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_9_out_ap_vld : OUT STD_LOGIC;
    tmp_acc1_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_acc1_4_out_ap_vld : OUT STD_LOGIC;
    tmp_acc_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_acc_4_out_ap_vld : OUT STD_LOGIC;
    tmp1_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp1_8_out_ap_vld : OUT STD_LOGIC;
    tmp_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_8_out_ap_vld : OUT STD_LOGIC;
    tmp_acc1_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_acc1_2_out_ap_vld : OUT STD_LOGIC;
    tmp_acc_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_acc_2_out_ap_vld : OUT STD_LOGIC;
    tmp1_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp1_7_out_ap_vld : OUT STD_LOGIC;
    tmp_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_7_out_ap_vld : OUT STD_LOGIC;
    tmp_acc1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_acc1_out_ap_vld : OUT STD_LOGIC;
    tmp_acc_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_acc_out_ap_vld : OUT STD_LOGIC;
    tmp1_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp1_6_out_ap_vld : OUT STD_LOGIC;
    tmp_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_6_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of ISPPipeline_accel_AWBhistogramkernel_10_10_2160_3840_2_20_1_4096_Pipeline_COL_LOOP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv22_20 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal icmp_ln515_reg_2256 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal demosaic_out_4198_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal impop_41_blk_n : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln515_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_load_1_reg_2260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal icmp_ln548_fu_1172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln548_reg_2265 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_load_1_reg_2274 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln548_1_fu_1214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln548_1_reg_2279 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_load_1_reg_2288 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln548_2_fu_1256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln548_2_reg_2293 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_load_1_reg_2302 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln548_3_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln548_3_reg_2307 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_load_1_reg_2316 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln548_4_fu_1340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln548_4_reg_2321 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_load_1_reg_2330 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln548_5_fu_1382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln548_5_reg_2335 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_6_load74_reg_2344 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln554_fu_1467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln554_reg_2349 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_1_load_1_reg_2358 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln554_1_fu_1518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln554_1_reg_2363 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_2_load_1_reg_2372 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln554_2_fu_1569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln554_2_reg_2377 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_3_load_1_reg_2386 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln554_3_fu_1620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln554_3_reg_2391 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_4_load_1_reg_2400 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln554_4_fu_1671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln554_4_reg_2405 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_5_load_1_reg_2414 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln554_5_fu_1722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln554_5_reg_2419 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal zext_ln552_fu_1178_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln552_1_fu_1220_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln552_2_fu_1262_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln552_3_fu_1304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln552_4_fu_1346_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln552_5_fu_1388_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln551_fu_1455_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln558_fu_1473_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln551_1_fu_1506_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln558_1_fu_1524_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln551_2_fu_1557_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln558_2_fu_1575_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln551_3_fu_1608_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln558_3_fu_1626_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln551_4_fu_1659_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln558_4_fu_1677_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln551_5_fu_1710_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln558_5_fu_1728_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln557_fu_1769_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln557_1_fu_1784_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln557_2_fu_1799_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln557_3_fu_1814_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln557_4_fu_1829_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln557_5_fu_1844_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal col_fu_206 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_col_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_3_fu_1126_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_210 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln584_fu_1168_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_fu_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln584_1_fu_1451_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_218 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln584_2_fu_1210_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_1_fu_222 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln584_3_fu_1502_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_226 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln584_4_fu_1252_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_2_fu_230 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln584_5_fu_1553_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln584_6_fu_1294_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_3_fu_238 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln584_7_fu_1604_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_242 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln584_8_fu_1336_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_4_fu_246 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln584_9_fu_1655_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_250 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln584_10_fu_1378_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_5_fu_254 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln584_11_fu_1706_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc_fu_258 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc_12_fu_1763_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc1_fu_262 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc1_12_fu_1883_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc_2_fu_266 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc_13_fu_1778_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc1_2_fu_270 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc1_13_fu_1889_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc_4_fu_274 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc_14_fu_1793_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc1_4_fu_278 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc1_14_fu_1895_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc_6_fu_282 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc_15_fu_1808_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc1_6_fu_286 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc1_15_fu_1901_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc_8_fu_290 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc_16_fu_1823_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc1_8_fu_294 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc1_16_fu_1907_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc_10_fu_298 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc_17_fu_1838_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc1_10_fu_302 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_acc1_17_fu_1913_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_cast_fu_988_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln737_fu_1140_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_fu_1144_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_fu_1152_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_s_fu_1158_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_890_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_13_fu_1186_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_43_fu_1194_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_29_fu_1200_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_900_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_15_fu_1228_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_45_fu_1236_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_33_fu_1242_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_910_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_17_fu_1270_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_47_fu_1278_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_37_fu_1284_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_920_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_19_fu_1312_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_49_fu_1320_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_41_fu_1326_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_930_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_21_fu_1354_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_51_fu_1362_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_45_fu_1368_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln737_1_fu_1423_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_12_fu_1427_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_42_fu_1435_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_27_fu_1441_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_14_fu_1478_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_44_fu_1486_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_31_fu_1492_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_16_fu_1529_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_46_fu_1537_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_34_fu_1543_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_18_fu_1580_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_48_fu_1588_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_39_fu_1594_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_20_fu_1631_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_50_fu_1639_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_43_fu_1645_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_22_fu_1682_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_52_fu_1690_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_47_fu_1696_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_done_pending_pp0 : STD_LOGIC;
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_191 : BOOLEAN;
    signal ap_enable_state3_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op116_load_state2 : BOOLEAN;
    signal ap_enable_operation_116 : BOOLEAN;
    signal ap_enable_state2_pp0_iter0_stage1 : BOOLEAN;
    signal ap_enable_operation_192 : BOOLEAN;
    signal ap_enable_operation_209 : BOOLEAN;
    signal ap_predicate_op127_load_state2 : BOOLEAN;
    signal ap_enable_operation_127 : BOOLEAN;
    signal ap_enable_operation_210 : BOOLEAN;
    signal ap_enable_operation_227 : BOOLEAN;
    signal ap_predicate_op138_load_state2 : BOOLEAN;
    signal ap_enable_operation_138 : BOOLEAN;
    signal ap_enable_operation_228 : BOOLEAN;
    signal ap_enable_operation_245 : BOOLEAN;
    signal ap_predicate_op149_load_state2 : BOOLEAN;
    signal ap_enable_operation_149 : BOOLEAN;
    signal ap_enable_operation_246 : BOOLEAN;
    signal ap_enable_operation_263 : BOOLEAN;
    signal ap_predicate_op160_load_state2 : BOOLEAN;
    signal ap_enable_operation_160 : BOOLEAN;
    signal ap_enable_operation_264 : BOOLEAN;
    signal ap_enable_operation_281 : BOOLEAN;
    signal ap_predicate_op171_load_state2 : BOOLEAN;
    signal ap_enable_operation_171 : BOOLEAN;
    signal ap_enable_operation_282 : BOOLEAN;
    signal ap_enable_operation_302 : BOOLEAN;
    signal ap_enable_state4_pp0_iter1_stage1 : BOOLEAN;
    signal ap_enable_operation_200 : BOOLEAN;
    signal ap_enable_operation_303 : BOOLEAN;
    signal ap_enable_operation_311 : BOOLEAN;
    signal ap_enable_operation_218 : BOOLEAN;
    signal ap_enable_operation_312 : BOOLEAN;
    signal ap_enable_operation_320 : BOOLEAN;
    signal ap_enable_operation_236 : BOOLEAN;
    signal ap_enable_operation_321 : BOOLEAN;
    signal ap_enable_operation_329 : BOOLEAN;
    signal ap_enable_operation_254 : BOOLEAN;
    signal ap_enable_operation_330 : BOOLEAN;
    signal ap_enable_operation_338 : BOOLEAN;
    signal ap_enable_operation_272 : BOOLEAN;
    signal ap_enable_operation_339 : BOOLEAN;
    signal ap_enable_operation_347 : BOOLEAN;
    signal ap_enable_operation_290 : BOOLEAN;
    signal ap_enable_operation_348 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ISPPipeline_accel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component ISPPipeline_accel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    col_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln515_fu_1120_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    col_fu_206 <= col_3_fu_1126_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    col_fu_206 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    tmp1_1_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    tmp1_1_fu_222 <= old1_1_load;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    tmp1_1_fu_222 <= zext_ln584_3_fu_1502_p1;
                end if;
            end if; 
        end if;
    end process;

    tmp1_2_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    tmp1_2_fu_230 <= old1_2_load;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    tmp1_2_fu_230 <= zext_ln584_5_fu_1553_p1;
                end if;
            end if; 
        end if;
    end process;

    tmp1_3_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    tmp1_3_fu_238 <= old1_3_load;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    tmp1_3_fu_238 <= zext_ln584_7_fu_1604_p1;
                end if;
            end if; 
        end if;
    end process;

    tmp1_4_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    tmp1_4_fu_246 <= old1_4_load;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    tmp1_4_fu_246 <= zext_ln584_9_fu_1655_p1;
                end if;
            end if; 
        end if;
    end process;

    tmp1_5_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    tmp1_5_fu_254 <= old1_5_load;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    tmp1_5_fu_254 <= zext_ln584_11_fu_1706_p1;
                end if;
            end if; 
        end if;
    end process;

    tmp1_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    tmp1_fu_214 <= old1_0_load;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    tmp1_fu_214 <= zext_ln584_1_fu_1451_p1;
                end if;
            end if; 
        end if;
    end process;

    tmp_10_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_10_fu_242 <= old_4_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_10_fu_242 <= zext_ln584_8_fu_1336_p1;
            end if; 
        end if;
    end process;

    tmp_11_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_11_fu_250 <= old_5_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_11_fu_250 <= zext_ln584_10_fu_1378_p1;
            end if; 
        end if;
    end process;

    tmp_6_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_6_fu_210 <= old_0_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_6_fu_210 <= zext_ln584_fu_1168_p1;
            end if; 
        end if;
    end process;

    tmp_7_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_7_fu_218 <= old_1_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_7_fu_218 <= zext_ln584_2_fu_1210_p1;
            end if; 
        end if;
    end process;

    tmp_8_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_8_fu_226 <= old_2_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_8_fu_226 <= zext_ln584_4_fu_1252_p1;
            end if; 
        end if;
    end process;

    tmp_9_fu_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_9_fu_234 <= old_3_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_9_fu_234 <= zext_ln584_6_fu_1294_p1;
            end if; 
        end if;
    end process;

    tmp_acc1_10_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc1_10_fu_302 <= acc1_5_load_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln554_5_reg_2419 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_acc1_10_fu_302 <= tmp_hist1_V_5_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc1_10_fu_302 <= tmp_acc1_17_fu_1913_p2;
            end if; 
        end if;
    end process;

    tmp_acc1_2_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc1_2_fu_270 <= acc1_1_load_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln554_1_reg_2363 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_acc1_2_fu_270 <= tmp_hist1_V_1_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc1_2_fu_270 <= tmp_acc1_13_fu_1889_p2;
            end if; 
        end if;
    end process;

    tmp_acc1_4_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc1_4_fu_278 <= acc1_2_load_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln554_2_reg_2377 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_acc1_4_fu_278 <= tmp_hist1_V_2_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc1_4_fu_278 <= tmp_acc1_14_fu_1895_p2;
            end if; 
        end if;
    end process;

    tmp_acc1_6_fu_286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc1_6_fu_286 <= acc1_3_load_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln554_3_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_acc1_6_fu_286 <= tmp_hist1_V_3_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc1_6_fu_286 <= tmp_acc1_15_fu_1901_p2;
            end if; 
        end if;
    end process;

    tmp_acc1_8_fu_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc1_8_fu_294 <= acc1_4_load_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln554_4_reg_2405 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_acc1_8_fu_294 <= tmp_hist1_V_4_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc1_8_fu_294 <= tmp_acc1_16_fu_1907_p2;
            end if; 
        end if;
    end process;

    tmp_acc1_fu_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc1_fu_262 <= acc1_0_load_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln554_reg_2349 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_acc1_fu_262 <= tmp_hist1_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc1_fu_262 <= tmp_acc1_12_fu_1883_p2;
            end if; 
        end if;
    end process;

    tmp_acc_10_fu_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc_10_fu_298 <= acc_5_load_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln548_5_reg_2335 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc_10_fu_298 <= tmp_hist_V_5_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_acc_10_fu_298 <= tmp_acc_17_fu_1838_p2;
            end if; 
        end if;
    end process;

    tmp_acc_2_fu_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc_2_fu_266 <= acc_1_load_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln548_1_reg_2279 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc_2_fu_266 <= tmp_hist_V_1_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_acc_2_fu_266 <= tmp_acc_13_fu_1778_p2;
            end if; 
        end if;
    end process;

    tmp_acc_4_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc_4_fu_274 <= acc_2_load_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln548_2_reg_2293 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc_4_fu_274 <= tmp_hist_V_2_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_acc_4_fu_274 <= tmp_acc_14_fu_1793_p2;
            end if; 
        end if;
    end process;

    tmp_acc_6_fu_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc_6_fu_282 <= acc_3_load_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln548_3_reg_2307 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc_6_fu_282 <= tmp_hist_V_3_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_acc_6_fu_282 <= tmp_acc_15_fu_1808_p2;
            end if; 
        end if;
    end process;

    tmp_acc_8_fu_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc_8_fu_290 <= acc_4_load_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln548_4_reg_2321 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc_8_fu_290 <= tmp_hist_V_4_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_acc_8_fu_290 <= tmp_acc_16_fu_1823_p2;
            end if; 
        end if;
    end process;

    tmp_acc_fu_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc_fu_258 <= acc_0_load_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln548_reg_2265 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_acc_fu_258 <= tmp_hist_V_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_acc_fu_258 <= tmp_acc_12_fu_1763_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln515_reg_2256 <= icmp_ln515_fu_1120_p2;
                icmp_ln554_1_reg_2363 <= icmp_ln554_1_fu_1518_p2;
                icmp_ln554_2_reg_2377 <= icmp_ln554_2_fu_1569_p2;
                icmp_ln554_3_reg_2391 <= icmp_ln554_3_fu_1620_p2;
                icmp_ln554_4_reg_2405 <= icmp_ln554_4_fu_1671_p2;
                icmp_ln554_5_reg_2419 <= icmp_ln554_5_fu_1722_p2;
                icmp_ln554_reg_2349 <= icmp_ln554_fu_1467_p2;
                tmp1_1_load_1_reg_2358 <= tmp1_1_fu_222;
                tmp1_2_load_1_reg_2372 <= tmp1_2_fu_230;
                tmp1_3_load_1_reg_2386 <= tmp1_3_fu_238;
                tmp1_4_load_1_reg_2400 <= tmp1_4_fu_246;
                tmp1_5_load_1_reg_2414 <= tmp1_5_fu_254;
                tmp1_6_load74_reg_2344 <= tmp1_fu_214;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln548_1_reg_2279 <= icmp_ln548_1_fu_1214_p2;
                icmp_ln548_2_reg_2293 <= icmp_ln548_2_fu_1256_p2;
                icmp_ln548_3_reg_2307 <= icmp_ln548_3_fu_1298_p2;
                icmp_ln548_4_reg_2321 <= icmp_ln548_4_fu_1340_p2;
                icmp_ln548_5_reg_2335 <= icmp_ln548_5_fu_1382_p2;
                icmp_ln548_reg_2265 <= icmp_ln548_fu_1172_p2;
                tmp_10_load_1_reg_2316 <= tmp_10_fu_242;
                tmp_11_load_1_reg_2330 <= tmp_11_fu_250;
                tmp_6_load_1_reg_2260 <= tmp_6_fu_210;
                tmp_7_load_1_reg_2274 <= tmp_7_fu_218;
                tmp_8_load_1_reg_2288 <= tmp_8_fu_226;
                tmp_9_load_1_reg_2302 <= tmp_9_fu_234;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter1_stage0, ap_idle_pp0_0to0, ap_idle_pp0_1to2, ap_done_pending_pp0, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_done_pending_pp0 = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= (((ap_ST_fsm_pp0_stage1 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage1_subdone)) or ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone)));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, demosaic_out_4198_empty_n, impop_41_full_n)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((impop_41_full_n = ap_const_logic_0) or (demosaic_out_4198_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, demosaic_out_4198_empty_n, impop_41_full_n)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((impop_41_full_n = ap_const_logic_0) or (demosaic_out_4198_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, demosaic_out_4198_empty_n, impop_41_full_n)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((impop_41_full_n = ap_const_logic_0) or (demosaic_out_4198_empty_n = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter0, demosaic_out_4198_empty_n, icmp_ln515_reg_2256, impop_41_full_n)
    begin
                ap_block_pp0_stage1_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((impop_41_full_n = ap_const_logic_0) and (icmp_ln515_reg_2256 = ap_const_lv1_0)) or ((icmp_ln515_reg_2256 = ap_const_lv1_0) and (demosaic_out_4198_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, demosaic_out_4198_empty_n, icmp_ln515_reg_2256, impop_41_full_n)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((impop_41_full_n = ap_const_logic_0) and (icmp_ln515_reg_2256 = ap_const_lv1_0)) or ((icmp_ln515_reg_2256 = ap_const_lv1_0) and (demosaic_out_4198_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, demosaic_out_4198_empty_n, icmp_ln515_reg_2256, impop_41_full_n)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((impop_41_full_n = ap_const_logic_0) and (icmp_ln515_reg_2256 = ap_const_lv1_0)) or ((icmp_ln515_reg_2256 = ap_const_lv1_0) and (demosaic_out_4198_empty_n = ap_const_logic_0))));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(demosaic_out_4198_empty_n, icmp_ln515_reg_2256, impop_41_full_n)
    begin
                ap_block_state2_pp0_stage1_iter0 <= (((impop_41_full_n = ap_const_logic_0) and (icmp_ln515_reg_2256 = ap_const_lv1_0)) or ((icmp_ln515_reg_2256 = ap_const_lv1_0) and (demosaic_out_4198_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state3_pp0_stage0_iter1_assign_proc : process(demosaic_out_4198_empty_n, impop_41_full_n)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((impop_41_full_n = ap_const_logic_0) or (demosaic_out_4198_empty_n = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln515_reg_2256, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln515_reg_2256, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_done_pending_pp0_assign_proc : process(ap_loop_exit_ready, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (not(((ap_loop_exit_ready = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0)))) then 
            ap_done_pending_pp0 <= ap_const_logic_1;
        else 
            ap_done_pending_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_116_assign_proc : process(ap_predicate_op116_load_state2)
    begin
                ap_enable_operation_116 <= (ap_predicate_op116_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_127_assign_proc : process(ap_predicate_op127_load_state2)
    begin
                ap_enable_operation_127 <= (ap_predicate_op127_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_138_assign_proc : process(ap_predicate_op138_load_state2)
    begin
                ap_enable_operation_138 <= (ap_predicate_op138_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_149_assign_proc : process(ap_predicate_op149_load_state2)
    begin
                ap_enable_operation_149 <= (ap_predicate_op149_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_160_assign_proc : process(ap_predicate_op160_load_state2)
    begin
                ap_enable_operation_160 <= (ap_predicate_op160_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_171_assign_proc : process(ap_predicate_op171_load_state2)
    begin
                ap_enable_operation_171 <= (ap_predicate_op171_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_191_assign_proc : process(icmp_ln548_reg_2265)
    begin
                ap_enable_operation_191 <= (icmp_ln548_reg_2265 = ap_const_lv1_0);
    end process;


    ap_enable_operation_192_assign_proc : process(icmp_ln548_reg_2265)
    begin
                ap_enable_operation_192 <= (icmp_ln548_reg_2265 = ap_const_lv1_0);
    end process;


    ap_enable_operation_200_assign_proc : process(icmp_ln554_fu_1467_p2)
    begin
                ap_enable_operation_200 <= (icmp_ln554_fu_1467_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_209_assign_proc : process(icmp_ln548_1_reg_2279)
    begin
                ap_enable_operation_209 <= (icmp_ln548_1_reg_2279 = ap_const_lv1_0);
    end process;


    ap_enable_operation_210_assign_proc : process(icmp_ln548_1_reg_2279)
    begin
                ap_enable_operation_210 <= (icmp_ln548_1_reg_2279 = ap_const_lv1_0);
    end process;


    ap_enable_operation_218_assign_proc : process(icmp_ln554_1_fu_1518_p2)
    begin
                ap_enable_operation_218 <= (icmp_ln554_1_fu_1518_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_227_assign_proc : process(icmp_ln548_2_reg_2293)
    begin
                ap_enable_operation_227 <= (icmp_ln548_2_reg_2293 = ap_const_lv1_0);
    end process;


    ap_enable_operation_228_assign_proc : process(icmp_ln548_2_reg_2293)
    begin
                ap_enable_operation_228 <= (icmp_ln548_2_reg_2293 = ap_const_lv1_0);
    end process;


    ap_enable_operation_236_assign_proc : process(icmp_ln554_2_fu_1569_p2)
    begin
                ap_enable_operation_236 <= (icmp_ln554_2_fu_1569_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_245_assign_proc : process(icmp_ln548_3_reg_2307)
    begin
                ap_enable_operation_245 <= (icmp_ln548_3_reg_2307 = ap_const_lv1_0);
    end process;


    ap_enable_operation_246_assign_proc : process(icmp_ln548_3_reg_2307)
    begin
                ap_enable_operation_246 <= (icmp_ln548_3_reg_2307 = ap_const_lv1_0);
    end process;


    ap_enable_operation_254_assign_proc : process(icmp_ln554_3_fu_1620_p2)
    begin
                ap_enable_operation_254 <= (icmp_ln554_3_fu_1620_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_263_assign_proc : process(icmp_ln548_4_reg_2321)
    begin
                ap_enable_operation_263 <= (icmp_ln548_4_reg_2321 = ap_const_lv1_0);
    end process;


    ap_enable_operation_264_assign_proc : process(icmp_ln548_4_reg_2321)
    begin
                ap_enable_operation_264 <= (icmp_ln548_4_reg_2321 = ap_const_lv1_0);
    end process;


    ap_enable_operation_272_assign_proc : process(icmp_ln554_4_fu_1671_p2)
    begin
                ap_enable_operation_272 <= (icmp_ln554_4_fu_1671_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_281_assign_proc : process(icmp_ln548_5_reg_2335)
    begin
                ap_enable_operation_281 <= (icmp_ln548_5_reg_2335 = ap_const_lv1_0);
    end process;


    ap_enable_operation_282_assign_proc : process(icmp_ln548_5_reg_2335)
    begin
                ap_enable_operation_282 <= (icmp_ln548_5_reg_2335 = ap_const_lv1_0);
    end process;


    ap_enable_operation_290_assign_proc : process(icmp_ln554_5_fu_1722_p2)
    begin
                ap_enable_operation_290 <= (icmp_ln554_5_fu_1722_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_302_assign_proc : process(icmp_ln554_reg_2349)
    begin
                ap_enable_operation_302 <= (icmp_ln554_reg_2349 = ap_const_lv1_0);
    end process;


    ap_enable_operation_303_assign_proc : process(icmp_ln554_reg_2349)
    begin
                ap_enable_operation_303 <= (icmp_ln554_reg_2349 = ap_const_lv1_0);
    end process;


    ap_enable_operation_311_assign_proc : process(icmp_ln554_1_reg_2363)
    begin
                ap_enable_operation_311 <= (icmp_ln554_1_reg_2363 = ap_const_lv1_0);
    end process;


    ap_enable_operation_312_assign_proc : process(icmp_ln554_1_reg_2363)
    begin
                ap_enable_operation_312 <= (icmp_ln554_1_reg_2363 = ap_const_lv1_0);
    end process;


    ap_enable_operation_320_assign_proc : process(icmp_ln554_2_reg_2377)
    begin
                ap_enable_operation_320 <= (icmp_ln554_2_reg_2377 = ap_const_lv1_0);
    end process;


    ap_enable_operation_321_assign_proc : process(icmp_ln554_2_reg_2377)
    begin
                ap_enable_operation_321 <= (icmp_ln554_2_reg_2377 = ap_const_lv1_0);
    end process;


    ap_enable_operation_329_assign_proc : process(icmp_ln554_3_reg_2391)
    begin
                ap_enable_operation_329 <= (icmp_ln554_3_reg_2391 = ap_const_lv1_0);
    end process;


    ap_enable_operation_330_assign_proc : process(icmp_ln554_3_reg_2391)
    begin
                ap_enable_operation_330 <= (icmp_ln554_3_reg_2391 = ap_const_lv1_0);
    end process;


    ap_enable_operation_338_assign_proc : process(icmp_ln554_4_reg_2405)
    begin
                ap_enable_operation_338 <= (icmp_ln554_4_reg_2405 = ap_const_lv1_0);
    end process;


    ap_enable_operation_339_assign_proc : process(icmp_ln554_4_reg_2405)
    begin
                ap_enable_operation_339 <= (icmp_ln554_4_reg_2405 = ap_const_lv1_0);
    end process;


    ap_enable_operation_347_assign_proc : process(icmp_ln554_5_reg_2419)
    begin
                ap_enable_operation_347 <= (icmp_ln554_5_reg_2419 = ap_const_lv1_0);
    end process;


    ap_enable_operation_348_assign_proc : process(icmp_ln554_5_reg_2419)
    begin
                ap_enable_operation_348 <= (icmp_ln554_5_reg_2419 = ap_const_lv1_0);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_enable_state2_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
                ap_enable_state2_pp0_iter0_stage1 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_enable_state3_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state3_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter1_stage1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1)
    begin
                ap_enable_state4_pp0_iter1_stage1 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_predicate_op116_load_state2_assign_proc : process(icmp_ln515_reg_2256, icmp_ln548_fu_1172_p2)
    begin
                ap_predicate_op116_load_state2 <= ((icmp_ln515_reg_2256 = ap_const_lv1_0) and (icmp_ln548_fu_1172_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op127_load_state2_assign_proc : process(icmp_ln515_reg_2256, icmp_ln548_1_fu_1214_p2)
    begin
                ap_predicate_op127_load_state2 <= ((icmp_ln515_reg_2256 = ap_const_lv1_0) and (icmp_ln548_1_fu_1214_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op138_load_state2_assign_proc : process(icmp_ln515_reg_2256, icmp_ln548_2_fu_1256_p2)
    begin
                ap_predicate_op138_load_state2 <= ((icmp_ln515_reg_2256 = ap_const_lv1_0) and (icmp_ln548_2_fu_1256_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op149_load_state2_assign_proc : process(icmp_ln515_reg_2256, icmp_ln548_3_fu_1298_p2)
    begin
                ap_predicate_op149_load_state2 <= ((icmp_ln515_reg_2256 = ap_const_lv1_0) and (icmp_ln548_3_fu_1298_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op160_load_state2_assign_proc : process(icmp_ln515_reg_2256, icmp_ln548_4_fu_1340_p2)
    begin
                ap_predicate_op160_load_state2 <= ((icmp_ln515_reg_2256 = ap_const_lv1_0) and (icmp_ln548_4_fu_1340_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op171_load_state2_assign_proc : process(icmp_ln515_reg_2256, icmp_ln548_5_fu_1382_p2)
    begin
                ap_predicate_op171_load_state2 <= ((icmp_ln515_reg_2256 = ap_const_lv1_0) and (icmp_ln548_5_fu_1382_p2 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_col_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, col_fu_206, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_col_2 <= ap_const_lv32_0;
        else 
            ap_sig_allocacmp_col_2 <= col_fu_206;
        end if; 
    end process;

    col_3_fu_1126_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_col_2) + unsigned(ap_const_lv32_2));

    demosaic_out_4198_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, demosaic_out_4198_empty_n, icmp_ln515_reg_2256, ap_block_pp0_stage1, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln515_reg_2256 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            demosaic_out_4198_blk_n <= demosaic_out_4198_empty_n;
        else 
            demosaic_out_4198_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    demosaic_out_4198_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            demosaic_out_4198_read <= ap_const_logic_1;
        else 
            demosaic_out_4198_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_890_p4 <= demosaic_out_4198_dout(31 downto 16);
    grp_fu_900_p4 <= demosaic_out_4198_dout(47 downto 32);
    grp_fu_910_p4 <= demosaic_out_4198_dout(63 downto 48);
    grp_fu_920_p4 <= demosaic_out_4198_dout(79 downto 64);
    grp_fu_930_p4 <= demosaic_out_4198_dout(95 downto 80);
    icmp_ln515_fu_1120_p2 <= "1" when (ap_sig_allocacmp_col_2 = p_cast_fu_988_p1) else "0";
    icmp_ln548_1_fu_1214_p2 <= "1" when (tmp_7_fu_218 = zext_ln584_2_fu_1210_p1) else "0";
    icmp_ln548_2_fu_1256_p2 <= "1" when (tmp_8_fu_226 = zext_ln584_4_fu_1252_p1) else "0";
    icmp_ln548_3_fu_1298_p2 <= "1" when (tmp_9_fu_234 = zext_ln584_6_fu_1294_p1) else "0";
    icmp_ln548_4_fu_1340_p2 <= "1" when (tmp_10_fu_242 = zext_ln584_8_fu_1336_p1) else "0";
    icmp_ln548_5_fu_1382_p2 <= "1" when (tmp_11_fu_250 = zext_ln584_10_fu_1378_p1) else "0";
    icmp_ln548_fu_1172_p2 <= "1" when (tmp_6_fu_210 = zext_ln584_fu_1168_p1) else "0";
    icmp_ln554_1_fu_1518_p2 <= "1" when (tmp1_1_fu_222 = zext_ln584_3_fu_1502_p1) else "0";
    icmp_ln554_2_fu_1569_p2 <= "1" when (tmp1_2_fu_230 = zext_ln584_5_fu_1553_p1) else "0";
    icmp_ln554_3_fu_1620_p2 <= "1" when (tmp1_3_fu_238 = zext_ln584_7_fu_1604_p1) else "0";
    icmp_ln554_4_fu_1671_p2 <= "1" when (tmp1_4_fu_246 = zext_ln584_9_fu_1655_p1) else "0";
    icmp_ln554_5_fu_1722_p2 <= "1" when (tmp1_5_fu_254 = zext_ln584_11_fu_1706_p1) else "0";
    icmp_ln554_fu_1467_p2 <= "1" when (tmp1_fu_214 = zext_ln584_1_fu_1451_p1) else "0";

    impop_41_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln515_reg_2256, impop_41_full_n, ap_block_pp0_stage1, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln515_reg_2256 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            impop_41_blk_n <= impop_41_full_n;
        else 
            impop_41_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    impop_41_din <= demosaic_out_4198_dout;

    impop_41_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            impop_41_write <= ap_const_logic_1;
        else 
            impop_41_write <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_12_fu_1427_p3 <= (trunc_ln737_1_fu_1423_p1 & ap_const_lv6_0);
    lhs_V_13_fu_1186_p3 <= (grp_fu_890_p4 & ap_const_lv6_0);
    lhs_V_14_fu_1478_p3 <= (grp_fu_890_p4 & ap_const_lv6_0);
    lhs_V_15_fu_1228_p3 <= (grp_fu_900_p4 & ap_const_lv6_0);
    lhs_V_16_fu_1529_p3 <= (grp_fu_900_p4 & ap_const_lv6_0);
    lhs_V_17_fu_1270_p3 <= (grp_fu_910_p4 & ap_const_lv6_0);
    lhs_V_18_fu_1580_p3 <= (grp_fu_910_p4 & ap_const_lv6_0);
    lhs_V_19_fu_1312_p3 <= (grp_fu_920_p4 & ap_const_lv6_0);
    lhs_V_20_fu_1631_p3 <= (grp_fu_920_p4 & ap_const_lv6_0);
    lhs_V_21_fu_1354_p3 <= (grp_fu_930_p4 & ap_const_lv6_0);
    lhs_V_22_fu_1682_p3 <= (grp_fu_930_p4 & ap_const_lv6_0);
    lhs_V_fu_1144_p3 <= (trunc_ln737_fu_1140_p1 & ap_const_lv6_0);
    p_cast_fu_988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty),32));
    ret_V_42_fu_1435_p2 <= (lhs_V_12_fu_1427_p3 or ap_const_lv22_20);
    ret_V_43_fu_1194_p2 <= (lhs_V_13_fu_1186_p3 or ap_const_lv22_20);
    ret_V_44_fu_1486_p2 <= (lhs_V_14_fu_1478_p3 or ap_const_lv22_20);
    ret_V_45_fu_1236_p2 <= (lhs_V_15_fu_1228_p3 or ap_const_lv22_20);
    ret_V_46_fu_1537_p2 <= (lhs_V_16_fu_1529_p3 or ap_const_lv22_20);
    ret_V_47_fu_1278_p2 <= (lhs_V_17_fu_1270_p3 or ap_const_lv22_20);
    ret_V_48_fu_1588_p2 <= (lhs_V_18_fu_1580_p3 or ap_const_lv22_20);
    ret_V_49_fu_1320_p2 <= (lhs_V_19_fu_1312_p3 or ap_const_lv22_20);
    ret_V_50_fu_1639_p2 <= (lhs_V_20_fu_1631_p3 or ap_const_lv22_20);
    ret_V_51_fu_1362_p2 <= (lhs_V_21_fu_1354_p3 or ap_const_lv22_20);
    ret_V_52_fu_1690_p2 <= (lhs_V_22_fu_1682_p3 or ap_const_lv22_20);
    ret_V_fu_1152_p2 <= (lhs_V_fu_1144_p3 or ap_const_lv22_20);
    tmp1_10_out <= tmp1_4_fu_246;

    tmp1_10_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp1_10_out_ap_vld <= ap_const_logic_1;
        else 
            tmp1_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_11_out <= tmp1_5_fu_254;

    tmp1_11_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp1_11_out_ap_vld <= ap_const_logic_1;
        else 
            tmp1_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_6_out <= tmp1_fu_214;

    tmp1_6_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp1_6_out_ap_vld <= ap_const_logic_1;
        else 
            tmp1_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_7_out <= tmp1_1_fu_222;

    tmp1_7_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp1_7_out_ap_vld <= ap_const_logic_1;
        else 
            tmp1_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_8_out <= tmp1_2_fu_230;

    tmp1_8_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp1_8_out_ap_vld <= ap_const_logic_1;
        else 
            tmp1_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_9_out <= tmp1_3_fu_238;

    tmp1_9_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp1_9_out_ap_vld <= ap_const_logic_1;
        else 
            tmp1_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_out <= tmp_10_fu_242;

    tmp_10_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_10_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_11_out <= tmp_11_fu_250;

    tmp_11_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_11_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_27_fu_1441_p4 <= ret_V_42_fu_1435_p2(21 downto 10);
    tmp_29_fu_1200_p4 <= ret_V_43_fu_1194_p2(21 downto 10);
    tmp_31_fu_1492_p4 <= ret_V_44_fu_1486_p2(21 downto 10);
    tmp_33_fu_1242_p4 <= ret_V_45_fu_1236_p2(21 downto 10);
    tmp_34_fu_1543_p4 <= ret_V_46_fu_1537_p2(21 downto 10);
    tmp_37_fu_1284_p4 <= ret_V_47_fu_1278_p2(21 downto 10);
    tmp_39_fu_1594_p4 <= ret_V_48_fu_1588_p2(21 downto 10);
    tmp_41_fu_1326_p4 <= ret_V_49_fu_1320_p2(21 downto 10);
    tmp_43_fu_1645_p4 <= ret_V_50_fu_1639_p2(21 downto 10);
    tmp_45_fu_1368_p4 <= ret_V_51_fu_1362_p2(21 downto 10);
    tmp_47_fu_1696_p4 <= ret_V_52_fu_1690_p2(21 downto 10);
    tmp_6_out <= tmp_6_fu_210;

    tmp_6_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_6_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_7_out <= tmp_7_fu_218;

    tmp_7_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_7_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_8_out <= tmp_8_fu_226;

    tmp_8_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_8_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_9_out <= tmp_9_fu_234;

    tmp_9_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_9_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_acc1_10_out <= tmp_acc1_10_fu_302;

    tmp_acc1_10_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_acc1_10_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_acc1_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_acc1_12_fu_1883_p2 <= std_logic_vector(unsigned(tmp_acc1_fu_262) + unsigned(ap_const_lv32_1));
    tmp_acc1_13_fu_1889_p2 <= std_logic_vector(unsigned(tmp_acc1_2_fu_270) + unsigned(ap_const_lv32_1));
    tmp_acc1_14_fu_1895_p2 <= std_logic_vector(unsigned(tmp_acc1_4_fu_278) + unsigned(ap_const_lv32_1));
    tmp_acc1_15_fu_1901_p2 <= std_logic_vector(unsigned(tmp_acc1_6_fu_286) + unsigned(ap_const_lv32_1));
    tmp_acc1_16_fu_1907_p2 <= std_logic_vector(unsigned(tmp_acc1_8_fu_294) + unsigned(ap_const_lv32_1));
    tmp_acc1_17_fu_1913_p2 <= std_logic_vector(unsigned(tmp_acc1_10_fu_302) + unsigned(ap_const_lv32_1));
    tmp_acc1_2_out <= tmp_acc1_2_fu_270;

    tmp_acc1_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_acc1_2_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_acc1_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_acc1_4_out <= tmp_acc1_4_fu_278;

    tmp_acc1_4_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_acc1_4_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_acc1_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_acc1_6_out <= tmp_acc1_6_fu_286;

    tmp_acc1_6_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_acc1_6_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_acc1_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_acc1_8_out <= tmp_acc1_8_fu_294;

    tmp_acc1_8_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_acc1_8_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_acc1_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_acc1_out <= tmp_acc1_fu_262;

    tmp_acc1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_acc1_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_acc1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_acc_10_out <= tmp_acc_10_fu_298;

    tmp_acc_10_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_acc_10_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_acc_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_acc_12_fu_1763_p2 <= std_logic_vector(unsigned(tmp_acc_fu_258) + unsigned(ap_const_lv32_1));
    tmp_acc_13_fu_1778_p2 <= std_logic_vector(unsigned(tmp_acc_2_fu_266) + unsigned(ap_const_lv32_1));
    tmp_acc_14_fu_1793_p2 <= std_logic_vector(unsigned(tmp_acc_4_fu_274) + unsigned(ap_const_lv32_1));
    tmp_acc_15_fu_1808_p2 <= std_logic_vector(unsigned(tmp_acc_6_fu_282) + unsigned(ap_const_lv32_1));
    tmp_acc_16_fu_1823_p2 <= std_logic_vector(unsigned(tmp_acc_8_fu_290) + unsigned(ap_const_lv32_1));
    tmp_acc_17_fu_1838_p2 <= std_logic_vector(unsigned(tmp_acc_10_fu_298) + unsigned(ap_const_lv32_1));
    tmp_acc_2_out <= tmp_acc_2_fu_266;

    tmp_acc_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_acc_2_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_acc_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_acc_4_out <= tmp_acc_4_fu_274;

    tmp_acc_4_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_acc_4_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_acc_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_acc_6_out <= tmp_acc_6_fu_282;

    tmp_acc_6_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_acc_6_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_acc_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_acc_8_out <= tmp_acc_8_fu_290;

    tmp_acc_8_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_acc_8_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_acc_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_acc_out <= tmp_acc_fu_258;

    tmp_acc_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln515_reg_2256, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln515_reg_2256 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_acc_out_ap_vld <= ap_const_logic_1;
        else 
            tmp_acc_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, zext_ln558_fu_1473_p1, zext_ln557_fu_1769_p1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_hist1_V_0_address0 <= zext_ln557_fu_1769_p1(12 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_hist1_V_0_address0 <= zext_ln558_fu_1473_p1(12 - 1 downto 0);
            else 
                tmp_hist1_V_0_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            tmp_hist1_V_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_hist1_V_0_ce0 <= ap_const_logic_1;
        else 
            tmp_hist1_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_hist1_V_0_d0 <= tmp_acc1_fu_262;

    tmp_hist1_V_0_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln554_reg_2349)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln554_reg_2349 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            tmp_hist1_V_0_we0 <= ap_const_logic_1;
        else 
            tmp_hist1_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, zext_ln558_1_fu_1524_p1, zext_ln557_1_fu_1784_p1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_hist1_V_1_address0 <= zext_ln557_1_fu_1784_p1(12 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_hist1_V_1_address0 <= zext_ln558_1_fu_1524_p1(12 - 1 downto 0);
            else 
                tmp_hist1_V_1_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            tmp_hist1_V_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_hist1_V_1_ce0 <= ap_const_logic_1;
        else 
            tmp_hist1_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_hist1_V_1_d0 <= tmp_acc1_2_fu_270;

    tmp_hist1_V_1_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln554_1_reg_2363)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln554_1_reg_2363 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            tmp_hist1_V_1_we0 <= ap_const_logic_1;
        else 
            tmp_hist1_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, zext_ln558_2_fu_1575_p1, zext_ln557_2_fu_1799_p1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_hist1_V_2_address0 <= zext_ln557_2_fu_1799_p1(12 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_hist1_V_2_address0 <= zext_ln558_2_fu_1575_p1(12 - 1 downto 0);
            else 
                tmp_hist1_V_2_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            tmp_hist1_V_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_hist1_V_2_ce0 <= ap_const_logic_1;
        else 
            tmp_hist1_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_hist1_V_2_d0 <= tmp_acc1_4_fu_278;

    tmp_hist1_V_2_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln554_2_reg_2377)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln554_2_reg_2377 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            tmp_hist1_V_2_we0 <= ap_const_logic_1;
        else 
            tmp_hist1_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, zext_ln558_3_fu_1626_p1, zext_ln557_3_fu_1814_p1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_hist1_V_3_address0 <= zext_ln557_3_fu_1814_p1(12 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_hist1_V_3_address0 <= zext_ln558_3_fu_1626_p1(12 - 1 downto 0);
            else 
                tmp_hist1_V_3_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            tmp_hist1_V_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_hist1_V_3_ce0 <= ap_const_logic_1;
        else 
            tmp_hist1_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_hist1_V_3_d0 <= tmp_acc1_6_fu_286;

    tmp_hist1_V_3_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln554_3_reg_2391)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln554_3_reg_2391 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            tmp_hist1_V_3_we0 <= ap_const_logic_1;
        else 
            tmp_hist1_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, zext_ln558_4_fu_1677_p1, zext_ln557_4_fu_1829_p1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_hist1_V_4_address0 <= zext_ln557_4_fu_1829_p1(12 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_hist1_V_4_address0 <= zext_ln558_4_fu_1677_p1(12 - 1 downto 0);
            else 
                tmp_hist1_V_4_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            tmp_hist1_V_4_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_hist1_V_4_ce0 <= ap_const_logic_1;
        else 
            tmp_hist1_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_hist1_V_4_d0 <= tmp_acc1_8_fu_294;

    tmp_hist1_V_4_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln554_4_reg_2405)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln554_4_reg_2405 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            tmp_hist1_V_4_we0 <= ap_const_logic_1;
        else 
            tmp_hist1_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist1_V_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, zext_ln558_5_fu_1728_p1, zext_ln557_5_fu_1844_p1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                tmp_hist1_V_5_address0 <= zext_ln557_5_fu_1844_p1(12 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_hist1_V_5_address0 <= zext_ln558_5_fu_1728_p1(12 - 1 downto 0);
            else 
                tmp_hist1_V_5_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            tmp_hist1_V_5_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist1_V_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_hist1_V_5_ce0 <= ap_const_logic_1;
        else 
            tmp_hist1_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_hist1_V_5_d0 <= tmp_acc1_10_fu_302;

    tmp_hist1_V_5_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln554_5_reg_2419)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln554_5_reg_2419 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            tmp_hist1_V_5_we0 <= ap_const_logic_1;
        else 
            tmp_hist1_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, zext_ln552_fu_1178_p1, zext_ln551_fu_1455_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_hist_V_0_address0 <= zext_ln551_fu_1455_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            tmp_hist_V_0_address0 <= zext_ln552_fu_1178_p1(12 - 1 downto 0);
        else 
            tmp_hist_V_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_hist_V_0_ce0 <= ap_const_logic_1;
        else 
            tmp_hist_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_hist_V_0_d0 <= tmp_acc_fu_258;

    tmp_hist_V_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln548_reg_2265)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln548_reg_2265 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_hist_V_0_we0 <= ap_const_logic_1;
        else 
            tmp_hist_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, zext_ln552_1_fu_1220_p1, zext_ln551_1_fu_1506_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_hist_V_1_address0 <= zext_ln551_1_fu_1506_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            tmp_hist_V_1_address0 <= zext_ln552_1_fu_1220_p1(12 - 1 downto 0);
        else 
            tmp_hist_V_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_hist_V_1_ce0 <= ap_const_logic_1;
        else 
            tmp_hist_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_hist_V_1_d0 <= tmp_acc_2_fu_266;

    tmp_hist_V_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln548_1_reg_2279)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln548_1_reg_2279 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_hist_V_1_we0 <= ap_const_logic_1;
        else 
            tmp_hist_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, zext_ln552_2_fu_1262_p1, zext_ln551_2_fu_1557_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_hist_V_2_address0 <= zext_ln551_2_fu_1557_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            tmp_hist_V_2_address0 <= zext_ln552_2_fu_1262_p1(12 - 1 downto 0);
        else 
            tmp_hist_V_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_hist_V_2_ce0 <= ap_const_logic_1;
        else 
            tmp_hist_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_hist_V_2_d0 <= tmp_acc_4_fu_274;

    tmp_hist_V_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln548_2_reg_2293)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln548_2_reg_2293 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_hist_V_2_we0 <= ap_const_logic_1;
        else 
            tmp_hist_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, zext_ln552_3_fu_1304_p1, zext_ln551_3_fu_1608_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_hist_V_3_address0 <= zext_ln551_3_fu_1608_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            tmp_hist_V_3_address0 <= zext_ln552_3_fu_1304_p1(12 - 1 downto 0);
        else 
            tmp_hist_V_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_hist_V_3_ce0 <= ap_const_logic_1;
        else 
            tmp_hist_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_hist_V_3_d0 <= tmp_acc_6_fu_282;

    tmp_hist_V_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln548_3_reg_2307)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln548_3_reg_2307 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_hist_V_3_we0 <= ap_const_logic_1;
        else 
            tmp_hist_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, zext_ln552_4_fu_1346_p1, zext_ln551_4_fu_1659_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_hist_V_4_address0 <= zext_ln551_4_fu_1659_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            tmp_hist_V_4_address0 <= zext_ln552_4_fu_1346_p1(12 - 1 downto 0);
        else 
            tmp_hist_V_4_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_hist_V_4_ce0 <= ap_const_logic_1;
        else 
            tmp_hist_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_hist_V_4_d0 <= tmp_acc_8_fu_290;

    tmp_hist_V_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln548_4_reg_2321)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln548_4_reg_2321 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_hist_V_4_we0 <= ap_const_logic_1;
        else 
            tmp_hist_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_hist_V_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, zext_ln552_5_fu_1388_p1, zext_ln551_5_fu_1710_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_hist_V_5_address0 <= zext_ln551_5_fu_1710_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            tmp_hist_V_5_address0 <= zext_ln552_5_fu_1388_p1(12 - 1 downto 0);
        else 
            tmp_hist_V_5_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp_hist_V_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tmp_hist_V_5_ce0 <= ap_const_logic_1;
        else 
            tmp_hist_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_hist_V_5_d0 <= tmp_acc_10_fu_298;

    tmp_hist_V_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln548_5_reg_2335)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln548_5_reg_2335 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_hist_V_5_we0 <= ap_const_logic_1;
        else 
            tmp_hist_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_s_fu_1158_p4 <= ret_V_fu_1152_p2(21 downto 10);
    trunc_ln737_1_fu_1423_p1 <= demosaic_out_4198_dout(16 - 1 downto 0);
    trunc_ln737_fu_1140_p1 <= demosaic_out_4198_dout(16 - 1 downto 0);
    zext_ln551_1_fu_1506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_load_1_reg_2274),64));
    zext_ln551_2_fu_1557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_load_1_reg_2288),64));
    zext_ln551_3_fu_1608_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_load_1_reg_2302),64));
    zext_ln551_4_fu_1659_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_load_1_reg_2316),64));
    zext_ln551_5_fu_1710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_load_1_reg_2330),64));
    zext_ln551_fu_1455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_load_1_reg_2260),64));
    zext_ln552_1_fu_1220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_1200_p4),64));
    zext_ln552_2_fu_1262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_1242_p4),64));
    zext_ln552_3_fu_1304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_1284_p4),64));
    zext_ln552_4_fu_1346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_1326_p4),64));
    zext_ln552_5_fu_1388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_fu_1368_p4),64));
    zext_ln552_fu_1178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1158_p4),64));
    zext_ln557_1_fu_1784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_1_load_1_reg_2358),64));
    zext_ln557_2_fu_1799_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_2_load_1_reg_2372),64));
    zext_ln557_3_fu_1814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_3_load_1_reg_2386),64));
    zext_ln557_4_fu_1829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_4_load_1_reg_2400),64));
    zext_ln557_5_fu_1844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_5_load_1_reg_2414),64));
    zext_ln557_fu_1769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_6_load74_reg_2344),64));
    zext_ln558_1_fu_1524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_1492_p4),64));
    zext_ln558_2_fu_1575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_1543_p4),64));
    zext_ln558_3_fu_1626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_fu_1594_p4),64));
    zext_ln558_4_fu_1677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_fu_1645_p4),64));
    zext_ln558_5_fu_1728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_fu_1696_p4),64));
    zext_ln558_fu_1473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_1441_p4),64));
    zext_ln584_10_fu_1378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_fu_1368_p4),32));
    zext_ln584_11_fu_1706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_fu_1696_p4),32));
    zext_ln584_1_fu_1451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_1441_p4),32));
    zext_ln584_2_fu_1210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_1200_p4),32));
    zext_ln584_3_fu_1502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_1492_p4),32));
    zext_ln584_4_fu_1252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_1242_p4),32));
    zext_ln584_5_fu_1553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_1543_p4),32));
    zext_ln584_6_fu_1294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_1284_p4),32));
    zext_ln584_7_fu_1604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_fu_1594_p4),32));
    zext_ln584_8_fu_1336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_1326_p4),32));
    zext_ln584_9_fu_1655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_fu_1645_p4),32));
    zext_ln584_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1158_p4),32));
end behav;
