INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Wrelks/FPGA/addingArty/addingArty.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
