#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ae39baaf60 .scope module, "ALU_tb" "ALU_tb" 2 3;
 .timescale -9 -12;
v000001ae39babac0_0 .var "clear", 0 0;
v000001ae39babb60_0 .var "clk", 0 0;
v000001ae39babc00_0 .var "num1", 15 0;
v000001ae39babca0_0 .var "num2", 15 0;
v000001ae39babd40_0 .net "number_out", 16 0, v000001ae39bf78e0_0;  1 drivers
v000001ae39babde0_0 .var "op_selected", 1 0;
v000001ae39babe80_0 .net "special_signal", 0 0, v000001ae39bf7a20_0;  1 drivers
E_000001ae39baa360 .event posedge, v000001ae39bc2e40_0;
S_000001ae39bf76b0 .scope module, "dut" "ALU" 2 16, 3 1 0, S_000001ae39baaf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 16 "num1";
    .port_info 3 /INPUT 16 "num2";
    .port_info 4 /INPUT 2 "op_selected";
    .port_info 5 /OUTPUT 17 "number_out";
    .port_info 6 /OUTPUT 1 "special_signal";
v000001ae39bc30a0_0 .net "clear", 0 0, v000001ae39babac0_0;  1 drivers
v000001ae39bc2e40_0 .net "clk", 0 0, v000001ae39babb60_0;  1 drivers
v000001ae39bab0f0_0 .net "num1", 15 0, v000001ae39babc00_0;  1 drivers
v000001ae39bf7840_0 .net "num2", 15 0, v000001ae39babca0_0;  1 drivers
v000001ae39bf78e0_0 .var "number_out", 16 0;
v000001ae39bf7980_0 .net "op_selected", 1 0, v000001ae39babde0_0;  1 drivers
v000001ae39bf7a20_0 .var "special_signal", 0 0;
E_000001ae39baa3e0 .event posedge, v000001ae39bc30a0_0, v000001ae39bc2e40_0;
    .scope S_000001ae39bf76b0;
T_0 ;
    %wait E_000001ae39baa3e0;
    %load/vec4 v000001ae39bc30a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001ae39bf78e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ae39bf7a20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ae39bf7980_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001ae39bf78e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ae39bf7a20_0, 0;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v000001ae39bab0f0_0;
    %pad/u 17;
    %load/vec4 v000001ae39bf7840_0;
    %pad/u 17;
    %add;
    %assign/vec4 v000001ae39bf78e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ae39bf7a20_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v000001ae39bf7840_0;
    %load/vec4 v000001ae39bab0f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v000001ae39bab0f0_0;
    %pad/u 17;
    %load/vec4 v000001ae39bf7840_0;
    %pad/u 17;
    %inv;
    %addi 1, 0, 17;
    %add;
    %assign/vec4 v000001ae39bf78e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ae39bf7a20_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000001ae39bf7840_0;
    %pad/u 17;
    %load/vec4 v000001ae39bab0f0_0;
    %pad/u 17;
    %inv;
    %addi 1, 0, 17;
    %add;
    %assign/vec4 v000001ae39bf78e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae39bf7a20_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ae39baaf60;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v000001ae39babb60_0;
    %inv;
    %store/vec4 v000001ae39babb60_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ae39baaf60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae39babb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae39babac0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ae39babc00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ae39babca0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ae39babde0_0, 0, 2;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae39babac0_0, 0, 1;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v000001ae39babc00_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000001ae39babca0_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ae39babde0_0, 0, 2;
    %wait E_000001ae39baa360;
    %delay 100000, 0;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v000001ae39babc00_0, 0, 16;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v000001ae39babca0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ae39babde0_0, 0, 2;
    %wait E_000001ae39baa360;
    %delay 100000, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000001ae39babc00_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001ae39babca0_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ae39babde0_0, 0, 2;
    %wait E_000001ae39baa360;
    %delay 100000, 0;
    %pushi/vec4 26, 0, 16;
    %store/vec4 v000001ae39babc00_0, 0, 16;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v000001ae39babca0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ae39babde0_0, 0, 2;
    %wait E_000001ae39baa360;
    %delay 100000, 0;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v000001ae39babc00_0, 0, 16;
    %pushi/vec4 26, 0, 16;
    %store/vec4 v000001ae39babca0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ae39babde0_0, 0, 2;
    %wait E_000001ae39baa360;
    %delay 100000, 0;
    %pushi/vec4 26, 0, 16;
    %store/vec4 v000001ae39babc00_0, 0, 16;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v000001ae39babca0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ae39babde0_0, 0, 2;
    %wait E_000001ae39baa360;
    %delay 100000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ae39babde0_0, 0, 2;
    %wait E_000001ae39baa360;
    %delay 100000, 0;
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001ae39baaf60;
T_3 ;
    %vpi_call 2 94 "$monitor", "Time=%0t | Clear=%b | Num1=%d | Num2=%d | Op=%b | Result=%d | Sign=%d", $time, v000001ae39babac0_0, v000001ae39babc00_0, v000001ae39babca0_0, v000001ae39babde0_0, v000001ae39babd40_0, v000001ae39babe80_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./testbench/testbenchALU.v";
    "./ALU.v";
