Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc41a0b251464d08a6b6d80a8cab56b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Tb_behav xil_defaultlib.CPU_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra-merge/hydra-merge.srcs/sources_1/new/Cache.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'write_data' [M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra-merge/hydra-merge.srcs/sources_1/new/Cache.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra-merge/hydra-merge.srcs/sources_1/new/Immediate_Gen.v:22]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra-merge/hydra-merge.srcs/sources_1/new/Immediate_Gen.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_Unit
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Immediate_Gen
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU_Control_Unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Tb_behav
