/** @file
 * Copyright (c) 2020,2021,2023-2026, Arm Limited or its affiliates. All rights reserved.
 * SPDX-License-Identifier : Apache-2.0

 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 **/

#include "acs_val.h"
#include "acs_pcie.h"
#include "acs_pe.h"
#include "acs_memory.h"

#define TEST_NUM   (ACS_PCIE_TEST_NUM_BASE + 18)
#define TEST_RULE  "PCI_PP_04"
#define TEST_DESC  "Check RP Adv Error Report             "

static
void
payload(void)
{

  uint32_t bdf;
  uint32_t pe_index;
  uint32_t tbl_index;
  uint32_t dp_type;
  uint32_t cap_base = 0;
  uint32_t test_fails;
  uint32_t test_skip = 1;
  uint32_t status;
  uint32_t p2p_status;
  pcie_device_bdf_table *bdf_tbl_ptr;

  pe_index = val_pe_get_index_mpid(val_pe_get_mpid());

  if (val_pcie_get_info(PCIE_INFO_NUM_ECAM, 0) == 0) {
    val_print(DEBUG, "\n       No ECAM region found. Skipping test");
    val_set_status(pe_index, RESULT_SKIP(1));
    return;
  }

  bdf_tbl_ptr = val_pcie_bdf_table_ptr();

  /* Check If PCIe Hierarchy supports P2P */
  p2p_status = val_pcie_p2p_support();
  if (p2p_status == ACS_STATUS_PAL_NOT_IMPLEMENTED) {
    val_set_status(pe_index, RESULT_WARNING(1));
    return;
  }

  if (p2p_status != 0) {
    val_print(DEBUG, "\n       P2P not supported. Skipping test");
    val_set_status(pe_index, RESULT_SKIP(3));
    return;
  }
  test_fails = 0;

  /* Check for all the function present in bdf table */
  for (tbl_index = 0; tbl_index < bdf_tbl_ptr->num_entries; tbl_index++)
  {
      bdf = bdf_tbl_ptr->device[tbl_index].bdf;
      dp_type = val_pcie_device_port_type(bdf);

      /* Check entry is RP */
      if (dp_type == RP)
      {
          /* Check If RP supports P2P with other RP's. */
          status = val_pcie_dev_p2p_support(bdf);
          if (status == ACS_STATUS_PAL_NOT_IMPLEMENTED) {
              val_set_status(pe_index, RESULT_WARNING(1));
              return;
          }
          if (status)
              continue;

          /* Test runs for atleast one Root Port */
          test_skip = 0;
          val_print(DEBUG, "\n       BDF - 0x%x", bdf);

          /* It ACS Not Supported, Fail. */
          if (val_pcie_find_capability(bdf, PCIE_ECAP, ECID_ACS, &cap_base) != PCIE_SUCCESS) {
              val_print(ERROR, "\n       BDF 0x%x: ACS Cap unsupported", bdf);
              test_fails++;
              continue;
          }

          /* If AER Not Supported, Fail. */
          if (val_pcie_find_capability(bdf, PCIE_ECAP, ECID_AER, &cap_base) != PCIE_SUCCESS) {
              val_print(ERROR, "\n       BDF 0x%x: AER Cap unsupported", bdf);
              test_fails++;
          }
      }
  }

  if (test_skip == 1) {
      val_print(DEBUG, "\n       No RP type device found. Skipping test");
      val_set_status(pe_index, RESULT_SKIP(1));
  }
  else if (test_fails)
      val_set_status(pe_index, RESULT_FAIL(test_fails));
  else
      val_set_status(pe_index, RESULT_PASS);
}

uint32_t
p018_entry(uint32_t num_pe)
{

  uint32_t status = ACS_STATUS_FAIL;

  num_pe = 1;  //This test is run on single processor

  val_log_context((char8_t *)__FILE__, (char8_t *)__func__, __LINE__);
  status = val_initialize_test(TEST_NUM, TEST_DESC, num_pe);
  if (status != ACS_STATUS_SKIP)
      val_run_test_payload(TEST_NUM, num_pe, payload, 0);

  /* get the result from all PE and check for failure */
  status = val_check_for_error(TEST_NUM, num_pe, TEST_RULE);

  val_report_status(0, ACS_END(TEST_NUM), NULL);

  return status;
}
