// Seed: 2320057047
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    input wand id_2,
    input tri1 id_3,
    output wor id_4,
    input uwire id_5,
    input supply1 id_6,
    output supply1 id_7,
    output wand id_8,
    input wor id_9
    , id_16,
    output supply0 id_10,
    output wand id_11,
    output wor id_12
    , id_17, id_18,
    input tri id_13,
    output uwire id_14
);
  supply0 id_19 = 1;
  assign id_17 = 1'b0;
  assign id_19 = id_0;
  assign id_16 = id_18;
  assign id_7  = id_18;
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1
);
  assign id_0 = id_1;
  wor id_3 = id_1;
  module_0(
      id_3, id_3, id_1, id_1, id_3, id_1, id_3, id_3, id_3, id_3, id_3, id_0, id_0, id_3, id_3
  );
endmodule
