# do ../scripts/sim.do
# ** Error: invalid command name "vhdl_compil"
# Error in macro ./../scripts/sim.do line 80
# invalid command name "vhdl_compil"
#     while executing
# "vhdl_compil"
#     (procedure "do_all" line 2)
#     invoked from within
# "do_all 8 0"
#     invoked from within
# "if {$argc>0} {
#   if {[string compare $1 "all"] == 0} {
#     do_all $2 $3
#   } elseif {[string compare $1 "comp_duv"] == 0} {
#     duv_compile
#   } elseif ..."
# ** Error: can't read "Path_DUV": no such variable
# Error in macro ./../scripts/sim.do line 81
# can't read "Path_DUV": no such variable
#     while executing
# "vcom $Path_DUV/adder.vhd"
#     (procedure "duv_compile" line 5)
#     invoked from within
# "duv_compile"
#     (procedure "do_all" line 2)
#     invoked from within
# "do_all 8 0"
#     invoked from within
# "if {$argc>0} {
#   if {[string compare $1 "all"] == 0} {
#     do_all $2 $3
#   } elseif {[string compare $1 "comp_duv"] == 0} {
#     duv_compile
#   } elseif ..."
# QuestaSim-64 vcom 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:44:48 on Sep 09,2024
# vcom ../src_vhdl/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behave of adder
# End time: 13:44:48 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:44:48 on Sep 09,2024
# vlog -sv ../src_tb/adder_tb.sv 
# -- Compiling module adder_tb
# 
# Top level modules:
# 	adder_tb
# End time: 13:44:48 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 1ns work.adder_tb -GTESTCASE=0 -GDATASIZE=8 
# Start time: 13:44:48 on Sep 09,2024
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 2020.1 linux_x86_64 Jan 28 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.adder_tb(fast)
# ** UI-Msg: (vish-4014) No objects found matching '*'.
# Error in macro ./../scripts/sim.do line 81
# ** UI-Msg: (vish-4014) No objects found matching '*'.
#     while executing
# "add wave -r *"
#     (procedure "sim_start" line 4)
#     invoked from within
# "sim_start $DATASIZE $TESTCASE"
#     (procedure "do_all" line 4)
#     invoked from within
# "do_all 8 0"
#     invoked from within
# "if {$argc>0} {
#   if {[string compare $1 "all"] == 0} {
#     do_all $2 $3
#   } elseif {[string compare $1 "comp_duv"] == 0} {
#     duv_compile
#   } elseif ..."
# QuestaSim-64 vcom 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:45:10 on Sep 09,2024
# vcom ../src_vhdl/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behave of adder
# End time: 13:45:10 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:45:10 on Sep 09,2024
# vlog -sv ../src_tb/adder_tb.sv 
# -- Compiling module adder_tb
# 
# Top level modules:
# 	adder_tb
# End time: 13:45:10 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:45:10 on Sep 09,2024, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
# vsim -t 1ns work.adder_tb -GTESTCASE=0 -GDATASIZE=8 
# Start time: 13:45:10 on Sep 09,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.adder_tb(fast)
# QuestaSim-64 vcom 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:45:46 on Sep 09,2024
# vcom ../src_vhdl/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behave of adder
# End time: 13:45:46 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:45:46 on Sep 09,2024
# vlog -sv ../src_tb/adder_tb.sv 
# -- Compiling module adder_tb
# 
# Top level modules:
# 	adder_tb
# End time: 13:45:46 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:45:46 on Sep 09,2024, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim -t 1ns work.adder_tb -GTESTCASE=0 -GDATASIZE=8 
# Start time: 13:45:46 on Sep 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.adder_tb(fast)
# Starting simulation
# Ending simulation
# QuestaSim-64 vcom 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:50:47 on Sep 09,2024
# vcom ../src_vhdl/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behave of adder
# End time: 13:50:47 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:50:47 on Sep 09,2024
# vlog -sv ../src_tb/adder_tb.sv 
# -- Compiling module adder_tb
# ** Error: (vlog-13069) ../src_tb/adder_tb.sv(20): near "duv": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'property'" or "SystemVerilog keyword 'sequence'" or let.
# ** Error: (vlog-13069) ../src_tb/adder_tb.sv(35): near "result_obs": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'property'".
# End time: 13:50:47 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./../scripts/sim.do line 81
# /opt/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv $Path_TB/adder_tb.sv"
#     (procedure "tb_compile" line 4)
#     invoked from within
# "tb_compile"
#     (procedure "do_all" line 3)
#     invoked from within
# "do_all 8 0"
#     invoked from within
# "if {$argc>0} {
#   if {[string compare $1 "all"] == 0} {
#     do_all $2 $3
#   } elseif {[string compare $1 "comp_duv"] == 0} {
#     duv_compile
#   } elseif ..."
# QuestaSim-64 vcom 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:51:19 on Sep 09,2024
# vcom ../src_vhdl/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behave of adder
# End time: 13:51:19 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:51:19 on Sep 09,2024
# vlog -sv ../src_tb/adder_tb.sv 
# -- Compiling module adder_tb
# ** Error: (vlog-13069) ../src_tb/adder_tb.sv(20): near "duv": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'property'" or "SystemVerilog keyword 'sequence'" or let.
# End time: 13:51:20 on Sep 09,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /opt/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./../scripts/sim.do line 81
# /opt/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv $Path_TB/adder_tb.sv"
#     (procedure "tb_compile" line 4)
#     invoked from within
# "tb_compile"
#     (procedure "do_all" line 3)
#     invoked from within
# "do_all 8 0"
#     invoked from within
# "if {$argc>0} {
#   if {[string compare $1 "all"] == 0} {
#     do_all $2 $3
#   } elseif {[string compare $1 "comp_duv"] == 0} {
#     duv_compile
#   } elseif ..."
# QuestaSim-64 vcom 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:51:32 on Sep 09,2024
# vcom ../src_vhdl/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behave of adder
# End time: 13:51:32 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:51:32 on Sep 09,2024
# vlog -sv ../src_tb/adder_tb.sv 
# -- Compiling module adder_tb
# ** Error: (vlog-13069) ../src_tb/adder_tb.sv(20): near "duv": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'property'" or "SystemVerilog keyword 'sequence'" or let.
# End time: 13:51:32 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./../scripts/sim.do line 81
# /opt/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv $Path_TB/adder_tb.sv"
#     (procedure "tb_compile" line 4)
#     invoked from within
# "tb_compile"
#     (procedure "do_all" line 3)
#     invoked from within
# "do_all 8 0"
#     invoked from within
# "if {$argc>0} {
#   if {[string compare $1 "all"] == 0} {
#     do_all $2 $3
#   } elseif {[string compare $1 "comp_duv"] == 0} {
#     duv_compile
#   } elseif ..."
# QuestaSim-64 vcom 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:51:41 on Sep 09,2024
# vcom ../src_vhdl/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behave of adder
# End time: 13:51:41 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:51:41 on Sep 09,2024
# vlog -sv ../src_tb/adder_tb.sv 
# -- Compiling module adder_tb
# ** Error: (vlog-13069) ../src_tb/adder_tb.sv(20): near "adder": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'property'" or "SystemVerilog keyword 'sequence'" or let.
# End time: 13:51:41 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./../scripts/sim.do line 81
# /opt/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv $Path_TB/adder_tb.sv"
#     (procedure "tb_compile" line 4)
#     invoked from within
# "tb_compile"
#     (procedure "do_all" line 3)
#     invoked from within
# "do_all 8 0"
#     invoked from within
# "if {$argc>0} {
#   if {[string compare $1 "all"] == 0} {
#     do_all $2 $3
#   } elseif {[string compare $1 "comp_duv"] == 0} {
#     duv_compile
#   } elseif ..."
# QuestaSim-64 vcom 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:52:00 on Sep 09,2024
# vcom ../src_vhdl/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behave of adder
# End time: 13:52:00 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:52:00 on Sep 09,2024
# vlog -sv ../src_tb/adder_tb.sv 
# -- Compiling module adder_tb
# ** Error: (vlog-13069) ../src_tb/adder_tb.sv(20): near "adder": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'property'" or "SystemVerilog keyword 'sequence'" or let.
# End time: 13:52:00 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./../scripts/sim.do line 81
# /opt/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv $Path_TB/adder_tb.sv"
#     (procedure "tb_compile" line 4)
#     invoked from within
# "tb_compile"
#     (procedure "do_all" line 3)
#     invoked from within
# "do_all 8 0"
#     invoked from within
# "if {$argc>0} {
#   if {[string compare $1 "all"] == 0} {
#     do_all $2 $3
#   } elseif {[string compare $1 "comp_duv"] == 0} {
#     duv_compile
#   } elseif ..."
# QuestaSim-64 vcom 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:53:06 on Sep 09,2024
# vcom ../src_vhdl/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behave of adder
# End time: 13:53:06 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:53:06 on Sep 09,2024
# vlog -sv ../src_tb/adder_tb.sv 
# -- Compiling module adder_tb
# ** Error: (vlog-13069) ../src_tb/adder_tb.sv(29): near "initial": syntax error, unexpected initial, expecting "SystemVerilog keyword 'property'" or "SystemVerilog keyword 'sequence'" or let.
# ** Error: ../src_tb/adder_tb.sv(32): (vlog-13205) Syntax error found in the scope following 'carryin_sti'. Is there a missing '::'?
# End time: 13:53:06 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./../scripts/sim.do line 81
# /opt/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv $Path_TB/adder_tb.sv"
#     (procedure "tb_compile" line 4)
#     invoked from within
# "tb_compile"
#     (procedure "do_all" line 3)
#     invoked from within
# "do_all 8 0"
#     invoked from within
# "if {$argc>0} {
#   if {[string compare $1 "all"] == 0} {
#     do_all $2 $3
#   } elseif {[string compare $1 "comp_duv"] == 0} {
#     duv_compile
#   } elseif ..."
# QuestaSim-64 vcom 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:53:30 on Sep 09,2024
# vcom ../src_vhdl/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behave of adder
# End time: 13:53:30 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:53:30 on Sep 09,2024
# vlog -sv ../src_tb/adder_tb.sv 
# -- Compiling module adder_tb
# ** Error: (vlog-13069) ../src_tb/adder_tb.sv(28): near "program": syntax error, unexpected "SystemVerilog keyword 'program'", expecting "SystemVerilog keyword 'property'" or "SystemVerilog keyword 'sequence'" or let.
# ** Error: (vlog-13069) ../src_tb/adder_tb.sv(44): near "endprogram": syntax error, unexpected "SystemVerilog keyword 'endprogram'".
# End time: 13:53:30 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./../scripts/sim.do line 81
# /opt/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv $Path_TB/adder_tb.sv"
#     (procedure "tb_compile" line 4)
#     invoked from within
# "tb_compile"
#     (procedure "do_all" line 3)
#     invoked from within
# "do_all 8 0"
#     invoked from within
# "if {$argc>0} {
#   if {[string compare $1 "all"] == 0} {
#     do_all $2 $3
#   } elseif {[string compare $1 "comp_duv"] == 0} {
#     duv_compile
#   } elseif ..."
# QuestaSim-64 vcom 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:54:04 on Sep 09,2024
# vcom ../src_vhdl/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behave of adder
# End time: 13:54:04 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:54:04 on Sep 09,2024
# vlog -sv ../src_tb/adder_tb.sv 
# -- Compiling module adder_tb
# ** Error: (vlog-13069) ../src_tb/adder_tb.sv(47): near "endmodule": syntax error, unexpected endmodule, expecting "SystemVerilog keyword 'property'" or "SystemVerilog keyword 'sequence'" or let.
# End time: 13:54:04 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./../scripts/sim.do line 81
# /opt/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv $Path_TB/adder_tb.sv"
#     (procedure "tb_compile" line 4)
#     invoked from within
# "tb_compile"
#     (procedure "do_all" line 3)
#     invoked from within
# "do_all 8 0"
#     invoked from within
# "if {$argc>0} {
#   if {[string compare $1 "all"] == 0} {
#     do_all $2 $3
#   } elseif {[string compare $1 "comp_duv"] == 0} {
#     duv_compile
#   } elseif ..."
# QuestaSim-64 vcom 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:54:42 on Sep 09,2024
# vcom ../src_vhdl/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behave of adder
# End time: 13:54:42 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:54:42 on Sep 09,2024
# vlog -sv ../src_tb/adder_tb.sv 
# -- Compiling module adder_tb
# -- Compiling program Test
# 
# Top level modules:
# 	adder_tb
# End time: 13:54:42 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:54:42 on Sep 09,2024, Elapsed time: 0:08:56
# Errors: 8, Warnings: 0
# vsim -t 1ns work.adder_tb -GTESTCASE=0 -GDATASIZE=8 
# Start time: 13:54:42 on Sep 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.adder_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adder(behave)#1
# QuestaSim-64 vcom 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:54:56 on Sep 09,2024
# vcom ../src_vhdl/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behave of adder
# End time: 13:54:56 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:54:56 on Sep 09,2024
# vlog -sv ../src_tb/adder_tb.sv 
# -- Compiling module adder_tb
# -- Compiling program Test
# 
# Top level modules:
# 	adder_tb
# End time: 13:54:56 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:54:56 on Sep 09,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
# vsim -t 1ns work.adder_tb -GTESTCASE=0 -GDATASIZE=8 
# Start time: 13:54:56 on Sep 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.adder_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adder(behave)#1
# QuestaSim-64 vcom 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:55:31 on Sep 09,2024
# vcom ../src_vhdl/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behave of adder
# End time: 13:55:31 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 13:55:31 on Sep 09,2024
# vlog -sv ../src_tb/adder_tb.sv 
# -- Compiling module adder_tb
# 
# Top level modules:
# 	adder_tb
# End time: 13:55:32 on Sep 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:55:32 on Sep 09,2024, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim -t 1ns work.adder_tb -GTESTCASE=0 -GDATASIZE=8 
# Start time: 13:55:32 on Sep 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.adder_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adder(behave)#1
# Starting simulation
# Error in computation
# Ending simulation
# End time: 13:59:45 on Sep 09,2024, Elapsed time: 0:04:13
# Errors: 0, Warnings: 0
