Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  2 12:10:57 2021
| Host         : LAPTOP-A067CLBD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MasterTrack_timing_summary_routed.rpt -pb MasterTrack_timing_summary_routed.pb -rpx MasterTrack_timing_summary_routed.rpx -warn_on_violation
| Design       : MasterTrack
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (33)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 36 register/latch pins with no clock driven by root clock pin: SSEG/clk_1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.460        0.000                      0                  124        0.263        0.000                      0                  124        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.460        0.000                      0                  124        0.263        0.000                      0                  124        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 shape_found_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 1.722ns (23.110%)  route 5.729ns (76.890%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.560     5.081    clock_100_IBUF_BUFG
    SLICE_X52Y18         FDRE                                         r  shape_found_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  shape_found_reg[3][2]/Q
                         net (fo=6, routed)           1.228     6.827    shape_found_reg_n_0_[3][2]
    SLICE_X56Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.951 r  Count[5]_i_35/O
                         net (fo=1, routed)           1.095     8.046    Count[5]_i_35_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.170 r  Count[5]_i_24/O
                         net (fo=1, routed)           1.010     9.180    Count[5]_i_24_n_0
    SLICE_X51Y15         LUT5 (Prop_lut5_I0_O)        0.152     9.332 r  Count[5]_i_12/O
                         net (fo=3, routed)           0.333     9.666    Count[5]_i_12_n_0
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.326     9.992 r  Count[2]_i_2/O
                         net (fo=3, routed)           0.815    10.807    Count[2]_i_2_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I0_O)        0.152    10.959 r  Count[5]_i_5/O
                         net (fo=3, routed)           0.869    11.827    Count[5]_i_5_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I1_O)        0.326    12.153 r  Count[4]_i_1/O
                         net (fo=1, routed)           0.379    12.533    var_count[4]
    SLICE_X52Y17         FDRE                                         r  Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.444    14.785    clock_100_IBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  Count_reg[4]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X52Y17         FDRE (Setup_fdre_C_D)       -0.031    14.993    Count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -12.533    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 shape_found_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 1.722ns (23.881%)  route 5.489ns (76.119%))
  Logic Levels:           6  (LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.560     5.081    clock_100_IBUF_BUFG
    SLICE_X52Y18         FDRE                                         r  shape_found_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  shape_found_reg[3][2]/Q
                         net (fo=6, routed)           1.228     6.827    shape_found_reg_n_0_[3][2]
    SLICE_X56Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.951 r  Count[5]_i_35/O
                         net (fo=1, routed)           1.095     8.046    Count[5]_i_35_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.170 r  Count[5]_i_24/O
                         net (fo=1, routed)           1.010     9.180    Count[5]_i_24_n_0
    SLICE_X51Y15         LUT5 (Prop_lut5_I0_O)        0.152     9.332 r  Count[5]_i_12/O
                         net (fo=3, routed)           0.333     9.666    Count[5]_i_12_n_0
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.326     9.992 r  Count[2]_i_2/O
                         net (fo=3, routed)           0.815    10.807    Count[2]_i_2_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I0_O)        0.152    10.959 r  Count[5]_i_5/O
                         net (fo=3, routed)           0.610    11.568    Count[5]_i_5_n_0
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.326    11.894 r  Count[3]_i_1/O
                         net (fo=1, routed)           0.398    12.292    var_count[3]
    SLICE_X53Y18         FDRE                                         r  Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.442    14.783    clock_100_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  Count_reg[3]/C
                         clock pessimism              0.276    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)       -0.067    14.957    Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 shape_found_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.098ns  (logic 1.748ns (24.626%)  route 5.350ns (75.374%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.560     5.081    clock_100_IBUF_BUFG
    SLICE_X52Y18         FDRE                                         r  shape_found_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  shape_found_reg[3][2]/Q
                         net (fo=6, routed)           1.228     6.827    shape_found_reg_n_0_[3][2]
    SLICE_X56Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.951 r  Count[5]_i_35/O
                         net (fo=1, routed)           1.095     8.046    Count[5]_i_35_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.170 r  Count[5]_i_24/O
                         net (fo=1, routed)           1.010     9.180    Count[5]_i_24_n_0
    SLICE_X51Y15         LUT5 (Prop_lut5_I0_O)        0.152     9.332 r  Count[5]_i_12/O
                         net (fo=3, routed)           0.333     9.666    Count[5]_i_12_n_0
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.326     9.992 r  Count[2]_i_2/O
                         net (fo=3, routed)           0.815    10.807    Count[2]_i_2_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I0_O)        0.152    10.959 r  Count[5]_i_5/O
                         net (fo=3, routed)           0.869    11.827    Count[5]_i_5_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I3_O)        0.352    12.179 r  Count[5]_i_1/O
                         net (fo=1, routed)           0.000    12.179    var_count[5]
    SLICE_X52Y17         FDRE                                         r  Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.444    14.785    clock_100_IBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  Count_reg[5]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X52Y17         FDRE (Setup_fdre_C_D)        0.091    15.115    Count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -12.179    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 shape_found_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 1.368ns (23.387%)  route 4.481ns (76.613%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.560     5.081    clock_100_IBUF_BUFG
    SLICE_X52Y18         FDRE                                         r  shape_found_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  shape_found_reg[3][2]/Q
                         net (fo=6, routed)           1.228     6.827    shape_found_reg_n_0_[3][2]
    SLICE_X56Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.951 r  Count[5]_i_35/O
                         net (fo=1, routed)           1.095     8.046    Count[5]_i_35_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.170 r  Count[5]_i_24/O
                         net (fo=1, routed)           1.010     9.180    Count[5]_i_24_n_0
    SLICE_X51Y15         LUT5 (Prop_lut5_I0_O)        0.152     9.332 r  Count[5]_i_12/O
                         net (fo=3, routed)           0.333     9.666    Count[5]_i_12_n_0
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.326     9.992 r  Count[2]_i_2/O
                         net (fo=3, routed)           0.815    10.807    Count[2]_i_2_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I0_O)        0.124    10.931 r  Count[2]_i_1/O
                         net (fo=1, routed)           0.000    10.931    var_count[2]
    SLICE_X53Y17         FDRE                                         r  Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.444    14.785    clock_100_IBUF_BUFG
    SLICE_X53Y17         FDRE                                         r  Count_reg[2]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)        0.029    15.053    Count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -10.931    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 shape_found_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 1.364ns (24.039%)  route 4.310ns (75.961%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.560     5.081    clock_100_IBUF_BUFG
    SLICE_X52Y18         FDRE                                         r  shape_found_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  shape_found_reg[3][2]/Q
                         net (fo=6, routed)           1.130     6.730    shape_found_reg_n_0_[3][2]
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.854 r  Count[5]_i_17/O
                         net (fo=2, routed)           0.456     7.310    Count[5]_i_17_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.434 r  Count[5]_i_28/O
                         net (fo=3, routed)           0.977     8.411    Count[5]_i_28_n_0
    SLICE_X52Y16         LUT6 (Prop_lut6_I2_O)        0.124     8.535 r  Count[2]_i_8/O
                         net (fo=4, routed)           0.813     9.348    Count[2]_i_8_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I2_O)        0.146     9.494 r  Count[1]_i_2/O
                         net (fo=1, routed)           0.594    10.087    Count[1]_i_2_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.328    10.415 r  Count[1]_i_1/O
                         net (fo=1, routed)           0.340    10.755    var_count[1]
    SLICE_X55Y17         FDRE                                         r  Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.444    14.785    clock_100_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  Count_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)       -0.047    14.963    Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 SSEG/clk_proc.clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.076ns (24.120%)  route 3.385ns (75.880%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.565     5.086    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  SSEG/clk_proc.clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSEG/clk_proc.clk_count_reg[15]/Q
                         net (fo=2, routed)           0.857     6.399    SSEG/clk_proc.clk_count_reg_n_0_[15]
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.523 f  SSEG/clk_proc.clk_count[0]_i_9/O
                         net (fo=1, routed)           0.303     6.826    SSEG/clk_proc.clk_count[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.950 f  SSEG/clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.303     7.253    SSEG/clk_proc.clk_count[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.377 f  SSEG/clk_proc.clk_count[0]_i_3/O
                         net (fo=1, routed)           0.563     7.940    SSEG/clk_proc.clk_count[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.064 f  SSEG/clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.172     8.236    SSEG/clk_proc.clk_count[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.360 r  SSEG/clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          1.187     9.547    SSEG/clk_1
    SLICE_X33Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.446    14.787    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    SSEG/clk_proc.clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 SSEG/clk_proc.clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.076ns (24.120%)  route 3.385ns (75.880%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.565     5.086    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  SSEG/clk_proc.clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSEG/clk_proc.clk_count_reg[15]/Q
                         net (fo=2, routed)           0.857     6.399    SSEG/clk_proc.clk_count_reg_n_0_[15]
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.523 f  SSEG/clk_proc.clk_count[0]_i_9/O
                         net (fo=1, routed)           0.303     6.826    SSEG/clk_proc.clk_count[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.950 f  SSEG/clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.303     7.253    SSEG/clk_proc.clk_count[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.377 f  SSEG/clk_proc.clk_count[0]_i_3/O
                         net (fo=1, routed)           0.563     7.940    SSEG/clk_proc.clk_count[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.064 f  SSEG/clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.172     8.236    SSEG/clk_proc.clk_count[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.360 r  SSEG/clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          1.187     9.547    SSEG/clk_1
    SLICE_X33Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.446    14.787    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    SSEG/clk_proc.clk_count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 SSEG/clk_proc.clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.076ns (24.120%)  route 3.385ns (75.880%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.565     5.086    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  SSEG/clk_proc.clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSEG/clk_proc.clk_count_reg[15]/Q
                         net (fo=2, routed)           0.857     6.399    SSEG/clk_proc.clk_count_reg_n_0_[15]
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.523 f  SSEG/clk_proc.clk_count[0]_i_9/O
                         net (fo=1, routed)           0.303     6.826    SSEG/clk_proc.clk_count[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.950 f  SSEG/clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.303     7.253    SSEG/clk_proc.clk_count[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.377 f  SSEG/clk_proc.clk_count[0]_i_3/O
                         net (fo=1, routed)           0.563     7.940    SSEG/clk_proc.clk_count[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.064 f  SSEG/clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.172     8.236    SSEG/clk_proc.clk_count[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.360 r  SSEG/clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          1.187     9.547    SSEG/clk_1
    SLICE_X33Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.446    14.787    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    SSEG/clk_proc.clk_count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 SSEG/clk_proc.clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.076ns (24.120%)  route 3.385ns (75.880%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.565     5.086    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  SSEG/clk_proc.clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSEG/clk_proc.clk_count_reg[15]/Q
                         net (fo=2, routed)           0.857     6.399    SSEG/clk_proc.clk_count_reg_n_0_[15]
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.523 f  SSEG/clk_proc.clk_count[0]_i_9/O
                         net (fo=1, routed)           0.303     6.826    SSEG/clk_proc.clk_count[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.950 f  SSEG/clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.303     7.253    SSEG/clk_proc.clk_count[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.377 f  SSEG/clk_proc.clk_count[0]_i_3/O
                         net (fo=1, routed)           0.563     7.940    SSEG/clk_proc.clk_count[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.064 f  SSEG/clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.172     8.236    SSEG/clk_proc.clk_count[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.360 r  SSEG/clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          1.187     9.547    SSEG/clk_1
    SLICE_X33Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.446    14.787    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    SSEG/clk_proc.clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 SSEG/clk_proc.clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.076ns (24.132%)  route 3.383ns (75.868%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.565     5.086    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  SSEG/clk_proc.clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSEG/clk_proc.clk_count_reg[15]/Q
                         net (fo=2, routed)           0.857     6.399    SSEG/clk_proc.clk_count_reg_n_0_[15]
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.523 f  SSEG/clk_proc.clk_count[0]_i_9/O
                         net (fo=1, routed)           0.303     6.826    SSEG/clk_proc.clk_count[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.950 f  SSEG/clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.303     7.253    SSEG/clk_proc.clk_count[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.377 f  SSEG/clk_proc.clk_count[0]_i_3/O
                         net (fo=1, routed)           0.563     7.940    SSEG/clk_proc.clk_count[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.064 f  SSEG/clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.172     8.236    SSEG/clk_proc.clk_count[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.360 r  SSEG/clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          1.185     9.545    SSEG/clk_1
    SLICE_X33Y46         FDRE                                         r  SSEG/clk_proc.clk_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.445    14.786    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  SSEG/clk_proc.clk_count_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    SSEG/clk_proc.clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.563     1.446    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  SSEG/clk_proc.clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSEG/clk_proc.clk_count_reg[12]/Q
                         net (fo=2, routed)           0.119     1.706    SSEG/clk_proc.clk_count_reg_n_0_[12]
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  SSEG/clk_proc.clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    SSEG/data0[12]
    SLICE_X33Y44         FDRE                                         r  SSEG/clk_proc.clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.832     1.959    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  SSEG/clk_proc.clk_count_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    SSEG/clk_proc.clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.563     1.446    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  SSEG/clk_proc.clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSEG/clk_proc.clk_count_reg[16]/Q
                         net (fo=2, routed)           0.119     1.706    SSEG/clk_proc.clk_count_reg_n_0_[16]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  SSEG/clk_proc.clk_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    SSEG/data0[16]
    SLICE_X33Y45         FDRE                                         r  SSEG/clk_proc.clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.832     1.959    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  SSEG/clk_proc.clk_count_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    SSEG/clk_proc.clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.563     1.446    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  SSEG/clk_proc.clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSEG/clk_proc.clk_count_reg[20]/Q
                         net (fo=2, routed)           0.119     1.706    SSEG/clk_proc.clk_count_reg_n_0_[20]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  SSEG/clk_proc.clk_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    SSEG/data0[20]
    SLICE_X33Y46         FDRE                                         r  SSEG/clk_proc.clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.832     1.959    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  SSEG/clk_proc.clk_count_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    SSEG/clk_proc.clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.447    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SSEG/clk_proc.clk_count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    SSEG/clk_proc.clk_count_reg_n_0_[24]
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  SSEG/clk_proc.clk_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    SSEG/data0[24]
    SLICE_X33Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.833     1.960    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[24]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    SSEG/clk_proc.clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.447    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  SSEG/clk_proc.clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SSEG/clk_proc.clk_count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.707    SSEG/clk_proc.clk_count_reg_n_0_[28]
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  SSEG/clk_proc.clk_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    SSEG/data0[28]
    SLICE_X33Y48         FDRE                                         r  SSEG/clk_proc.clk_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.833     1.960    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  SSEG/clk_proc.clk_count_reg[28]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    SSEG/clk_proc.clk_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.563     1.446    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSEG/clk_proc.clk_count_reg[8]/Q
                         net (fo=2, routed)           0.119     1.706    SSEG/clk_proc.clk_count_reg_n_0_[8]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  SSEG/clk_proc.clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    SSEG/data0[8]
    SLICE_X33Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.832     1.959    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    SSEG/clk_proc.clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.562     1.445    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  SSEG/clk_proc.clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SSEG/clk_proc.clk_count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.706    SSEG/clk_proc.clk_count_reg_n_0_[4]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  SSEG/clk_proc.clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    SSEG/data0[4]
    SLICE_X33Y42         FDRE                                         r  SSEG/clk_proc.clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.831     1.958    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  SSEG/clk_proc.clk_count_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    SSEG/clk_proc.clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.563     1.446    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSEG/clk_proc.clk_count_reg[5]/Q
                         net (fo=2, routed)           0.116     1.703    SSEG/clk_proc.clk_count_reg_n_0_[5]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  SSEG/clk_proc.clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    SSEG/data0[5]
    SLICE_X33Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.832     1.959    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    SSEG/clk_proc.clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.563     1.446    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSEG/clk_proc.clk_count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.708    SSEG/clk_proc.clk_count_reg_n_0_[7]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  SSEG/clk_proc.clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    SSEG/data0[7]
    SLICE_X33Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.832     1.959    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    SSEG/clk_proc.clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.447    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SSEG/clk_proc.clk_count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.709    SSEG/clk_proc.clk_count_reg_n_0_[23]
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  SSEG/clk_proc.clk_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    SSEG/data0[23]
    SLICE_X33Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.833     1.960    SSEG/clock_100_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    SSEG/clk_proc.clk_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y15   ready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y17   Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y18   shape_found_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y17   shape_found_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y16   shape_found_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y16   shape_found_reg[0][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y17   shape_found_reg[0][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y16   shape_found_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   ready_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   shape_found_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   shape_found_reg[1][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   shape_found_reg[1][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   shape_found_reg[2][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   shape_found_reg[2][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   shape_found_reg[2][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   SSEG/clk_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   shape_found_reg[4][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   shape_found_reg[4][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   shape_found_reg[0][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y16   shape_found_reg[0][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   shape_found_reg[0][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y16   shape_found_reg[0][5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y16   shape_found_reg[0][6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y16   shape_found_reg[0][7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   Count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y17   Count_reg[4]/C



