Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 27 20:15:31 2020
| Host         : DESKTOP-MDIICNE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fifo_verify_timing_summary_routed.rpt -pb fifo_verify_timing_summary_routed.pb -rpx fifo_verify_timing_summary_routed.rpx -warn_on_violation
| Design       : fifo_verify
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: clk_1MHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.940        0.000                      0                  627        0.117        0.000                      0                  627        6.833        0.000                       0                   363  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_gen/inst/clk_in   {0.000 19.231}     38.462          26.000          
  clk_64_clk_wiz_0    {0.000 7.813}      15.625          63.999          
  clkfbout_clk_wiz_0  {0.000 19.231}     38.462          26.000          
clk_in                {0.000 19.231}     38.462          26.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen/inst/clk_in                                                                                                                                                    14.171        0.000                       0                     1  
  clk_64_clk_wiz_0          2.940        0.000                      0                  627        0.117        0.000                      0                  627        6.833        0.000                       0                   358  
  clkfbout_clk_wiz_0                                                                                                                                                   14.171        0.000                       0                     3  
clk_in                                                                                                                                                                 36.307        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen/inst/clk_in
  To Clock:  clk_gen/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen/inst/clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_gen/inst/clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_64_clk_wiz_0
  To Clock:  clk_64_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64_clk_wiz_0'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64_clk_wiz_0 rise@15.625ns - clk_64_clk_wiz_0 fall@7.813ns)
  Data Path Delay:        3.108ns  (logic 0.934ns (30.047%)  route 2.174ns (69.953%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 17.139 - 15.625 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 10.755 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         2.291    10.103    slave_fifo/ifclk_out_OBUF
    SLICE_X4Y31          LUT1 (Prop_lut1_I0_O)        0.124    10.227 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.528    10.755    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X4Y32          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDSE (Prop_fdse_C_Q)         0.456    11.211 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=6, routed)           0.798    12.009    slave_fifo/tx_empty
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.150    12.159 r  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=8, routed)           0.870    13.028    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.328    13.356 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.507    13.864    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  slave_fifo/u16WrCounter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=356, routed)         1.513    17.139    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y34          FDRE                                         r  slave_fifo/u16WrCounter_reg[12]/C
                         clock pessimism             -0.005    17.134    
                         clock uncertainty           -0.161    16.973    
    SLICE_X2Y34          FDRE (Setup_fdre_C_CE)      -0.169    16.804    slave_fifo/u16WrCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         16.804    
                         arrival time                         -13.864    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64_clk_wiz_0'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64_clk_wiz_0 rise@15.625ns - clk_64_clk_wiz_0 fall@7.813ns)
  Data Path Delay:        3.108ns  (logic 0.934ns (30.047%)  route 2.174ns (69.953%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 17.139 - 15.625 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 10.755 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         2.291    10.103    slave_fifo/ifclk_out_OBUF
    SLICE_X4Y31          LUT1 (Prop_lut1_I0_O)        0.124    10.227 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.528    10.755    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X4Y32          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDSE (Prop_fdse_C_Q)         0.456    11.211 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=6, routed)           0.798    12.009    slave_fifo/tx_empty
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.150    12.159 r  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=8, routed)           0.870    13.028    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.328    13.356 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.507    13.864    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  slave_fifo/u16WrCounter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=356, routed)         1.513    17.139    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y34          FDRE                                         r  slave_fifo/u16WrCounter_reg[13]/C
                         clock pessimism             -0.005    17.134    
                         clock uncertainty           -0.161    16.973    
    SLICE_X2Y34          FDRE (Setup_fdre_C_CE)      -0.169    16.804    slave_fifo/u16WrCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         16.804    
                         arrival time                         -13.864    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64_clk_wiz_0'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64_clk_wiz_0 rise@15.625ns - clk_64_clk_wiz_0 fall@7.813ns)
  Data Path Delay:        3.108ns  (logic 0.934ns (30.047%)  route 2.174ns (69.953%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 17.139 - 15.625 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 10.755 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         2.291    10.103    slave_fifo/ifclk_out_OBUF
    SLICE_X4Y31          LUT1 (Prop_lut1_I0_O)        0.124    10.227 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.528    10.755    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X4Y32          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDSE (Prop_fdse_C_Q)         0.456    11.211 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=6, routed)           0.798    12.009    slave_fifo/tx_empty
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.150    12.159 r  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=8, routed)           0.870    13.028    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.328    13.356 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.507    13.864    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  slave_fifo/u16WrCounter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=356, routed)         1.513    17.139    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y34          FDRE                                         r  slave_fifo/u16WrCounter_reg[14]/C
                         clock pessimism             -0.005    17.134    
                         clock uncertainty           -0.161    16.973    
    SLICE_X2Y34          FDRE (Setup_fdre_C_CE)      -0.169    16.804    slave_fifo/u16WrCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         16.804    
                         arrival time                         -13.864    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64_clk_wiz_0'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64_clk_wiz_0 rise@15.625ns - clk_64_clk_wiz_0 fall@7.813ns)
  Data Path Delay:        3.108ns  (logic 0.934ns (30.047%)  route 2.174ns (69.953%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 17.139 - 15.625 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 10.755 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         2.291    10.103    slave_fifo/ifclk_out_OBUF
    SLICE_X4Y31          LUT1 (Prop_lut1_I0_O)        0.124    10.227 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.528    10.755    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X4Y32          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDSE (Prop_fdse_C_Q)         0.456    11.211 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=6, routed)           0.798    12.009    slave_fifo/tx_empty
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.150    12.159 r  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=8, routed)           0.870    13.028    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.328    13.356 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.507    13.864    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  slave_fifo/u16WrCounter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=356, routed)         1.513    17.139    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y34          FDRE                                         r  slave_fifo/u16WrCounter_reg[15]/C
                         clock pessimism             -0.005    17.134    
                         clock uncertainty           -0.161    16.973    
    SLICE_X2Y34          FDRE (Setup_fdre_C_CE)      -0.169    16.804    slave_fifo/u16WrCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         16.804    
                         arrival time                         -13.864    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64_clk_wiz_0'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64_clk_wiz_0 rise@15.625ns - clk_64_clk_wiz_0 fall@7.813ns)
  Data Path Delay:        3.106ns  (logic 0.934ns (30.068%)  route 2.172ns (69.932%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 17.138 - 15.625 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 10.755 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         2.291    10.103    slave_fifo/ifclk_out_OBUF
    SLICE_X4Y31          LUT1 (Prop_lut1_I0_O)        0.124    10.227 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.528    10.755    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X4Y32          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDSE (Prop_fdse_C_Q)         0.456    11.211 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=6, routed)           0.798    12.009    slave_fifo/tx_empty
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.150    12.159 r  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=8, routed)           0.870    13.028    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.328    13.356 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.505    13.861    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  slave_fifo/u16WrCounter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=356, routed)         1.512    17.138    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y33          FDRE                                         r  slave_fifo/u16WrCounter_reg[10]/C
                         clock pessimism             -0.005    17.133    
                         clock uncertainty           -0.161    16.972    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.169    16.803    slave_fifo/u16WrCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         16.803    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64_clk_wiz_0'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64_clk_wiz_0 rise@15.625ns - clk_64_clk_wiz_0 fall@7.813ns)
  Data Path Delay:        3.106ns  (logic 0.934ns (30.068%)  route 2.172ns (69.932%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 17.138 - 15.625 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 10.755 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         2.291    10.103    slave_fifo/ifclk_out_OBUF
    SLICE_X4Y31          LUT1 (Prop_lut1_I0_O)        0.124    10.227 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.528    10.755    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X4Y32          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDSE (Prop_fdse_C_Q)         0.456    11.211 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=6, routed)           0.798    12.009    slave_fifo/tx_empty
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.150    12.159 r  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=8, routed)           0.870    13.028    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.328    13.356 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.505    13.861    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  slave_fifo/u16WrCounter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=356, routed)         1.512    17.138    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y33          FDRE                                         r  slave_fifo/u16WrCounter_reg[11]/C
                         clock pessimism             -0.005    17.133    
                         clock uncertainty           -0.161    16.972    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.169    16.803    slave_fifo/u16WrCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         16.803    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64_clk_wiz_0'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64_clk_wiz_0 rise@15.625ns - clk_64_clk_wiz_0 fall@7.813ns)
  Data Path Delay:        3.106ns  (logic 0.934ns (30.068%)  route 2.172ns (69.932%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 17.138 - 15.625 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 10.755 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         2.291    10.103    slave_fifo/ifclk_out_OBUF
    SLICE_X4Y31          LUT1 (Prop_lut1_I0_O)        0.124    10.227 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.528    10.755    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X4Y32          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDSE (Prop_fdse_C_Q)         0.456    11.211 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=6, routed)           0.798    12.009    slave_fifo/tx_empty
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.150    12.159 r  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=8, routed)           0.870    13.028    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.328    13.356 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.505    13.861    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  slave_fifo/u16WrCounter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=356, routed)         1.512    17.138    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y33          FDRE                                         r  slave_fifo/u16WrCounter_reg[8]/C
                         clock pessimism             -0.005    17.133    
                         clock uncertainty           -0.161    16.972    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.169    16.803    slave_fifo/u16WrCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         16.803    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64_clk_wiz_0'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64_clk_wiz_0 rise@15.625ns - clk_64_clk_wiz_0 fall@7.813ns)
  Data Path Delay:        3.106ns  (logic 0.934ns (30.068%)  route 2.172ns (69.932%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 17.138 - 15.625 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 10.755 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         2.291    10.103    slave_fifo/ifclk_out_OBUF
    SLICE_X4Y31          LUT1 (Prop_lut1_I0_O)        0.124    10.227 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.528    10.755    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X4Y32          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDSE (Prop_fdse_C_Q)         0.456    11.211 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=6, routed)           0.798    12.009    slave_fifo/tx_empty
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.150    12.159 r  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=8, routed)           0.870    13.028    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.328    13.356 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.505    13.861    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  slave_fifo/u16WrCounter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=356, routed)         1.512    17.138    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y33          FDRE                                         r  slave_fifo/u16WrCounter_reg[9]/C
                         clock pessimism             -0.005    17.133    
                         clock uncertainty           -0.161    16.972    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.169    16.803    slave_fifo/u16WrCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         16.803    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64_clk_wiz_0'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64_clk_wiz_0 rise@15.625ns - clk_64_clk_wiz_0 fall@7.813ns)
  Data Path Delay:        2.966ns  (logic 0.934ns (31.486%)  route 2.032ns (68.514%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 17.137 - 15.625 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 10.755 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         2.291    10.103    slave_fifo/ifclk_out_OBUF
    SLICE_X4Y31          LUT1 (Prop_lut1_I0_O)        0.124    10.227 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.528    10.755    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X4Y32          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDSE (Prop_fdse_C_Q)         0.456    11.211 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=6, routed)           0.798    12.009    slave_fifo/tx_empty
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.150    12.159 r  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=8, routed)           0.870    13.028    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.328    13.356 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.365    13.722    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  slave_fifo/u16WrCounter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=356, routed)         1.511    17.137    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y32          FDRE                                         r  slave_fifo/u16WrCounter_reg[4]/C
                         clock pessimism             -0.005    17.132    
                         clock uncertainty           -0.161    16.971    
    SLICE_X2Y32          FDRE (Setup_fdre_C_CE)      -0.169    16.802    slave_fifo/u16WrCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         16.802    
                         arrival time                         -13.722    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64_clk_wiz_0'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64_clk_wiz_0 rise@15.625ns - clk_64_clk_wiz_0 fall@7.813ns)
  Data Path Delay:        2.966ns  (logic 0.934ns (31.486%)  route 2.032ns (68.514%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 17.137 - 15.625 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 10.755 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         2.291    10.103    slave_fifo/ifclk_out_OBUF
    SLICE_X4Y31          LUT1 (Prop_lut1_I0_O)        0.124    10.227 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.528    10.755    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X4Y32          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDSE (Prop_fdse_C_Q)         0.456    11.211 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=6, routed)           0.798    12.009    slave_fifo/tx_empty
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.150    12.159 r  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=8, routed)           0.870    13.028    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.328    13.356 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.365    13.722    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  slave_fifo/u16WrCounter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=356, routed)         1.511    17.137    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y32          FDRE                                         r  slave_fifo/u16WrCounter_reg[5]/C
                         clock pessimism             -0.005    17.132    
                         clock uncertainty           -0.161    16.971    
    SLICE_X2Y32          FDRE (Setup_fdre_C_CE)      -0.169    16.802    slave_fifo/u16WrCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         16.802    
                         arrival time                         -13.722    
  -------------------------------------------------------------------
                         slack                                  3.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (falling edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (falling edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64_clk_wiz_0 fall@7.813ns - clk_64_clk_wiz_0 fall@7.813ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 8.642 - 7.813 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 8.374 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.554     8.366    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     7.286 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     7.787    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         0.562     8.374    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y34          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.146     8.520 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     8.576    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X9Y34          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.822     8.634    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     7.238 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     7.784    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         0.830     8.642    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y34          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C  (IS_INVERTED)
                         clock pessimism             -0.265     8.377    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.082     8.459    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -8.459    
                         arrival time                           8.576    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64_clk_wiz_0 fall@7.813ns - clk_64_clk_wiz_0 fall@7.813ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 8.667 - 7.813 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 8.398 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.554     8.366    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     7.286 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     7.787    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         0.586     8.398    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y31          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.146     8.544 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     8.600    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X7Y31          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.822     8.634    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     7.238 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     7.784    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         0.855     8.667    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y31          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.266     8.401    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.082     8.483    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -8.483    
                         arrival time                           8.600    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (falling edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (falling edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64_clk_wiz_0 fall@7.813ns - clk_64_clk_wiz_0 fall@7.813ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns = ( 8.668 - 7.813 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 8.399 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.554     8.366    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     7.286 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     7.787    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         0.587     8.399    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y32          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.146     8.545 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     8.601    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X7Y32          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.822     8.634    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     7.238 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     7.784    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         0.856     8.668    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y32          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C  (IS_INVERTED)
                         clock pessimism             -0.266     8.402    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.082     8.484    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -8.484    
                         arrival time                           8.601    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64_clk_wiz_0 fall@7.813ns - clk_64_clk_wiz_0 fall@7.813ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns = ( 8.672 - 7.813 ) 
    Source Clock Delay      (SCD):    0.590ns = ( 8.402 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.554     8.366    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     7.286 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     7.787    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         0.590     8.402    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y37          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.146     8.548 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     8.604    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X5Y37          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.822     8.634    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     7.238 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     7.784    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         0.860     8.672    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y37          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.267     8.405    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.082     8.487    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.487    
                         arrival time                           8.604    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64_clk_wiz_0 rise@0.000ns - clk_64_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=356, routed)         0.560     0.560    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y32          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.756    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X9Y32          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=356, routed)         0.828     0.828    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y32          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.078     0.638    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64_clk_wiz_0 rise@0.000ns - clk_64_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=356, routed)         0.560     0.560    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y32          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.756    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X9Y32          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=356, routed)         0.828     0.828    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y32          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.076     0.636    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (falling edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64_clk_wiz_0 fall@7.813ns - clk_64_clk_wiz_0 fall@7.813ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 8.667 - 7.813 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 8.398 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.554     8.366    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     7.286 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     7.787    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         0.586     8.398    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y31          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.146     8.544 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     8.600    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X7Y31          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.822     8.634    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     7.238 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     7.784    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.813 f  clk_64MHz_buf/O
                         net (fo=356, routed)         0.855     8.667    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y31          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C  (IS_INVERTED)
                         clock pessimism             -0.266     8.401    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.078     8.479    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -8.479    
                         arrival time                           8.600    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64_clk_wiz_0 rise@0.000ns - clk_64_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=356, routed)         0.561     0.561    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y33          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.757    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X9Y33          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=356, routed)         0.829     0.829    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y33          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.076     0.637    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64_clk_wiz_0 rise@0.000ns - clk_64_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=356, routed)         0.560     0.560    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y32          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     0.756    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X9Y32          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=356, routed)         0.828     0.828    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y32          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.075     0.635    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_64_clk_wiz_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64_clk_wiz_0 rise@0.000ns - clk_64_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=356, routed)         0.591     0.591    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y39          FDRE                                         r  slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.787    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X5Y39          FDRE                                         r  slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=356, routed)         0.862     0.862    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y39          FDRE                                         r  slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.075     0.666    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_64_clk_wiz_0
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y6     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y6     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y7     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y7     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.625      13.470     BUFGCTRL_X0Y0   clk_64MHz_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         15.625      14.376     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X7Y35     simdata_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X7Y35     simdata_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X7Y35     simdata_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X7Y36     simdata_reg[8]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X6Y38     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X6Y38     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y39    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y39    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X7Y35     simdata_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X7Y35     simdata_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X7Y35     simdata_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X7Y35     simdata_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X7Y35     simdata_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X7Y35     simdata_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y39    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X6Y38     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y39    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X6Y38     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X11Y39    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X11Y39    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X6Y33     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X7Y33     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X9Y39     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X7Y38     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         38.462      36.307     BUFGCTRL_X0Y1   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       38.462      121.538    PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       36.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_in }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         38.462      36.307     BUFGCTRL_X0Y2  sysclk_buf/I



