V3 8
FL "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab1/list_0204_xor.vhd" 2020/09/17.03:45:10 P.20131013
EN work/my_xor2 1600967078 \
      FL "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab1/list_0204_xor.vhd" \
      PB ieee/std_logic_1164 1381692176
AR work/my_xor2/beh_arch 1600967079 \
      FL "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab1/list_0204_xor.vhd" \
      EN work/my_xor2 1600967078
EN work/not1 1600967080 \
      FL "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab1/list_0204_xor.vhd" \
      PB ieee/std_logic_1164 1381692176
AR work/not1/beh_arch 1600967081 \
      FL "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab1/list_0204_xor.vhd" \
      EN work/not1 1600967080
FL "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab1/list_02_even_all.vhd" 2020/09/17.03:43:58 P.20131013
EN work/even_detector 1600967082 \
      FL "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab1/list_02_even_all.vhd" \
      PB ieee/std_logic_1164 1381692176
AR work/even_detector/str_arch 1600967083 \
      FL "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab1/list_02_even_all.vhd" \
      EN work/even_detector 1600967082 AR work/my_xor2/beh_arch 1600967079 \
      AR work/not1/beh_arch 1600967081
