s1(07Jul2022:15:32:51):  ncverilog /home/caid023/Verilog_pratice/HW3/sim/testfixture1.v /home/caid023/Verilog_pratice/HW3/src/def.v /home/caid023/Verilog_pratice/HW3/src/SET.v +incdir+/home/caid023/Verilog_pratice/HW3/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s2(07Jul2022:16:21:23):  ncverilog /home/caid023/Verilog_pratice/HW3/sim/testfixture1.v /home/caid023/Verilog_pratice/HW3/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/caid023/Verilog_pratice/HW3/syn/SET_syn.sdf" +define+MD4 
s3(07Jul2022:16:21:38):  ncverilog /home/caid023/Verilog_pratice/HW3/sim/testfixture1.v /home/caid023/Verilog_pratice/HW3/src/def.v /home/caid023/Verilog_pratice/HW3/src/SET.v +incdir+/home/caid023/Verilog_pratice/HW3/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD4 
s4(07Jul2022:16:28:49):  ncverilog /home/caid023/Verilog_pratice/HW3/sim/testfixture1.v /home/caid023/Verilog_pratice/HW3/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/caid023/Verilog_pratice/HW3/syn/SET_syn.sdf" +define+MD4 
s5(17Jul2023:13:22:26):  ncverilog /home/YuChengWang/Verilog_pratice/2022_Summer/HW3/sim/testfixture1.v /home/YuChengWang/Verilog_pratice/2022_Summer/HW3/src/def.v /home/YuChengWang/Verilog_pratice/2022_Summer/HW3/src/SET.v +incdir+/home/YuChengWang/Verilog_pratice/2022_Summer/HW3/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s6(17Jul2023:13:42:37):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD0 
s7(17Jul2023:13:44:40):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s8(17Jul2023:13:48:04):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s9(17Jul2023:13:48:15):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s10(17Jul2023:13:51:14):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s11(17Jul2023:13:51:56):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s12(17Jul2023:13:53:54):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s13(17Jul2023:13:54:13):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s14(17Jul2023:14:00:09):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s15(17Jul2023:14:07:08):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s16(17Jul2023:14:10:52):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s17(17Jul2023:14:11:22):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s18(17Jul2023:14:11:35):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s19(17Jul2023:14:11:48):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s20(17Jul2023:14:13:06):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s21(17Jul2023:14:17:40):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s22(17Jul2023:14:18:34):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s23(17Jul2023:14:29:57):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s24(17Jul2023:14:30:26):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s25(17Jul2023:14:31:25):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s26(17Jul2023:14:32:01):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s27(17Jul2023:14:40:11):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s28(17Jul2023:14:55:14):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s29(17Jul2023:14:55:36):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s30(17Jul2023:14:56:08):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s31(17Jul2023:14:56:44):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s32(17Jul2023:14:57:13):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s33(17Jul2023:14:58:25):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s34(17Jul2023:14:58:27):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s35(17Jul2023:14:58:38):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s36(17Jul2023:14:58:57):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s37(17Jul2023:15:05:26):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s38(17Jul2023:15:07:55):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s39(17Jul2023:15:09:10):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s40(17Jul2023:15:11:48):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s41(17Jul2023:15:13:24):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s42(17Jul2023:15:13:45):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s43(17Jul2023:15:13:58):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s44(17Jul2023:15:15:08):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s45(17Jul2023:15:26:21):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s46(17Jul2023:15:27:08):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s47(17Jul2023:15:29:07):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s48(17Jul2023:15:30:50):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s49(17Jul2023:15:33:37):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s50(17Jul2023:15:34:40):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s51(17Jul2023:15:34:56):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s52(17Jul2023:15:40:03):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s53(17Jul2023:15:47:42):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s54(17Jul2023:15:51:08):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s55(17Jul2023:15:51:17):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s56(17Jul2023:15:55:03):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/JengDeChang/icc2015cb_pre/syn/SET_syn.sdf" +define+MD1 
s57(17Jul2023:16:03:54):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s58(17Jul2023:16:05:35):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/JengDeChang/icc2015cb_pre/syn/SET_syn.sdf" +define+MD1 
s59(17Jul2023:16:17:18):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s60(17Jul2023:16:17:48):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s61(17Jul2023:16:19:13):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s62(17Jul2023:16:20:13):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s63(17Jul2023:16:20:59):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s64(17Jul2023:16:21:25):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s65(17Jul2023:16:22:50):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/JengDeChang/icc2015cb_pre/syn/SET_syn.sdf" +define+MD1 
s66(25Jul2023:18:55:58):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/src/def.v /home/JengDeChang/icc2015cb_pre/src/SET.v +incdir+/home/JengDeChang/icc2015cb_pre/src +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+MD1 
s67(25Jul2023:19:00:30):  ncverilog /home/JengDeChang/icc2015cb_pre/sim/testfixture1.v /home/JengDeChang/icc2015cb_pre/syn/SET_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="SET.fsdb" +define+SDF +define+SDFFILE="/home/JengDeChang/icc2015cb_pre/syn/SET_syn.sdf" +define+MD1 
