
---------- Begin Simulation Statistics ----------
final_tick                                81796244000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 130106                       # Simulator instruction rate (inst/s)
host_mem_usage                                 734924                       # Number of bytes of host memory used
host_op_rate                                   130366                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   768.61                       # Real time elapsed on the host
host_tick_rate                              106421575                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100200384                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081796                       # Number of seconds simulated
sim_ticks                                 81796244000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100200384                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.635925                       # CPI: cycles per instruction
system.cpu.discardedOps                        213143                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        31259531                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.611275                       # IPC: instructions per cycle
system.cpu.numCycles                        163592488                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                47349883     47.26%     47.26% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20682      0.02%     47.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::MemRead               41786327     41.70%     88.98% # Class of committed instruction
system.cpu.op_class_0::MemWrite              11043491     11.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100200384                       # Class of committed instruction
system.cpu.tickCycles                       132332957                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114754                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        295378                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       687465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          469                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1376402                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            469                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              52885                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68680                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46069                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127744                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127744                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52885                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       476007                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 476007                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     15955776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                15955776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180629                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180629    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180629                       # Request fanout histogram
system.membus.reqLayer0.occupancy           606136500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          971238750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  81796244000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            400504                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       701094                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          228                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          101361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288433                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       399828                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1580                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2063759                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2065339                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        57856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     84523200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               84581056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          115218                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4395520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           804155                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000622                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024928                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 803655     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    500      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             804155                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1320843000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1032394494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  81796244000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               508283                       # number of demand (read+write) hits
system.l2.demand_hits::total                   508302                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  19                       # number of overall hits
system.l2.overall_hits::.cpu.data              508283                       # number of overall hits
system.l2.overall_hits::total                  508302                       # number of overall hits
system.l2.demand_misses::.cpu.inst                657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             179978                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180635                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               657                       # number of overall misses
system.l2.overall_misses::.cpu.data            179978                       # number of overall misses
system.l2.overall_misses::total                180635                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51678500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14840763000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14892441500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51678500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14840763000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14892441500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           688261                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               688937                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          688261                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              688937                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.971893                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.261497                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.262194                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.971893                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.261497                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.262194                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78658.295282                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82458.761626                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82444.938689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78658.295282                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82458.761626                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82444.938689                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68680                       # number of writebacks
system.l2.writebacks::total                     68680                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        179972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180629                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       179972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180629                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45108500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13040635500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13085744000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45108500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13040635500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13085744000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.971893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.261488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.262185                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.971893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.261488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.262185                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68658.295282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72459.246438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72445.421278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68658.295282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72459.246438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72445.421278                       # average overall mshr miss latency
system.l2.replacements                         115218                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       632414                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           632414                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       632414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       632414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          224                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              224                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          224                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          224                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            160689                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                160689                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127744                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127744                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10823934000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10823934000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        288433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.442890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.442890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84731.447270                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84731.447270                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127744                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127744                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9546494000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9546494000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.442890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.442890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74731.447270                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74731.447270                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51678500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51678500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.971893                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971893                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78658.295282                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78658.295282                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45108500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45108500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.971893                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971893                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68658.295282                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68658.295282                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        347594                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            347594                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4016829000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4016829000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       399828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        399828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.130641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.130641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76900.658575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76900.658575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3494141500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3494141500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.130626                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.130626                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66901.690664                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66901.690664                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  81796244000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63174.531882                       # Cycle average of tags in use
system.l2.tags.total_refs                     1376365                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180754                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.614576                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.906344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       119.453276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63005.172262                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.961383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963967                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4773                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        60736                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11191722                       # Number of tag accesses
system.l2.tags.data_accesses                 11191722                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81796244000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples     68680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    179955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005090220750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4116                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4116                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              444363                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64656                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180629                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68680                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180629                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68680                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.46                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180629                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68680                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  122361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.879009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.077715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.056280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3861     93.80%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          254      6.17%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4116                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.681001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.653287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.976785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2741     66.59%     66.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.32%     66.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1312     31.88%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               40      0.97%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.10%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4116                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11560256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4395520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    141.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   81780932000                       # Total gap between requests
system.mem_ctrls.avgGap                     328030.40                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11517120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4394176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 514057.833755789557                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 140802553.232150852680                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 53720999.707517132163                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          657                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       179972                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        68680                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18190000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5618409750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1909837062250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27686.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31218.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  27807761.54                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11518208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11560256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4395520                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4395520                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          657                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       179972                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         180629                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        68680                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         68680                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       514058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    140815855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        141329912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       514058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       514058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     53737431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        53737431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     53737431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       514058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    140815855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       195067343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               180612                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               68659                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11223                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4354                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4369                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4345                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4224                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2250124750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             903060000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5636599750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12458.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31208.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              131826                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              51522                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           75.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        65923                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   241.999666                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   134.176859                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   295.118057                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        38486     58.38%     58.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8728     13.24%     71.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1585      2.40%     74.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1194      1.81%     75.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9014     13.67%     89.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          837      1.27%     90.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          365      0.55%     91.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          444      0.67%     92.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5270      7.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        65923                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11559168                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4394176                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              141.316611                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               53.721000                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.52                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy       236319720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       125606910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      642878460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     178158600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6456793200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18854221740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  15532518720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42026497350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   513.794953                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  40186635750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2731300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38878308250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy       234370500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       124570875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      646691220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     180241380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6456793200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19674142230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14842059360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   42158868765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   515.413260                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  38382551000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2731300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40682393000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  81796244000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  81796244000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     10458856                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10458856                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10458856                       # number of overall hits
system.cpu.icache.overall_hits::total        10458856                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53571500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53571500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53571500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53571500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10459532                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10459532                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10459532                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10459532                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000065                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000065                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79247.781065                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79247.781065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79247.781065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79247.781065                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          228                       # number of writebacks
system.cpu.icache.writebacks::total               228                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52895500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52895500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52895500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52895500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78247.781065                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78247.781065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78247.781065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78247.781065                       # average overall mshr miss latency
system.cpu.icache.replacements                    228                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10458856                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10458856                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53571500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53571500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10459532                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10459532                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79247.781065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79247.781065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52895500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52895500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78247.781065                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78247.781065                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  81796244000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           382.494900                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10459532                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15472.680473                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   382.494900                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.747060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.747060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          342                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20919740                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20919740                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81796244000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100200384                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81796244000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81796244000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50496150                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50496150                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50496656                       # number of overall hits
system.cpu.dcache.overall_hits::total        50496656                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       742732                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         742732                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       750639                       # number of overall misses
system.cpu.dcache.overall_misses::total        750639                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22805863998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22805863998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22805863998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22805863998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     51238882                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51238882                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     51247295                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51247295                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014495                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014495                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014647                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014647                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30705.374210                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30705.374210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30381.933257                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30381.933257                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       193792                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3994                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.520781                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       632414                       # number of writebacks
system.cpu.dcache.writebacks::total            632414                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62376                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62376                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62376                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62376                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       680356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       680356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       688260                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       688260                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20554150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20554150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21214186499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21214186499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013278                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013278                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013430                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30210.874895                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30210.874895                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30822.925201                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30822.925201                       # average overall mshr miss latency
system.cpu.dcache.replacements                 687237                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     39804056                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        39804056                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       392599                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        392599                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8028951500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8028951500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     40196655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     40196655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009767                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009767                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20450.769105                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20450.769105                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          676                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          676                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       391923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       391923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7609089500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7609089500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009750                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009750                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19414.756215                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19414.756215                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10692094                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10692094                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       350133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       350133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14776912498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14776912498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     11042227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11042227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031709                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031709                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42203.712584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42203.712584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61700                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61700                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       288433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12945060500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12945060500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44880.649926                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44880.649926                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7907                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7907                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939855                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939855                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7904                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7904                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    660036499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    660036499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939498                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939498                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83506.642080                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83506.642080                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           62                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           62                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.015873                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015873                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.015873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           63                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           63                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  81796244000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.301293                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51185042                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            688261                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.368651                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.301293                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         103183103                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        103183103                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81796244000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  81796244000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4449726                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3674313                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88623                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2136310                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2133859                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.885269                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   76334                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             529                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                274                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              255                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            43656488                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           42519550                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11121781                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81796244000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81796244000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
