

================================================================
== Vitis HLS Report for 'hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2'
================================================================
* Date:           Sun Dec 17 06:37:59 2023

* Version:        2020.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hyst
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262149|   262149|  0.874 ms|  0.874 ms|  262149|  262149|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_27_1_VITIS_LOOP_28_2  |   262147|   262147|         5|          1|          1|  262144|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1380|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      104|     -|
|Register             |        -|      -|     2310|      128|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     2310|     1612|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln27_fu_175_p2                |         +|   0|  0|   26|          19|           1|
    |add_ln28_fu_214_p2                |         +|   0|  0|   17|          10|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_block_state5_io                |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op38_read_state2     |       and|   0|  0|    2|           1|           1|
    |icmp_ln27_fu_169_p2               |      icmp|   0|  0|   14|          19|          20|
    |icmp_ln28_fu_184_p2               |      icmp|   0|  0|   11|          10|          11|
    |icmp_ln35_fu_202_p2               |      icmp|   0|  0|   10|           6|           1|
    |icmp_ln40_fu_265_p2               |      icmp|   0|  0|   11|           8|           6|
    |icmp_ln46_fu_208_p2               |      icmp|   0|  0|   10|           6|           2|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |select_ln27_1_fu_284_p3           |    select|   0|  0|  418|           1|           1|
    |select_ln27_2_fu_239_p3           |    select|   0|  0|  423|           1|           1|
    |select_ln27_fu_190_p3             |    select|   0|  0|   10|           1|           1|
    |select_ln46_fu_312_p3             |    select|   0|  0|  418|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1380|          88|          53|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4               |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_132_p4        |  14|          3|  512|       1536|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   19|         38|
    |ap_sig_allocacmp_xi_load              |   9|          2|   10|         20|
    |gmem0_blk_n_R                         |   9|          2|    1|          2|
    |gmem1_blk_n_W                         |   9|          2|    1|          2|
    |indvar_flatten_fu_100                 |   9|          2|   19|         38|
    |phi_ln46_fu_92                        |   9|          2|  497|        994|
    |shiftreg9_fu_88                       |   9|          2|  504|       1008|
    |xi_fu_96                              |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 104|         23| 1575|       3662|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |gmem0_addr_read_reg_396           |  512|   0|  512|          0|
    |icmp_ln27_reg_377                 |    1|   0|    1|          0|
    |icmp_ln28_reg_381                 |    1|   0|    1|          0|
    |icmp_ln35_reg_387                 |    1|   0|    1|          0|
    |icmp_ln40_reg_401                 |    1|   0|    1|          0|
    |icmp_ln40_reg_401_pp0_iter3_reg   |    1|   0|    1|          0|
    |icmp_ln46_reg_391                 |    1|   0|    1|          0|
    |indvar_flatten_fu_100             |   19|   0|   19|          0|
    |phi_ln46_fu_92                    |  497|   0|  497|          0|
    |select_ln27_1_reg_412             |  497|   0|  497|          0|
    |shiftreg9_fu_88                   |  504|   0|  504|          0|
    |xi_fu_96                          |   10|   0|   10|          0|
    |icmp_ln27_reg_377                 |   64|  32|    1|          0|
    |icmp_ln28_reg_381                 |   64|  32|    1|          0|
    |icmp_ln35_reg_387                 |   64|  32|    1|          0|
    |icmp_ln46_reg_391                 |   64|  32|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 2310| 128| 2058|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  512|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   64|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  512|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                          gmem0|       pointer|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|  512|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|   64|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|  512|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                          gmem1|       pointer|
|sext_ln27_1           |   in|   58|     ap_none|                                    sext_ln27_1|        scalar|
|sext_ln27             |   in|   58|     ap_none|                                      sext_ln27|        scalar|
+----------------------+-----+-----+------------+-----------------------------------------------+--------------+

