cocci_test_suite() {
	struct mlx5_core_dev *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 986 */;
	struct mlx5_flow_table *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 985 */;
	struct mlx5dr_table *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 965 */;
	enum mlx5dr_action_type cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 945 */;
	struct mlx5dr_action *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 944 */;
	u64 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 828 */[REWRITE_HW_ACTION_NUM];
	struct mlx5_ifc_l2_hdr_bits *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 827 */;
	struct mlx5dr_cmd_query_flow_table_details cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 688 */;
	struct dr_action_apply_attr cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 648 */;
	u8 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 645 */[DR_ACTION_TYP_MAX];
	struct mlx5dr_domain_rx_tx *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 642 */;
	struct mlx5dr_action *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 637 */[];
	struct mlx5dr_matcher_rx_tx *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 636 */;
	struct mlx5dr_matcher *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 635 */;
	enum dr_action_domain{DR_ACTION_DOMAIN_NIC_INGRESS, DR_ACTION_DOMAIN_NIC_EGRESS, DR_ACTION_DOMAIN_FDB_INGRESS, DR_ACTION_DOMAIN_FDB_EGRESS, DR_ACTION_DOMAIN_MAX,} cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 6 */;
	u64 *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 594 */;
	u32 *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 579 */;
	enum mlx5dr_ste_entry_type cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 559 */;
	enum mlx5dr_domain_type cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 558 */;
	enum dr_action_domain cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 557 */;
	struct dr_action_apply_attr *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 540 */;
	void cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 536 */;
	u8 **cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 397 */;
	enum mlx5dr_action_type *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 375 */;
	enum mlx5dr_action_reformat_type cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 374 */;
	struct dr_action_apply_attr {
		u32 modify_index;
		u16 modify_actions;
		u32 decap_index;
		u16 decap_actions;
		u8 decap_with_vlan:1;
		u64 final_icm_addr;
		u32 flow_tag;
		u32 ctr_id;
		u16 gvmi;
		u16 hit_gvmi;
		u32 reformat_id;
		u32 reformat_size;
		struct dr_action_vlan_info vlans;
	} cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 357 */;
	struct dr_action_vlan_info {
		int count;
		u32 headers[MAX_VLANS];
	} cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 352 */;
	const enum dr_action_valid_state cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 25 */[DR_ACTION_DOMAIN_MAX][DR_ACTION_STATE_MAX][DR_ACTION_TYP_MAX];
	const struct dr_action_modify_field_conv cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 229 */[];
	struct dr_action_modify_field_conv {
		u16 hw_field;
		u8 start;
		u8 end;
		u8 l3_type;
		u8 l4_type;
	} cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 221 */;
	struct mlx5dr_cmd_vport_cap *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1522 */;
	u8 *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1458 */;
	bool cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1424 */;
	__be64 *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1423 */;
	u32 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1420 */;
	struct mlx5dr_icm_chunk *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1419 */;
	__be64 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1416 */[];
	size_t cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1415 */;
	struct mlx5dr_domain *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1414 */;
	int cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1414 */;
	enum dr_action_valid_state{DR_ACTION_STATE_ERR, DR_ACTION_STATE_NO_ACTION, DR_ACTION_STATE_REFORMAT, DR_ACTION_STATE_MODIFY_HDR, DR_ACTION_STATE_MODIFY_VLAN, DR_ACTION_STATE_NON_TERM, DR_ACTION_STATE_TERM, DR_ACTION_STATE_MAX,} cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 14 */;
	__be64 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1350 */;
	bool *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1342 */;
	const u64 *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1329 */;
	u8 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1290 */;
	u16 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1289 */;
	const __be64 *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1287 */;
	const struct dr_action_modify_field_conv **cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1219 */;
	const struct dr_action_modify_field_conv *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1197 */;
	__be32 cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1131 */;
	enum mlx5_reformat_ctx_type cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1077 */;
	void *cocci_id/* drivers/net/ethernet/mellanox/mlx5/core/steering/dr_action.c 1067 */;
}
