# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level2.v" \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/FPGA/adder.v" \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/imports/new/dreg.v" \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/FPGA/imem.v" \

sv xil_defaultlib  \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/imports/new/BSI_Adder_Top.v" \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level1.sv" \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/imports/new/BSI_Memory_Module.sv" \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/imports/new/bsi_mem_output_side.sv" \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/new/carry_lookahead_adder.v" \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/imports/new/enable_decoder.sv" \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/imports/new/enable_generator.sv" \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/new/full_adder.sv" \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/imports/new/input_buffer.sv" \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/imports/new/output_buffer.sv" \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/imports/new/output_mem_to_R0.sv" \
"../../../../Carry_Lookahead_Adder.srcs/sim_1/new/cla_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
