{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510789880397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510789880398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 18:51:20 2017 " "Processing started: Wed Nov 15 18:51:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510789880398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510789880398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510789880398 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510789881718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/g07_stack52.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/g07_stack52.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_stack52 " "Found entity 1: g07_stack52" {  } { { "../Lab3/g07_stack52.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab3/g07_stack52.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789881837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510789881837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab2/g07_randu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab2/g07_randu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_RANDU-g07_RANDU_arch " "Found design unit 1: g07_RANDU-g07_RANDU_arch" {  } { { "../Lab2/g07_RANDU.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_RANDU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789882699 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_RANDU " "Found entity 1: g07_RANDU" {  } { { "../Lab2/g07_RANDU.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_RANDU.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789882699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510789882699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_rules-g07_rules_arch " "Found design unit 1: g07_rules-g07_rules_arch" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789882706 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_rules " "Found entity 1: g07_rules" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789882706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510789882706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_card_values.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_card_values.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_card_values-SYN " "Found design unit 1: add_card_values-SYN" {  } { { "add_card_values.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/add_card_values.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789882710 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_card_values " "Found entity 1: add_card_values" {  } { { "add_card_values.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/add_card_values.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789882710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510789882710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modn-SYN " "Found design unit 1: modn-SYN" {  } { { "modN.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/modN.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789882714 ""} { "Info" "ISGN_ENTITY_NAME" "1 modN " "Found entity 1: modN" {  } { { "modN.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/modN.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789882714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510789882714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_dealer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_dealer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_dealer_FSM-g07_dealer_FSM_arch " "Found design unit 1: g07_dealer_FSM-g07_dealer_FSM_arch" {  } { { "g07_dealer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_dealer_FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789882722 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_dealer_FSM " "Found entity 1: g07_dealer_FSM" {  } { { "g07_dealer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_dealer_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789882722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510789882722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_dealer_testbed.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_dealer_testbed.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_dealer_testbed " "Found entity 1: g07_dealer_testbed" {  } { { "g07_dealer_testbed.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab4/g07_dealer_testbed.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789882725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510789882725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_divide0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Found design unit 1: lpm_divide0-SYN" {  } { { "../Lab3/lpm_divide0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_divide0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789882728 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Found entity 1: lpm_divide0" {  } { { "../Lab3/lpm_divide0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_divide0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789882728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510789882728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g07_rules " "Elaborating entity \"g07_rules\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510789882877 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_card_suit g07_rules.vhd(29) " "Verilog HDL or VHDL warning at g07_rules.vhd(29): object \"new_card_suit\" assigned a value but never read" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510789882908 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(52) " "VHDL Process Statement warning at g07_rules.vhd(52): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510789882912 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(54) " "VHDL Process Statement warning at g07_rules.vhd(54): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510789882912 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_sum_int g07_rules.vhd(60) " "VHDL Process Statement warning at g07_rules.vhd(60): signal \"old_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510789882912 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(60) " "VHDL Process Statement warning at g07_rules.vhd(60): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510789882913 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_sum_int g07_rules.vhd(64) " "VHDL Process Statement warning at g07_rules.vhd(64): signal \"new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510789882913 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(66) " "VHDL Process Statement warning at g07_rules.vhd(66): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510789882913 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_sum_int g07_rules.vhd(66) " "VHDL Process Statement warning at g07_rules.vhd(66): signal \"old_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510789882913 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_sum_int g07_rules.vhd(67) " "VHDL Process Statement warning at g07_rules.vhd(67): signal \"new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510789882913 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(70) " "VHDL Process Statement warning at g07_rules.vhd(70): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510789882913 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_sum_int g07_rules.vhd(71) " "VHDL Process Statement warning at g07_rules.vhd(71): signal \"new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510789882913 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace g07_rules.vhd(74) " "VHDL Process Statement warning at g07_rules.vhd(74): signal \"ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510789882913 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_sum_int g07_rules.vhd(75) " "VHDL Process Statement warning at g07_rules.vhd(75): signal \"new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510789882913 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace g07_rules.vhd(85) " "VHDL Process Statement warning at g07_rules.vhd(85): signal \"ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510789882914 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_sum_int g07_rules.vhd(85) " "VHDL Process Statement warning at g07_rules.vhd(85): signal \"new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510789882914 "|g07_rules"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_sum_int g07_rules.vhd(45) " "VHDL Process Statement warning at g07_rules.vhd(45): inferring latch(es) for signal or variable \"new_sum_int\", which holds its previous value in one or more paths through the process" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510789882914 "|g07_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_sum_int\[0\] g07_rules.vhd(45) " "Inferred latch for \"new_sum_int\[0\]\" at g07_rules.vhd(45)" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510789882916 "|g07_rules"}
{ "Warning" "WSGN_SEARCH_FILE" "g07_modulo_13.bdf 1 1 " "Using design file g07_modulo_13.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 g07_Modulo_13 " "Found entity 1: g07_Modulo_13" {  } { { "g07_modulo_13.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab4/g07_modulo_13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789883102 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1510789883102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_Modulo_13 g07_Modulo_13:u1 " "Elaborating entity \"g07_Modulo_13\" for hierarchy \"g07_Modulo_13:u1\"" {  } { { "g07_rules.vhd" "u1" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510789883104 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g07_adder.bdf 1 1 " "Using design file g07_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 g07_adder " "Found entity 1: g07_adder" {  } { { "g07_adder.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab4/g07_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789883160 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1510789883160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_adder g07_Modulo_13:u1\|g07_adder:inst5 " "Elaborating entity \"g07_adder\" for hierarchy \"g07_Modulo_13:u1\|g07_adder:inst5\"" {  } { { "g07_modulo_13.bdf" "inst5" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab4/g07_modulo_13.bdf" { { 432 1088 1216 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510789883162 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g07_fulladder.bdf 1 1 " "Using design file g07_fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 g07_fullAdder " "Found entity 1: g07_fullAdder" {  } { { "g07_fulladder.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab4/g07_fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510789883200 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1510789883200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_fullAdder g07_Modulo_13:u1\|g07_adder:inst5\|g07_fullAdder:inst7 " "Elaborating entity \"g07_fullAdder\" for hierarchy \"g07_Modulo_13:u1\|g07_adder:inst5\|g07_fullAdder:inst7\"" {  } { { "g07_adder.bdf" "inst7" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab4/g07_adder.bdf" { { 56 1480 1576 152 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510789883202 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510789885794 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510789885794 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510789886278 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510789886278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510789886278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510789886278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510789886319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 18:51:26 2017 " "Processing ended: Wed Nov 15 18:51:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510789886319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510789886319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510789886319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510789886319 ""}
