Analysis & Synthesis report for CS305_Project_Flappy
Thu May 25 08:45:45 2023
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu May 25 08:45:45 2023           ;
; Quartus II 64-Bit Version   ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name               ; CS305_Project_Flappy                        ;
; Top-level Entity Name       ; CS305_Project_Flappy                        ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                          ; Setting              ; Default Value        ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                          ; 5CEBA4F23C7          ;                      ;
; Top-level entity name                                                           ; CS305_Project_Flappy ; CS305_Project_Flappy ;
; Family name                                                                     ; Cyclone V            ; Cyclone IV GX        ;
; Type of Retiming Performed During Resynthesis                                   ; Full                 ;                      ;
; Resynthesis Optimization Effort                                                 ; Normal               ;                      ;
; Physical Synthesis Level for Resynthesis                                        ; Normal               ;                      ;
; Use Generated Physical Constraints File                                         ; On                   ;                      ;
; Use smart compilation                                                           ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                   ; On                   ;
; Enable compact report table                                                     ; Off                  ; Off                  ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                  ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                  ;
; Preserve fewer node names                                                       ; On                   ; On                   ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                  ; Off                  ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                        ; Auto                 ; Auto                 ;
; Safe State Machine                                                              ; Off                  ; Off                  ;
; Extract Verilog State Machines                                                  ; On                   ; On                   ;
; Extract VHDL State Machines                                                     ; On                   ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                   ;
; Parallel Synthesis                                                              ; On                   ; On                   ;
; DSP Block Balancing                                                             ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                   ; On                   ;
; Power-Up Don't Care                                                             ; On                   ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                      ; On                   ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                  ;
; Optimization Technique                                                          ; Balanced             ; Balanced             ;
; Carry Chain Length                                                              ; 70                   ; 70                   ;
; Auto Carry Chains                                                               ; On                   ; On                   ;
; Auto Open-Drain Pins                                                            ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                  ;
; Auto ROM Replacement                                                            ; On                   ; On                   ;
; Auto RAM Replacement                                                            ; On                   ; On                   ;
; Auto DSP Block Replacement                                                      ; On                   ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                   ;
; Strict RAM Replacement                                                          ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                           ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                   ; On                   ;
; Report Parameter Settings                                                       ; On                   ; On                   ;
; Report Source Assignments                                                       ; On                   ; On                   ;
; Report Connectivity Checks                                                      ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                    ;
; PowerPlay Power Optimization                                                    ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                               ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                  ;
; Clock MUX Protection                                                            ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                  ;
; Block Design Naming                                                             ; Auto                 ; Auto                 ;
; SDC constraint protection                                                       ; Off                  ; Off                  ;
; Synthesis Effort                                                                ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                   ;
; Synthesis Seed                                                                  ; 1                    ; 1                    ;
; Automatic Parallel Synthesis                                                    ; Off                  ; Off                  ;
+---------------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Thu May 25 08:45:44 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CS305_Project_Flappy -c CS305_Project_Flappy
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file bcd_counter.vhd
    Info (12022): Found design unit 1: BCD_counter-behaviour
    Info (12023): Found entity 1: BCD_counter
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a
    Info (12023): Found entity 1: VGA_SYNC
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/two_digit_counter.vhd
    Info (12022): Found design unit 1: Two_Digit_Counter-behaviour
    Info (12023): Found entity 1: Two_Digit_Counter
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/test_test_vga_sync.vhd
    Info (12022): Found design unit 1: test_test_vga_sync-test
    Info (12023): Found entity 1: test_test_vga_sync
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/test_sprite_printer.vhd
    Info (12022): Found design unit 1: test_sprite_printer-a1
    Info (12023): Found entity 1: test_sprite_printer
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/test_score_counter.vhd
    Info (12022): Found design unit 1: test_score_counter-a1
    Info (12023): Found entity 1: test_score_counter
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/sprite_printer.vhd
    Info (12022): Found design unit 1: SPRITE_PRINTER-a
    Info (12023): Found entity 1: SPRITE_PRINTER
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/score_counter.vhd
    Info (12022): Found design unit 1: Score_Counter-a1
    Info (12023): Found entity 1: Score_Counter
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/psudo_gen.vhd
    Info (12022): Found design unit 1: Psudo_Gen-Behaviour
    Info (12023): Found entity 1: Psudo_Gen
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/project_flappy_v1.vhd
    Info (12022): Found design unit 1: Project_Flappy_V1-game
    Info (12023): Found entity 1: Project_Flappy_V1
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/pipes_v2.vhd
    Info (12022): Found design unit 1: Pipes_V2-behaviour
    Info (12023): Found entity 1: Pipes_V2
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/pipe_difficulty.vhd
    Info (12022): Found design unit 1: pipe_difficulty-Behaviour
    Info (12023): Found entity 1: pipe_difficulty
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/move_mouse.vhd
    Info (12022): Found design unit 1: move_mouse-behavior
    Info (12023): Found entity 1: move_mouse
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior
    Info (12023): Found entity 1: MOUSE
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/four_bit_counter.vhd
    Info (12022): Found design unit 1: Four_bit_Counter-behaviour
    Info (12023): Found entity 1: Four_bit_Counter
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/div.vhd
    Info (12022): Found design unit 1: Div-behaviour
    Info (12023): Found entity 1: Div
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN
    Info (12023): Found entity 1: char_rom
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/bouncy_ball.vhd
    Info (12022): Found design unit 1: bouncy_ball-behavior
    Info (12023): Found entity 1: bouncy_ball
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1/bcd_to_7seg.vhd
    Info (12022): Found design unit 1: BCD_to_7Seg-arc1
    Info (12023): Found entity 1: BCD_to_7Seg
Error (12007): Top-level design entity "CS305_Project_Flappy" is undefined
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings
    Error: Peak virtual memory: 4681 megabytes
    Error: Processing ended: Thu May 25 08:45:45 2023
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


