Analysis & Synthesis report for Sythesis_Caculator25_12_12
Thu Jan 01 17:55:01 2026
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: 4BitFullSubtractor:inst12|74283:inst2
 12. Parameter Settings for Inferred Entity Instance: bcd_multiplier:inst22|lpm_mult:Mult0
 13. Parameter Settings for Inferred Entity Instance: bcd_multiplier:inst22|lpm_divide:Mod1
 14. Parameter Settings for Inferred Entity Instance: bcd_multiplier:inst22|lpm_divide:Div1
 15. Parameter Settings for Inferred Entity Instance: bcd_multiplier:inst22|lpm_divide:Mod0
 16. Parameter Settings for Inferred Entity Instance: bcd_multiplier:inst22|lpm_divide:Div0
 17. lpm_mult Parameter Settings by Entity Instance
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 01 17:55:01 2026        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Sythesis_Caculator25_12_12                   ;
; Top-level Entity Name              ; Sythesis_Caculator2                          ;
; Family                             ; Cyclone IV E                                 ;
; Total logic elements               ; 328                                          ;
;     Total combinational functions  ; 328                                          ;
;     Dedicated logic registers      ; 29                                           ;
; Total registers                    ; 29                                           ;
; Total pins                         ; 22                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+----------------------------------------------------------------------------+---------------------+----------------------------+
; Option                                                                     ; Setting             ; Default Value              ;
+----------------------------------------------------------------------------+---------------------+----------------------------+
; Device                                                                     ; EP4CE6F17C8         ;                            ;
; Top-level entity name                                                      ; Sythesis_Caculator2 ; Sythesis_Caculator25_12_12 ;
; Family name                                                                ; Cyclone IV E        ; Stratix II                 ;
; Use Generated Physical Constraints File                                    ; Off                 ;                            ;
; Use smart compilation                                                      ; Off                 ; Off                        ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                         ;
; Enable compact report table                                                ; Off                 ; Off                        ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                       ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                        ;
; Preserve fewer node names                                                  ; On                  ; On                         ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                        ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001               ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993                  ;
; State Machine Processing                                                   ; Auto                ; Auto                       ;
; Safe State Machine                                                         ; Off                 ; Off                        ;
; Extract Verilog State Machines                                             ; On                  ; On                         ;
; Extract VHDL State Machines                                                ; On                  ; On                         ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                        ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                       ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                        ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                         ;
; Parallel Synthesis                                                         ; On                  ; On                         ;
; DSP Block Balancing                                                        ; Auto                ; Auto                       ;
; NOT Gate Push-Back                                                         ; On                  ; On                         ;
; Power-Up Don't Care                                                        ; On                  ; On                         ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                        ;
; Remove Duplicate Registers                                                 ; On                  ; On                         ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                        ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                        ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                        ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                        ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                        ;
; Ignore SOFT Buffers                                                        ; On                  ; On                         ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                        ;
; Optimization Technique                                                     ; Balanced            ; Balanced                   ;
; Carry Chain Length                                                         ; 70                  ; 70                         ;
; Auto Carry Chains                                                          ; On                  ; On                         ;
; Auto Open-Drain Pins                                                       ; On                  ; On                         ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                        ;
; Auto ROM Replacement                                                       ; On                  ; On                         ;
; Auto RAM Replacement                                                       ; On                  ; On                         ;
; Auto DSP Block Replacement                                                 ; On                  ; On                         ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                       ;
; Auto Clock Enable Replacement                                              ; On                  ; On                         ;
; Strict RAM Replacement                                                     ; Off                 ; Off                        ;
; Allow Synchronous Control Signals                                          ; On                  ; On                         ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                        ;
; Auto RAM Block Balancing                                                   ; On                  ; On                         ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                        ;
; Auto Resource Sharing                                                      ; Off                 ; Off                        ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                        ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                        ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                        ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                         ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                        ;
; Timing-Driven Synthesis                                                    ; On                  ; On                         ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                  ; On                         ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                        ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                          ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation         ;
; HDL message level                                                          ; Level2              ; Level2                     ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                        ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                       ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                        ;
; Clock MUX Protection                                                       ; On                  ; On                         ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                        ;
; Block Design Naming                                                        ; Auto                ; Auto                       ;
; SDC constraint protection                                                  ; Off                 ; Off                        ;
; Synthesis Effort                                                           ; Auto                ; Auto                       ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                         ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium                     ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                       ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                         ;
+----------------------------------------------------------------------------+---------------------+----------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+--------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                          ;
+--------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+
; ../BCD_Calculator25_11_11/1BitFullAdder.bdf      ; yes             ; User Block Diagram/Schematic File  ; E:/Quartus_FPGA/BCD_Calculator25_11_11/1BitFullAdder.bdf              ;
; ../BCD_Calculator25_11_11/1BitHalfAdder.bdf      ; yes             ; User Block Diagram/Schematic File  ; E:/Quartus_FPGA/BCD_Calculator25_11_11/1BitHalfAdder.bdf              ;
; ../BCD_Calculator25_11_11/4BitFullAdder.bdf      ; yes             ; User Block Diagram/Schematic File  ; E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullAdder.bdf              ;
; ../BCD_Calculator25_11_11/4BitFullAdderUltra.bdf ; yes             ; User Block Diagram/Schematic File  ; E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullAdderUltra.bdf         ;
; ../BCD_Calculator25_11_11/4BitFullSubtractor.bdf ; yes             ; User Block Diagram/Schematic File  ; E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullSubtractor.bdf         ;
; ../BCD_Calculator25_11_11/BCD_Calculator.bdf     ; yes             ; User Block Diagram/Schematic File  ; E:/Quartus_FPGA/BCD_Calculator25_11_11/BCD_Calculator.bdf             ;
; bcd_multiple.vhd                                 ; yes             ; User VHDL File                     ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd           ;
; 4bitreg_lock.vhd                                 ; yes             ; User VHDL File                     ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd           ;
; 8bitreg_lock.vhd                                 ; yes             ; User VHDL File                     ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd           ;
; op_sel.v                                         ; yes             ; User Verilog HDL File              ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/op_sel.v                   ;
; delay4.v                                         ; yes             ; User Verilog HDL File              ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/delay4.v                   ;
; Sythesis_Caculator2.bdf                          ; yes             ; User Block Diagram/Schematic File  ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Sythesis_Caculator2.bdf    ;
; 74283.tdf                                        ; yes             ; Megafunction                       ; e:/altera91sp2/quartus/libraries/others/maxplus2/74283.tdf            ;
; f74283.bdf                                       ; yes             ; Megafunction                       ; e:/altera91sp2/quartus/libraries/others/maxplus2/f74283.bdf           ;
; lpm_mult.tdf                                     ; yes             ; Megafunction                       ; e:/altera91sp2/quartus/libraries/megafunctions/lpm_mult.tdf           ;
; db/mult_j8t.tdf                                  ; yes             ; Auto-Generated Megafunction        ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/mult_j8t.tdf            ;
; lpm_divide.tdf                                   ; yes             ; Megafunction                       ; e:/altera91sp2/quartus/libraries/megafunctions/lpm_divide.tdf         ;
; db/lpm_divide_q9m.tdf                            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/lpm_divide_q9m.tdf      ;
; db/sign_div_unsign_fkh.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/sign_div_unsign_fkh.tdf ;
; db/alt_u_div_93f.tdf                             ; yes             ; Auto-Generated Megafunction        ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/alt_u_div_93f.tdf       ;
; db/add_sub_unc.tdf                               ; yes             ; Auto-Generated Megafunction        ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/add_sub_unc.tdf         ;
; db/add_sub_vnc.tdf                               ; yes             ; Auto-Generated Megafunction        ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/add_sub_vnc.tdf         ;
; db/lpm_divide_jhm.tdf                            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/lpm_divide_jhm.tdf      ;
; db/sign_div_unsign_bkh.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/sign_div_unsign_bkh.tdf ;
; db/alt_u_div_13f.tdf                             ; yes             ; Auto-Generated Megafunction        ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/alt_u_div_13f.tdf       ;
; db/lpm_divide_mhm.tdf                            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/lpm_divide_mhm.tdf      ;
; db/sign_div_unsign_ekh.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/sign_div_unsign_ekh.tdf ;
; db/alt_u_div_73f.tdf                             ; yes             ; Auto-Generated Megafunction        ; E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/alt_u_div_73f.tdf       ;
+--------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 328         ;
;                                             ;             ;
; Total combinational functions               ; 328         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 91          ;
;     -- 3 input functions                    ; 98          ;
;     -- <=2 input functions                  ; 139         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 248         ;
;     -- arithmetic mode                      ; 80          ;
;                                             ;             ;
; Total registers                             ; 29          ;
;     -- Dedicated logic registers            ; 29          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 22          ;
; Maximum fan-out node                        ; CLEAR~input ;
; Maximum fan-out                             ; 39          ;
; Total fan-out                               ; 1026        ;
; Average fan-out                             ; 2.56        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Sythesis_Caculator2                      ; 328 (30)          ; 29 (0)       ; 0           ; 0            ; 0       ; 0         ; 22   ; 0            ; |Sythesis_Caculator2                                                                                                                       ; work         ;
;    |BCD_Calculator:inst19|                ; 15 (4)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19                                                                                                 ;              ;
;       |4BitFullAdder:inst17|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst17                                                                            ;              ;
;          |1BitFullAdder:inst2|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst17|1BitFullAdder:inst2                                                        ; work         ;
;             |1BitHalfAdder:inst1|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst17|1BitFullAdder:inst2|1BitHalfAdder:inst1                                    ; work         ;
;       |4BitFullAdder:inst1|               ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1                                                                             ; work         ;
;          |1BitFullAdder:inst1|            ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst1                                                         ; work         ;
;             |1BitHalfAdder:inst1|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst1|1BitHalfAdder:inst1                                     ; work         ;
;          |1BitFullAdder:inst2|            ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst2                                                         ; work         ;
;             |1BitHalfAdder:inst1|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst2|1BitHalfAdder:inst1                                     ; work         ;
;          |1BitFullAdder:inst3|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst3                                                         ; work         ;
;             |1BitHalfAdder:inst1|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst3|1BitHalfAdder:inst1                                     ; work         ;
;       |4BitFullAdder:inst|                ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst                                                                              ; work         ;
;          |1BitFullAdder:inst1|            ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst1                                                          ; work         ;
;             |1BitHalfAdder:inst1|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst1|1BitHalfAdder:inst1                                      ; work         ;
;          |1BitFullAdder:inst2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst2                                                          ; work         ;
;          |1BitFullAdder:inst3|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst3                                                          ; work         ;
;          |1BitFullAdder:inst|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst                                                           ; work         ;
;    |bcd_multiplier:inst22|                ; 213 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22                                                                                                 ;              ;
;       |lpm_divide:Div0|                   ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_mhm:auto_generated|  ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_mhm:auto_generated                                                   ;              ;
;             |sign_div_unsign_ekh:divider| ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider                       ;              ;
;                |alt_u_div_73f:divider|    ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider ;              ;
;       |lpm_divide:Div1|                   ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_jhm:auto_generated|  ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_jhm:auto_generated                                                   ;              ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;                |alt_u_div_13f:divider|    ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider ;              ;
;       |lpm_divide:Mod0|                   ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_q9m:auto_generated|  ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_q9m:auto_generated                                                   ;              ;
;             |sign_div_unsign_fkh:divider| ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                       ;              ;
;                |alt_u_div_93f:divider|    ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider ;              ;
;       |lpm_divide:Mod1|                   ; 74 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_q9m:auto_generated|  ; 74 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_q9m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_fkh:divider| ; 74 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                       ; work         ;
;                |alt_u_div_93f:divider|    ; 74 (74)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider ; work         ;
;       |lpm_mult:Mult0|                    ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0                                                                                  ; work         ;
;          |mult_j8t:auto_generated|        ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_j8t:auto_generated                                                          ;              ;
;    |delay4:inst92|                        ; 13 (13)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|delay4:inst92                                                                                                         ;              ;
;    |delay4:inst93|                        ; 17 (17)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|delay4:inst93                                                                                                         ;              ;
;    |delay4:inst94|                        ; 14 (14)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|delay4:inst94                                                                                                         ;              ;
;    |latch_4bit_fixed:inst2|               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|latch_4bit_fixed:inst2                                                                                                ;              ;
;    |latch_4bit_fixed:inst|                ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|latch_4bit_fixed:inst                                                                                                 ;              ;
;    |latch_8bit_separate:inst67|           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|latch_8bit_separate:inst67                                                                                            ;              ;
;    |op_sel:inst86|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sythesis_Caculator2|op_sel:inst86                                                                                                         ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; latch_8bit_separate:inst67|q[0]                    ; GND                 ; yes                    ;
; latch_8bit_separate:inst67|q[4]                    ; GND                 ; yes                    ;
; latch_8bit_separate:inst67|q[1]                    ; GND                 ; yes                    ;
; latch_8bit_separate:inst67|q[5]                    ; GND                 ; yes                    ;
; latch_8bit_separate:inst67|q[2]                    ; GND                 ; yes                    ;
; latch_8bit_separate:inst67|q[6]                    ; GND                 ; yes                    ;
; latch_8bit_separate:inst67|q[3]                    ; GND                 ; yes                    ;
; latch_8bit_separate:inst67|q[7]                    ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 29    ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 8     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 15    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Sythesis_Caculator2|delay4:inst92|cnt[0]       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Sythesis_Caculator2|delay4:inst94|cnt[0]       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Sythesis_Caculator2|delay4:inst93|cnt[0]       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Sythesis_Caculator2|delay4:inst92|pulse_cnt[0] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Sythesis_Caculator2|delay4:inst94|pulse_cnt[0] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Sythesis_Caculator2|delay4:inst93|pulse_cnt[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 4BitFullSubtractor:inst12|74283:inst2 ;
+------------------------+--------------+--------------------------------------------+
; Parameter Name         ; Value        ; Type                                       ;
+------------------------+--------------+--------------------------------------------+
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                             ;
+------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcd_multiplier:inst22|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 4            ; Untyped               ;
; LPM_WIDTHB                                     ; 4            ; Untyped               ;
; LPM_WIDTHP                                     ; 8            ; Untyped               ;
; LPM_WIDTHR                                     ; 8            ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_j8t     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcd_multiplier:inst22|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 8              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcd_multiplier:inst22|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcd_multiplier:inst22|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 8              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcd_multiplier:inst22|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 7              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                               ;
+---------------------------------------+--------------------------------------+
; Name                                  ; Value                                ;
+---------------------------------------+--------------------------------------+
; Number of entity instances            ; 1                                    ;
; Entity Instance                       ; bcd_multiplier:inst22|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                    ;
;     -- LPM_WIDTHB                     ; 4                                    ;
;     -- LPM_WIDTHP                     ; 8                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
+---------------------------------------+--------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jan 01 17:54:55 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12
Info: Found 1 design units, including 1 entities, in source file full_calculator2.0.bdf
    Info: Found entity 1: Full_Calculator2.0
Info: Found 1 design units, including 1 entities, in source file key.bdf
    Info: Found entity 1: key
Info: Found 2 design units, including 1 entities, in source file c:/users/huawei/desktop/2025/50m10khz/altpll0.vhd
    Info: Found design unit 1: altpll0-SYN
    Info: Found entity 1: altpll0
Info: Found 2 design units, including 1 entities, in source file c:/users/huawei/desktop/2025//keyboard.vhd
    Info: Found design unit 1: keyboard-behavior_keyboard
    Info: Found entity 1: keyboard
Info: Found 2 design units, including 1 entities, in source file c:/users/huawei/desktop/2025//seg_decoder.vhd
    Info: Found design unit 1: seg_decoder-behavior_seg_decoder
    Info: Found entity 1: seg_decoder
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/1bitfulladder.bdf
    Info: Found entity 1: 1BitFullAdder
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/1bithalfadder.bdf
    Info: Found entity 1: 1BitHalfAdder
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/4bitfulladder.bdf
    Info: Found entity 1: 4BitFullAdder
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/4bitfulladderultra.bdf
    Info: Found entity 1: 4BitFullAdderUltra
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/4bitfullsubtractor.bdf
    Info: Found entity 1: 4BitFullSubtractor
Info: Found 1 design units, including 1 entities, in source file 4bitmulti.bdf
    Info: Found entity 1: 4BitMulti
Info: Found 1 design units, including 1 entities, in source file 8bitregister.bdf
    Info: Found entity 1: 8BitRegister
Info: Found 1 design units, including 1 entities, in source file 74138formulti.bdf
    Info: Found entity 1: 74138forMulti
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/bcd_calculator.bdf
    Info: Found entity 1: BCD_Calculator
Info: Found 1 design units, including 1 entities, in source file 4bitregister.bdf
    Info: Found entity 1: 4BitRegister
Info: Found 1 design units, including 1 entities, in source file 4bitregister_locked.bdf
    Info: Found entity 1: 4BitRegister_locked
Info: Found 1 design units, including 1 entities, in source file 8bitregister_locked.bdf
    Info: Found entity 1: 8BitRegister_Locked
Info: Found 3 design units, including 1 entities, in source file multiple.vhd
    Info: Found design unit 1: bcd_mult4x4-behavioral
    Info: Found design unit 2: bcd_mult4x4-simple
    Info: Found entity 1: bcd_mult4x4
Info: Found 1 design units, including 1 entities, in source file full_calculator.bdf
    Info: Found entity 1: Full_Calculator
Info: Found 1 design units, including 1 entities, in source file core_calculator.bdf
    Info: Found entity 1: Core_Calculator
Info: Found 3 design units, including 1 entities, in source file bcd_multiple.vhd
    Info: Found design unit 1: bcd_multiplier-behavioral
    Info: Found design unit 2: bcd_multiplier-simple
    Info: Found entity 1: bcd_multiplier
Info: Found 2 design units, including 1 entities, in source file 4bitreg_lock.vhd
    Info: Found design unit 1: latch_4bit_fixed-behavioral
    Info: Found entity 1: latch_4bit_fixed
Info: Found 4 design units, including 1 entities, in source file 8bitreg_lock.vhd
    Info: Found design unit 1: latch_8bit_separate-behavioral
    Info: Found design unit 2: latch_8bit_separate-simple
    Info: Found design unit 3: latch_8bit_separate-compact
    Info: Found entity 1: latch_8bit_separate
Info: Found 1 design units, including 1 entities, in source file my_or5.v
    Info: Found entity 1: my_or5
Info: Found 1 design units, including 1 entities, in source file simulation_circuit.bdf
    Info: Found entity 1: Simulation_Circuit
Info: Found 1 design units, including 1 entities, in source file latch_test01.bdf
    Info: Found entity 1: latch_test01
Info: Found 1 design units, including 1 entities, in source file full_calculator3.0.bdf
    Info: Found entity 1: Full_Calculator3.0
Info: Found 1 design units, including 1 entities, in source file designtest.bdf
    Info: Found entity 1: DesignTest
Info: Found 1 design units, including 1 entities, in source file simulation_circuit2.0.bdf
    Info: Found entity 1: Simulation_Circuit2.0
Info: Found 1 design units, including 1 entities, in source file op_sel.v
    Info: Found entity 1: op_sel
Info: Found 1 design units, including 1 entities, in source file delay4.v
    Info: Found entity 1: delay4
Info: Found 1 design units, including 1 entities, in source file full_calculator4.0.bdf
    Info: Found entity 1: Full_Calculator4.0
Info: Found 1 design units, including 1 entities, in source file sythesis_caculator2.bdf
    Info: Found entity 1: Sythesis_Caculator2
Info: Elaborating entity "Sythesis_Caculator2" for the top level hierarchy
Info: Elaborating entity "latch_8bit_separate" for hierarchy "latch_8bit_separate:inst67"
Warning (10631): VHDL Process Statement warning at 8bitreg_lock.vhd(273): inferring latch(es) for signal or variable "q", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "q[7]" at 8bitreg_lock.vhd(273)
Info (10041): Inferred latch for "q[6]" at 8bitreg_lock.vhd(273)
Info (10041): Inferred latch for "q[5]" at 8bitreg_lock.vhd(273)
Info (10041): Inferred latch for "q[4]" at 8bitreg_lock.vhd(273)
Info (10041): Inferred latch for "q[3]" at 8bitreg_lock.vhd(273)
Info (10041): Inferred latch for "q[2]" at 8bitreg_lock.vhd(273)
Info (10041): Inferred latch for "q[1]" at 8bitreg_lock.vhd(273)
Info (10041): Inferred latch for "q[0]" at 8bitreg_lock.vhd(273)
Info: Elaborating entity "delay4" for hierarchy "delay4:inst92"
Info: Elaborating entity "latch_4bit_fixed" for hierarchy "latch_4bit_fixed:inst2"
Info: Elaborating entity "4BitFullSubtractor" for hierarchy "4BitFullSubtractor:inst12"
Info: Elaborating entity "4BitFullAdderUltra" for hierarchy "4BitFullSubtractor:inst12|4BitFullAdderUltra:inst1"
Info: Elaborating entity "4BitFullAdder" for hierarchy "4BitFullSubtractor:inst12|4BitFullAdderUltra:inst1|4BitFullAdder:inst3"
Info: Elaborating entity "1BitFullAdder" for hierarchy "4BitFullSubtractor:inst12|4BitFullAdderUltra:inst1|4BitFullAdder:inst3|1BitFullAdder:inst"
Info: Elaborating entity "1BitHalfAdder" for hierarchy "4BitFullSubtractor:inst12|4BitFullAdderUltra:inst1|4BitFullAdder:inst3|1BitFullAdder:inst|1BitHalfAdder:inst1"
Info: Elaborating entity "74283" for hierarchy "4BitFullSubtractor:inst12|74283:inst2"
Info: Elaborated megafunction instantiation "4BitFullSubtractor:inst12|74283:inst2"
Info: Elaborating entity "f74283" for hierarchy "4BitFullSubtractor:inst12|74283:inst2|f74283:sub"
Info: Elaborated megafunction instantiation "4BitFullSubtractor:inst12|74283:inst2|f74283:sub", which is child of megafunction instantiation "4BitFullSubtractor:inst12|74283:inst2"
Info: Elaborating entity "op_sel" for hierarchy "op_sel:inst86"
Info: Elaborating entity "bcd_multiplier" for hierarchy "bcd_multiplier:inst22"
Info: Elaborating entity "BCD_Calculator" for hierarchy "BCD_Calculator:inst19"
Info: Inferred 5 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "bcd_multiplier:inst22|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bcd_multiplier:inst22|Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bcd_multiplier:inst22|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bcd_multiplier:inst22|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bcd_multiplier:inst22|Div0"
Info: Elaborated megafunction instantiation "bcd_multiplier:inst22|lpm_mult:Mult0"
Info: Instantiated megafunction "bcd_multiplier:inst22|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "4"
    Info: Parameter "LPM_WIDTHP" = "8"
    Info: Parameter "LPM_WIDTHR" = "8"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf
    Info: Found entity 1: mult_j8t
Info: Elaborated megafunction instantiation "bcd_multiplier:inst22|lpm_divide:Mod1"
Info: Instantiated megafunction "bcd_multiplier:inst22|lpm_divide:Mod1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "8"
    Info: Parameter "LPM_WIDTHD" = "8"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf
    Info: Found entity 1: lpm_divide_q9m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info: Found entity 1: sign_div_unsign_fkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_93f.tdf
    Info: Found entity 1: alt_u_div_93f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info: Found entity 1: add_sub_unc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info: Found entity 1: add_sub_vnc
Info: Elaborated megafunction instantiation "bcd_multiplier:inst22|lpm_divide:Div1"
Info: Instantiated megafunction "bcd_multiplier:inst22|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "8"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info: Found entity 1: lpm_divide_jhm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info: Found entity 1: sign_div_unsign_bkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf
    Info: Found entity 1: alt_u_div_13f
Info: Elaborated megafunction instantiation "bcd_multiplier:inst22|lpm_divide:Div0"
Info: Instantiated megafunction "bcd_multiplier:inst22|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "8"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf
    Info: Found entity 1: lpm_divide_mhm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info: Found entity 1: sign_div_unsign_ekh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_73f.tdf
    Info: Found entity 1: alt_u_div_73f
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "bcd_multiplier:inst22|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"
Info: Ignored 48 buffer(s)
    Info: Ignored 4 CARRY_SUM buffer(s)
    Info: Ignored 44 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "out32" is stuck at GND
    Warning (13410): Pin "out33" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[0]~0"
    Info (17048): Logic cell "bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[0]~14"
Warning: Ignored assignments for entity "Sythesis_Caculator25_12_12" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Sythesis_Caculator25_12_12 -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Sythesis_Caculator25_12_12 -section_id "Root Region" was ignored
Info: Implemented 350 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 16 output pins
    Info: Implemented 328 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 259 megabytes
    Info: Processing ended: Thu Jan 01 17:55:01 2026
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:01


