// Seed: 2051723175
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd6
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[1 : 1],
    id_6[1 : id_7],
    _id_7
);
  input wire _id_7;
  inout logic [7:0] id_6;
  input logic [7:0] id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2,
      id_1,
      id_4
  );
  inout tri0 id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1'b0;
endmodule
