# Copyright 2022 ETH Zurich and University of Bologna.
# Solderpad Hardware License, Version 0.51, see LICENSE for details.
# SPDX-License-Identifier: SHL-0.51
#
# Nicole Narr <narrn@student.ethz.ch>
# Christopher Reinwardt <creinwar@student.ethz.ch>
# Cyril Koenig <cykoenig@iis.ee.ethz.ch>
# Paul Scheffler <paulsc@iis.ee.ethz.ch>

#############
# Sys Clock #
#############

# 200 MHz input clock
set SYS_TCK 5
create_clock -period $SYS_TCK -name sys_clk [get_ports sys_clk_p]

# SoC clock is generated by clock wizard and its constraints
set SOC_TCK 20.0
set soc_clk [get_clocks -of_objects [get_pins i_clkwiz/clk_50]]

############
# Switches #
############

# Testmode is set to 0 during normal use
set_case_analysis 0 [get_ports test_mode_i]

set_input_delay -min -clock $soc_clk [expr $SOC_TCK * 0.10] [get_ports {boot_mode* fan_sw* test_mode_i}]
set_input_delay -max -clock $soc_clk [expr $SOC_TCK * 0.35] [get_ports {boot_mode* fan_sw* test_mode_i}]

set_output_delay -clock [get_clocks -of_objects [get_pins i_clkwiz/clk_50]] -min 2.000 [get_ports fan_pwm]
set_output_delay -clock [get_clocks -of_objects [get_pins i_clkwiz/clk_50]] -max 7.000 [get_ports fan_pwm]

set_max_delay -from [get_ports {boot_mode* fan_sw* test_mode_i}] 40.000
set_false_path -hold -from [get_ports {boot_mode* fan_sw* test_mode_i}]

set_max_delay -to [get_ports fan_pwm] 40.000
set_false_path -hold -to [get_ports fan_pwm]

#######
# MIG #
#######

# Dram axi clock : 200 MHz (defined by MIG constraints)

# False-path incoming reset
set_false_path -setup -hold -through [get_pins i_dram_wrapper/i_dram/aresetn]

# Constrain outgoing reset
set_false_path -hold -through [get_pins i_dram_wrapper/i_dram/ui_clk_sync_rst]
set_max_delay -through [get_pins i_dram_wrapper/i_dram/ui_clk_sync_rst] 5.000

# Limit delay across DRAM CDC (hold already false-pathed)
set _xlnx_shared_i0 [get_pins i_dram_wrapper/gen_cdc.i_axi_cdc_mig/i_axi_cdc_*/i_cdc_fifo_gray_*/*reg*/C]
set_max_delay -datapath_only -from $_xlnx_shared_i0 -to [get_pins i_dram_wrapper/gen_cdc.i_axi_cdc_mig/i_axi_cdc_*/i_cdc_fifo_gray_*/*i_sync/reg*/D] 5.000
set_max_delay -datapath_only -from $_xlnx_shared_i0 -to [get_pins i_dram_wrapper/gen_cdc.i_axi_cdc_mig/i_axi_cdc_*/i_cdc_fifo_gray_*/i_spill_register/spill_register_flushable_i/*reg*/D] 5.000

#######
# VGA #
#######

set_output_delay -clock [get_clocks -of_objects [get_pins i_clkwiz/clk_50]] -min 2.000 [get_ports vga*]
set_output_delay -clock [get_clocks -of_objects [get_pins i_clkwiz/clk_50]] -max 7.000 [get_ports vga*]

########
# SPIM #
########

set_input_delay -clock [get_clocks -of_objects [get_pins i_clkwiz/clk_50]] -min 2.000 [get_ports {sd_d_* sd_cd_i}]
set_input_delay -clock [get_clocks -of_objects [get_pins i_clkwiz/clk_50]] -max 7.000 [get_ports {sd_d_* sd_cd_i}]
# TODO: fix this by raising it back up...
set_output_delay -clock [get_clocks -of_objects [get_pins i_clkwiz/clk_50]] -min 0.400 [get_ports {sd_d_* sd_*_o}]
set_output_delay -clock [get_clocks -of_objects [get_pins i_clkwiz/clk_50]] -max 1.260 [get_ports {sd_d_* sd_*_o}]

#######
# I2C #
#######

# I2C High-speed mode is 3.2 Mb/s

set_max_delay -from [get_ports {i2c_scl_io i2c_sda_io}] 109.375
set_false_path -hold -from [get_ports {i2c_scl_io i2c_sda_io}]

set_max_delay -to [get_ports {i2c_scl_io i2c_sda_io}] 109.375
set_false_path -hold -to [get_ports {i2c_scl_io i2c_sda_io}]

###############
# Assign Pins #
###############

## Clock Signal
set_property -dict {PACKAGE_PIN AD11 IOSTANDARD LVDS} [get_ports sys_clk_n]
set_property -dict {PACKAGE_PIN AD12 IOSTANDARD LVDS} [get_ports sys_clk_p]

## Buttons
set_property -dict {PACKAGE_PIN R19 IOSTANDARD LVCMOS33} [get_ports sys_resetn]

## Switches
set_property -dict {PACKAGE_PIN G19 IOSTANDARD LVCMOS12} [get_ports {boot_mode_i[0]}]
set_property -dict {PACKAGE_PIN G25 IOSTANDARD LVCMOS12} [get_ports {boot_mode_i[1]}]
set_property -dict {PACKAGE_PIN H24 IOSTANDARD LVCMOS12} [get_ports {fan_sw[0]}]
set_property -dict {PACKAGE_PIN K19 IOSTANDARD LVCMOS12} [get_ports {fan_sw[1]}]
set_property -dict {PACKAGE_PIN N19 IOSTANDARD LVCMOS12} [get_ports {fan_sw[2]}]
set_property -dict {PACKAGE_PIN P19 IOSTANDARD LVCMOS12} [get_ports {fan_sw[3]}]
set_property -dict {PACKAGE_PIN P27 IOSTANDARD LVCMOS33} [get_ports test_mode_i]

# UART
set_property -dict {PACKAGE_PIN Y23 IOSTANDARD LVCMOS33} [get_ports uart_tx_o]
set_property -dict {PACKAGE_PIN Y20 IOSTANDARD LVCMOS33} [get_ports uart_rx_i]

# SD Card
set_property -dict {PACKAGE_PIN P28 IOSTANDARD LVCMOS33} [get_ports sd_cd_i]
set_property -dict {PACKAGE_PIN R29 IOSTANDARD LVCMOS33} [get_ports sd_cmd_o]
set_property -dict {PACKAGE_PIN R26 IOSTANDARD LVCMOS33} [get_ports {sd_d_io[0]}]
set_property -dict {PACKAGE_PIN R30 IOSTANDARD LVCMOS33} [get_ports {sd_d_io[1]}]
set_property -dict {PACKAGE_PIN P29 IOSTANDARD LVCMOS33} [get_ports {sd_d_io[2]}]
set_property -dict {PACKAGE_PIN T30 IOSTANDARD LVCMOS33} [get_ports {sd_d_io[3]}]
set_property -dict {PACKAGE_PIN AE24 IOSTANDARD LVCMOS33} [get_ports sd_reset_o]
set_property -dict {PACKAGE_PIN R28 IOSTANDARD LVCMOS33} [get_ports sd_sclk_o]

# VGA Connector
set_property -dict {PACKAGE_PIN AH20 IOSTANDARD LVCMOS33} [get_ports {vga_blue_o[0]}]
set_property -dict {PACKAGE_PIN AG20 IOSTANDARD LVCMOS33} [get_ports {vga_blue_o[1]}]
set_property -dict {PACKAGE_PIN AF21 IOSTANDARD LVCMOS33} [get_ports {vga_blue_o[2]}]
set_property -dict {PACKAGE_PIN AK20 IOSTANDARD LVCMOS33} [get_ports {vga_blue_o[3]}]
set_property -dict {PACKAGE_PIN AG22 IOSTANDARD LVCMOS33} [get_ports {vga_blue_o[4]}]

set_property -dict {PACKAGE_PIN AJ23 IOSTANDARD LVCMOS33} [get_ports {vga_green_o[0]}]
set_property -dict {PACKAGE_PIN AJ22 IOSTANDARD LVCMOS33} [get_ports {vga_green_o[1]}]
set_property -dict {PACKAGE_PIN AH22 IOSTANDARD LVCMOS33} [get_ports {vga_green_o[2]}]
set_property -dict {PACKAGE_PIN AK21 IOSTANDARD LVCMOS33} [get_ports {vga_green_o[3]}]
set_property -dict {PACKAGE_PIN AJ21 IOSTANDARD LVCMOS33} [get_ports {vga_green_o[4]}]
set_property -dict {PACKAGE_PIN AK23 IOSTANDARD LVCMOS33} [get_ports {vga_green_o[5]}]

set_property -dict {PACKAGE_PIN AK25 IOSTANDARD LVCMOS33} [get_ports {vga_red_o[0]}]
set_property -dict {PACKAGE_PIN AG25 IOSTANDARD LVCMOS33} [get_ports {vga_red_o[1]}]
set_property -dict {PACKAGE_PIN AH25 IOSTANDARD LVCMOS33} [get_ports {vga_red_o[2]}]
set_property -dict {PACKAGE_PIN AK24 IOSTANDARD LVCMOS33} [get_ports {vga_red_o[3]}]
set_property -dict {PACKAGE_PIN AJ24 IOSTANDARD LVCMOS33} [get_ports {vga_red_o[4]}]

set_property -dict {PACKAGE_PIN AF20 IOSTANDARD LVCMOS33} [get_ports vga_hsync_o]
set_property -dict {PACKAGE_PIN AG23 IOSTANDARD LVCMOS33} [get_ports vga_vsync_o]

## Fan Control
set_property -dict {PACKAGE_PIN W19 IOSTANDARD LVCMOS33} [get_ports fan_pwm]

# DPTI
# Note: DPTI and DSPI constraints cannot be used in the same design, as they share pins.
set_property -dict {PACKAGE_PIN AD27 IOSTANDARD LVCMOS33} [get_ports jtag_tck_i]
set_property -dict {PACKAGE_PIN W27 IOSTANDARD LVCMOS33} [get_ports jtag_tdi_i]
set_property -dict {PACKAGE_PIN W28 IOSTANDARD LVCMOS33} [get_ports jtag_tdo_o]
set_property -dict {PACKAGE_PIN W29 IOSTANDARD LVCMOS33} [get_ports jtag_tms_i]
set_property -dict {PACKAGE_PIN Y29 IOSTANDARD LVCMOS33} [get_ports jtag_trst_ni]

# I2C Bus
set_property -dict {PACKAGE_PIN AE30 IOSTANDARD LVCMOS33} [get_ports i2c_scl_io]
set_property -dict {PACKAGE_PIN AF30 IOSTANDARD LVCMOS33} [get_ports i2c_sda_io]

create_debug_core i_ila ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores i_ila]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores i_ila]
set_property C_ADV_TRIGGER true [get_debug_cores i_ila]
set_property C_DATA_DEPTH 16384 [get_debug_cores i_ila]
set_property C_EN_STRG_QUAL true [get_debug_cores i_ila]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores i_ila]
set_property C_TRIGIN_EN false [get_debug_cores i_ila]
set_property C_TRIGOUT_EN false [get_debug_cores i_ila]
set_property port_width 1 [get_debug_ports i_ila/clk]
connect_debug_port i_ila/clk [get_nets [list soc_clk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports i_ila/probe0]
set_property port_width 64 [get_debug_ports i_ila/probe0]
connect_debug_port i_ila/probe0 [get_nets [list {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[0]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[1]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[2]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[3]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[4]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[5]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[6]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[7]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[8]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[9]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[10]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[11]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[12]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[13]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[14]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[15]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[16]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[17]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[18]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[19]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[20]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[21]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[22]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[23]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[24]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[25]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[26]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[27]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[28]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[29]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[30]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[31]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[32]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[33]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[34]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[35]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[36]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[37]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[38]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[39]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[40]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[41]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[42]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[43]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[44]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[45]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[46]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[47]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[48]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[49]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[50]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[51]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[52]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[53]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[54]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[55]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[56]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[57]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[58]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[59]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[60]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[61]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[62]} {i_cheshire_soc/i_axi_snoop_cva6/counter_stall_q[63]}]]
create_debug_port i_ila probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports i_ila/probe1]
set_property port_width 64 [get_debug_ports i_ila/probe1]
connect_debug_port i_ila/probe1 [get_nets [list {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[0]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[1]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[2]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[3]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[4]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[5]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[6]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[7]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[8]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[9]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[10]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[11]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[12]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[13]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[14]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[15]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[16]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[17]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[18]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[19]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[20]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[21]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[22]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[23]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[24]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[25]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[26]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[27]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[28]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[29]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[30]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[31]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[32]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[33]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[34]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[35]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[36]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[37]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[38]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[39]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[40]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[41]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[42]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[43]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[44]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[45]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[46]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[47]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[48]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[49]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[50]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[51]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[52]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[53]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[54]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[55]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[56]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[57]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[58]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[59]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[60]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[61]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[62]} {i_cheshire_soc/i_axi_snoop_dma/counter_stall_q[63]}]]
create_debug_port i_ila probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports i_ila/probe2]
set_property port_width 64 [get_debug_ports i_ila/probe2]
connect_debug_port i_ila/probe2 [get_nets [list {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[0]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[1]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[2]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[3]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[4]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[5]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[6]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[7]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[8]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[9]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[10]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[11]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[12]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[13]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[14]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[15]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[16]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[17]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[18]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[19]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[20]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[21]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[22]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[23]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[24]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[25]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[26]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[27]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[28]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[29]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[30]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[31]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[32]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[33]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[34]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[35]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[36]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[37]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[38]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[39]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[40]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[41]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[42]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[43]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[44]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[45]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[46]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[47]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[48]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[49]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[50]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[51]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[52]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[53]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[54]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[55]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[56]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[57]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[58]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[59]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[60]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[61]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[62]} {i_cheshire_soc/i_axi_snoop_dram/counter_stall_q[63]}]]
create_debug_port i_ila probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports i_ila/probe3]
set_property port_width 64 [get_debug_ports i_ila/probe3]
connect_debug_port i_ila/probe3 [get_nets [list {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[0]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[1]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[2]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[3]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[4]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[5]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[6]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[7]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[8]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[9]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[10]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[11]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[12]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[13]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[14]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[15]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[16]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[17]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[18]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[19]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[20]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[21]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[22]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[23]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[24]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[25]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[26]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[27]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[28]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[29]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[30]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[31]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[32]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[33]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[34]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[35]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[36]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[37]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[38]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[39]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[40]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[41]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[42]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[43]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[44]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[45]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[46]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[47]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[48]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[49]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[50]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[51]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[52]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[53]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[54]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[55]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[56]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[57]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[58]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[59]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[60]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[61]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[62]} {i_cheshire_soc/i_axi_snoop_jtag/counter_stall_q[63]}]]
create_debug_port i_ila probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports i_ila/probe4]
set_property port_width 64 [get_debug_ports i_ila/probe4]
connect_debug_port i_ila/probe4 [get_nets [list {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[0]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[1]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[2]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[3]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[4]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[5]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[6]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[7]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[8]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[9]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[10]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[11]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[12]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[13]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[14]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[15]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[16]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[17]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[18]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[19]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[20]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[21]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[22]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[23]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[24]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[25]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[26]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[27]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[28]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[29]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[30]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[31]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[32]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[33]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[34]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[35]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[36]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[37]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[38]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[39]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[40]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[41]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[42]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[43]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[44]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[45]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[46]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[47]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[48]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[49]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[50]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[51]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[52]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[53]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[54]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[55]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[56]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[57]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[58]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[59]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[60]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[61]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[62]} {i_cheshire_soc/i_axi_snoop_llc/counter_stall_q[63]}]]
create_debug_port i_ila probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports i_ila/probe5]
set_property port_width 64 [get_debug_ports i_ila/probe5]
connect_debug_port i_ila/probe5 [get_nets [list {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[0]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[1]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[2]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[3]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[4]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[5]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[6]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[7]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[8]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[9]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[10]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[11]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[12]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[13]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[14]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[15]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[16]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[17]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[18]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[19]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[20]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[21]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[22]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[23]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[24]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[25]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[26]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[27]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[28]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[29]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[30]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[31]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[32]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[33]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[34]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[35]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[36]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[37]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[38]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[39]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[40]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[41]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[42]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[43]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[44]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[45]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[46]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[47]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[48]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[49]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[50]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[51]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[52]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[53]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[54]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[55]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[56]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[57]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[58]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[59]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[60]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[61]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[62]} {i_cheshire_soc/i_axi_snoop_regbus/counter_stall_q[63]}]]
create_debug_port i_ila probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports i_ila/probe6]
set_property port_width 64 [get_debug_ports i_ila/probe6]
connect_debug_port i_ila/probe6 [get_nets [list {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[0]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[1]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[2]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[3]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[4]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[5]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[6]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[7]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[8]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[9]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[10]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[11]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[12]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[13]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[14]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[15]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[16]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[17]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[18]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[19]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[20]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[21]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[22]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[23]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[24]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[25]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[26]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[27]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[28]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[29]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[30]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[31]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[32]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[33]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[34]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[35]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[36]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[37]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[38]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[39]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[40]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[41]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[42]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[43]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[44]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[45]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[46]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[47]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[48]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[49]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[50]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[51]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[52]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[53]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[54]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[55]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[56]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[57]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[58]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[59]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[60]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[61]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[62]} {i_cheshire_soc/i_axi_snoop_slink/counter_stall_q[63]}]]
create_debug_port i_ila probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports i_ila/probe7]
set_property port_width 64 [get_debug_ports i_ila/probe7]
connect_debug_port i_ila/probe7 [get_nets [list {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[0]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[1]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[2]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[3]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[4]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[5]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[6]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[7]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[8]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[9]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[10]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[11]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[12]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[13]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[14]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[15]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[16]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[17]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[18]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[19]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[20]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[21]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[22]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[23]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[24]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[25]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[26]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[27]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[28]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[29]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[30]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[31]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[32]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[33]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[34]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[35]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[36]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[37]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[38]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[39]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[40]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[41]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[42]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[43]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[44]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[45]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[46]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[47]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[48]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[49]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[50]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[51]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[52]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[53]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[54]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[55]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[56]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[57]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[58]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[59]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[60]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[61]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[62]} {i_cheshire_soc/i_axi_snoop_vga/counter_stall_q[63]}]]
create_debug_port i_ila probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports i_ila/probe8]
set_property port_width 64 [get_debug_ports i_ila/probe8]
connect_debug_port i_ila/probe8 [get_nets [list {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[0]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[1]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[2]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[3]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[4]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[5]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[6]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[7]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[8]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[9]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[10]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[11]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[12]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[13]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[14]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[15]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[16]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[17]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[18]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[19]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[20]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[21]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[22]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[23]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[24]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[25]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[26]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[27]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[28]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[29]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[30]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[31]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[32]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[33]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[34]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[35]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[36]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[37]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[38]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[39]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[40]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[41]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[42]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[43]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[44]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[45]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[46]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[47]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[48]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[49]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[50]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[51]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[52]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[53]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[54]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[55]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[56]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[57]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[58]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[59]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[60]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[61]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[62]} {i_cheshire_soc/nolabel_line1680/counter_clk_cycles_q[63]}]]
create_debug_port i_ila probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports i_ila/probe9]
set_property port_width 2 [get_debug_ports i_ila/probe9]
connect_debug_port i_ila/probe9 [get_nets [list {vio_boot_mode[0]} {vio_boot_mode[1]}]]
create_debug_port i_ila probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports i_ila/probe10]
set_property port_width 1 [get_debug_ports i_ila/probe10]
connect_debug_port i_ila/probe10 [get_nets [list vio_boot_mode_sel]]
create_debug_port i_ila probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports i_ila/probe11]
set_property port_width 1 [get_debug_ports i_ila/probe11]
connect_debug_port i_ila/probe11 [get_nets [list vio_reset]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets soc_clk]
