// Seed: 1505015346
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input uwire id_5
);
  assign id_3 = id_5;
endmodule
module module_1 (
    input  wand  id_0,
    output tri0  id_1,
    input  tri0  id_2,
    output tri1  id_3,
    input  tri0  id_4,
    input  wor   id_5,
    input  uwire id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11, id_12;
  tri0 id_13 = 1;
  module_0(
      id_1, id_4, id_1, id_3, id_6, id_6
  );
endmodule
