

================================================================
== Vitis HLS Report for 'aes_round'
================================================================
* Date:           Wed Apr 17 16:01:52 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|      104|  0.800 us|  1.040 us|   80|  104|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- shiftRowsLoop      |        8|       32|     2 ~ 8|          -|          -|      4|        no|
        | + VITIS_LOOP_296_1  |        0|        3|         1|          -|          -|  0 ~ 3|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 7 
4 --> 5 
5 --> 6 
6 --> 7 6 
7 --> 3 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 11 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_round_Pipeline_VITIS_LOOP_276_1, i8 %state, i8 %sbox"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln285 = store i3 0, i3 %i_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 13 'store' 'store_ln285' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_round_Pipeline_VITIS_LOOP_276_1, i8 %state, i8 %sbox"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln285 = br void %for.inc.i2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 15 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i3 %i_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (1.13ns)   --->   "%icmp_ln285 = icmp_eq  i3 %i, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 17 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.65ns)   --->   "%i_5 = add i3 %i, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 19 'add' 'i_5' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln285 = br i1 %icmp_ln285, void %for.inc.i2.split, void %for.inc15.i.preheader" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 20 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln286 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_22" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:286]   --->   Operation 21 'specpipeline' 'specpipeline_ln286' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln282 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282]   --->   Operation 22 'specloopname' 'specloopname_ln282' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln287 = trunc i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 23 'trunc' 'trunc_ln287' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln287, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i4 %shl_ln" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 25 'zext' 'zext_ln287' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr i8 %state, i64 0, i64 %zext_ln287" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 26 'getelementptr' 'state_addr_1' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.95ns)   --->   "%icmp_ln296 = icmp_eq  i2 %trunc_ln287, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 27 'icmp' 'icmp_ln296' <Predicate = (!icmp_ln285)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln296 = br i1 %icmp_ln296, void %for.body.lr.ph.i.i, void %_Z8shiftRowPhh.exit.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 28 'br' 'br_ln296' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln300 = or i4 %shl_ln, i4 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 29 'or' 'or_ln300' <Predicate = (!icmp_ln285 & !icmp_ln296)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i4 %or_ln300" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 30 'zext' 'zext_ln300' <Predicate = (!icmp_ln285 & !icmp_ln296)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 %zext_ln300" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 31 'getelementptr' 'state_addr' <Predicate = (!icmp_ln285 & !icmp_ln296)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.32ns)   --->   "%state_load_4 = load i4 %state_addr_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 32 'load' 'state_load_4' <Predicate = (!icmp_ln285 & !icmp_ln296)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 33 [2/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 33 'load' 'state_load' <Predicate = (!icmp_ln285 & !icmp_ln296)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_round_Pipeline_mixColumnsLoop, i8 %state"   --->   Operation 34 'call' 'call_ln0' <Predicate = (icmp_ln285)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%add_ptr_i_sum2015 = or i4 %shl_ln, i4 2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 35 'or' 'add_ptr_i_sum2015' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%add_ptr_i_sum2015_cast = zext i4 %add_ptr_i_sum2015" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 36 'zext' 'add_ptr_i_sum2015_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr i8 %state, i64 0, i64 %add_ptr_i_sum2015_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 37 'getelementptr' 'state_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%add_ptr_i_sum2216 = or i4 %shl_ln, i4 3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 38 'or' 'add_ptr_i_sum2216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%add_ptr_i_sum2216_cast = zext i4 %add_ptr_i_sum2216" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 39 'zext' 'add_ptr_i_sum2216_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr i8 %state, i64 0, i64 %add_ptr_i_sum2216_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 40 'getelementptr' 'state_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (2.32ns)   --->   "%state_load_4 = load i4 %state_addr_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 41 'load' 'state_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 42 [1/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 42 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 43 [2/2] (2.32ns)   --->   "%state_load_1 = load i4 %state_addr_4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 43 'load' 'state_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 44 [2/2] (2.32ns)   --->   "%state_load_2 = load i4 %state_addr_5" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 44 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 45 [1/2] (2.32ns)   --->   "%state_load_1 = load i4 %state_addr_4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 45 'load' 'state_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 46 [1/2] (2.32ns)   --->   "%state_load_2 = load i4 %state_addr_5" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 46 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln296 = br void %for.inc.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 47 'br' 'br_ln296' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.45>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%i_3 = phi i2 %add_ln296, void %for.inc.i.i.split, i2 0, void %for.body.lr.ph.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 48 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_40 = phi i8 %tmp, void %for.inc.i.i.split, i8 %state_load_2, void %for.body.lr.ph.i.i"   --->   Operation 49 'phi' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_41 = phi i8 %empty_40, void %for.inc.i.i.split, i8 %state_load_1, void %for.body.lr.ph.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 50 'phi' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_42 = phi i8 %empty_41, void %for.inc.i.i.split, i8 %state_load, void %for.body.lr.ph.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 51 'phi' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = phi i8 %empty_42, void %for.inc.i.i.split, i8 %state_load_4, void %for.body.lr.ph.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 52 'phi' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i2 %i_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 53 'zext' 'zext_ln296' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.13ns)   --->   "%icmp_ln296_1 = icmp_eq  i3 %zext_ln296, i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 54 'icmp' 'icmp_ln296_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 0"   --->   Operation 55 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.56ns)   --->   "%add_ln296 = add i2 %i_3, i2 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 56 'add' 'add_ln296' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln296 = br i1 %icmp_ln296_1, void %for.inc.i.i.split, void %for.end10.loopexit.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 57 'br' 'br_ln296' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln293 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:293]   --->   Operation 58 'specloopname' 'specloopname_ln293' <Predicate = (!icmp_ln296_1)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln296 = br void %for.inc.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 59 'br' 'br_ln296' <Predicate = (!icmp_ln296_1)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln300 = store i8 %tmp, i4 %state_addr_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 60 'store' 'store_ln300' <Predicate = (icmp_ln296_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln300 = store i8 %empty_42, i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 61 'store' 'store_ln300' <Predicate = (icmp_ln296_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 62 [1/1] (2.32ns)   --->   "%store_ln300 = store i8 %empty_41, i4 %state_addr_4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 62 'store' 'store_ln300' <Predicate = (!icmp_ln296)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln300 = store i8 %empty_40, i4 %state_addr_5" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 63 'store' 'store_ln300' <Predicate = (!icmp_ln296)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln303 = br void %_Z8shiftRowPhh.exit.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:303]   --->   Operation 64 'br' 'br_ln303' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln285 = store i3 %i_5, i3 %i_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 65 'store' 'store_ln285' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln285 = br void %for.inc.i2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 66 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_round_Pipeline_mixColumnsLoop, i8 %state"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_round_Pipeline_VITIS_LOOP_308_1, i8 %state, i8 %roundKey"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_round_Pipeline_VITIS_LOOP_308_1, i8 %state, i8 %roundKey"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln392 = ret" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:392]   --->   Operation 70 'ret' 'ret_ln392' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'store' operation ('store_ln285', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285) of constant 0 on local variable 'i' [6]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('i', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287) on local variable 'i' [9]  (0 ns)
	'getelementptr' operation ('state', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287) [20]  (0 ns)
	'load' operation ('state_load_4', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) on array 'state' [33]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_load_4', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) on array 'state' [33]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_load_1', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) on array 'state' [35]  (2.32 ns)

 <State 6>: 3.45ns
The critical path consists of the following:
	'phi' operation ('tmp', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) with incoming values : ('state_load_4', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) ('state_load', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) ('state_load_1', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) ('state_load_2', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) [43]  (0 ns)
	'store' operation ('store_ln300', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) of variable 'tmp', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300 on array 'state' [53]  (2.32 ns)
	blocking operation 1.13 ns on control path)

 <State 7>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln300', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) of variable 'empty_41', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300 on array 'state' [55]  (2.32 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
