--------------- Build Started: 03/11/2022 02:01:51 Project: VDAC_Saw_Export, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\jaspe\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\jaspe\Documents\neuralStim\VDAC_Saw_Export.cydsn\VDAC_Saw_Export.cyprj -d CYBLE-416045-02 -s C:\Users\jaspe\Documents\neuralStim\VDAC_Saw_Export.cydsn\Generated_Source\PSoC6 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "VDAC_Out_P9_6(0)". (App=cydsfit)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 03/11/2022 02:02:16 ---------------
