// Seed: 3738613653
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_8;
  assign id_8[1] = id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    output wand id_3,
    output supply0 id_4
    , id_9,
    input wire id_5
    , id_10,
    input supply0 id_6,
    input wor id_7
);
  assign id_3 = -1;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11,
      id_10
  );
endmodule
