# VHDL_Project1
Beginning vhdl project about creating mux and basic concurrent signal assignments by using Xilinx Artix-7 FPGA XC7A100T-1CSG324C board
