--- verilog_synth
+++ uhdm_synth
@@ -1,29 +1,24 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-39.10" *)
+(* top =  1  *)
 module gen_test7();
-(* src = "dut.sv:11.23-11.24" *)
-wire [31:0] \cond.init.x ;
-(* src = "dut.sv:17.23-17.24" *)
-wire [31:0] \cond.proc.x ;
-(* src = "dut.sv:7.14-7.22" *)
 wire [2:0] \cond.sub_out1 ;
-(* src = "dut.sv:8.14-8.22" *)
 wire [2:0] \cond.sub_out2 ;
-(* src = "dut.sv:9.15-9.23" *)
 wire [2:0] \cond.sub_out3 ;
+wire \cond.x ;
+(* \reg  = 32'd1 *)
 (* src = "dut.sv:2.12-2.16" *)
 wire [2:0] out1;
+(* \reg  = 32'd1 *)
 (* src = "dut.sv:3.12-3.16" *)
 wire [2:0] out2;
 (* src = "dut.sv:4.13-4.17" *)
 wire [2:0] out3;
-assign \cond.proc.x  = 32'd2;
-assign \cond.init.x  = 32'd4;
+assign \cond.x  = 1'h0;
 assign \cond.sub_out3  = 3'h7;
-assign \cond.sub_out2  = 3'h2;
-assign \cond.sub_out1  = 3'h4;
+assign \cond.sub_out2  = 3'h0;
+assign \cond.sub_out1  = 3'h0;
 assign out3 = 3'h7;
-assign out2 = 3'h2;
-assign out1 = 3'h4;
+assign out2 = 3'h0;
+assign out1 = 3'h0;
 endmodule
