
*** Running vivado
    with args -log mb_usb_hdmi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/Downloads/ece385/lab666/LaB6_2_provided/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1046.953 ; gain = 13.156
Command: read_checkpoint -auto_incremental -incremental U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16996
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1856.477 ; gain = 409.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/lab7.1/mb_usb_hdmi_top.sv:14]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'qiu' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1170]
INFO: [Synth 8-6157] synthesizing module 'qiu_axi_uartlite_0_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_axi_uartlite_0_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'qiu_clk_wiz_1_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_clk_wiz_1_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'qiu_axi_gpio_1_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_axi_gpio_1_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'qiu_axi_gpio_2_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_axi_gpio_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_axi_gpio_2_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_axi_gpio_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'qiu_axi_gpio_0_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_axi_gpio_0_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'qiu_mdm_1_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_mdm_1_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'qiu_microblaze_0_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_microblaze_0_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'qiu_microblaze_0_axi_intc_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_microblaze_0_axi_intc_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'qiu_microblaze_0_axi_periph_0' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1836]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_6MQW9G' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_6MQW9G' (0#1) [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1K63CY9' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1K63CY9' (0#1) [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_X7XIFZ' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_X7XIFZ' (0#1) [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1B7TTSQ' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1B7TTSQ' (0#1) [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1NRB5TU' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1NRB5TU' (0#1) [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_2ZQT3B' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_2ZQT3B' (0#1) [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1ES1Z49' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1ES1Z49' (0#1) [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1GZI9RI' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:2926]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1GZI9RI' (0#1) [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:2926]
INFO: [Synth 8-6157] synthesizing module 'qiu_xbar_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_xbar_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'qiu_xbar_0' is unconnected for instance 'xbar' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:2885]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'qiu_xbar_0' is unconnected for instance 'xbar' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:2885]
WARNING: [Synth 8-7023] instance 'xbar' of module 'qiu_xbar_0' has 40 connections declared, but only 38 given [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:2885]
INFO: [Synth 8-6155] done synthesizing module 'qiu_microblaze_0_axi_periph_0' (0#1) [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1836]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1Z0OZ3Q' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:936]
INFO: [Synth 8-6157] synthesizing module 'qiu_dlmb_bram_if_cntlr_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_dlmb_bram_if_cntlr_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'qiu_dlmb_v10_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_dlmb_v10_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'qiu_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1082]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'qiu_dlmb_v10_0' has 25 connections declared, but only 24 given [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1082]
INFO: [Synth 8-6157] synthesizing module 'qiu_ilmb_bram_if_cntlr_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_ilmb_bram_if_cntlr_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'qiu_ilmb_v10_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_ilmb_v10_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'qiu_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1128]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'qiu_ilmb_v10_0' has 25 connections declared, but only 24 given [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1128]
INFO: [Synth 8-6157] synthesizing module 'qiu_lmb_bram_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_lmb_bram_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'qiu_lmb_bram_0' is unconnected for instance 'lmb_bram' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1153]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'qiu_lmb_bram_0' is unconnected for instance 'lmb_bram' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1153]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'qiu_lmb_bram_0' has 16 connections declared, but only 14 given [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1153]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1Z0OZ3Q' (0#1) [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:936]
INFO: [Synth 8-6157] synthesizing module 'qiu_microblaze_0_xlconcat_0' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_microblaze_0_xlconcat_0/synth/qiu_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'qiu_microblaze_0_xlconcat_0' (0#1) [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_microblaze_0_xlconcat_0/synth/qiu_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'qiu_rst_clk_wiz_1_100M_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_rst_clk_wiz_1_100M_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'qiu_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1772]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'qiu_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1772]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'qiu_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1772]
INFO: [Synth 8-6157] synthesizing module 'qiu_axi_quad_spi_0_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_axi_quad_spi_0_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'qiu_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1781]
WARNING: [Synth 8-7071] port 'io1_o' of module 'qiu_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1781]
WARNING: [Synth 8-7071] port 'io1_t' of module 'qiu_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1781]
WARNING: [Synth 8-7071] port 'sck_t' of module 'qiu_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1781]
WARNING: [Synth 8-7071] port 'ss_t' of module 'qiu_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1781]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'qiu_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1781]
INFO: [Synth 8-6157] synthesizing module 'qiu_axi_timer_0_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'qiu_axi_timer_0_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/qiu_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'qiu_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1810]
WARNING: [Synth 8-7071] port 'generateout1' of module 'qiu_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1810]
WARNING: [Synth 8-7071] port 'pwm0' of module 'qiu_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1810]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'qiu_axi_timer_0_0' has 26 connections declared, but only 23 given [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1810]
INFO: [Synth 8-6155] done synthesizing module 'qiu' (0#1) [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/synth/qiu.v:1170]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/lab7.1/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/lab7.1/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/lab7.1/mb_usb_hdmi_top.sv:113]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/lab7.1/mb_usb_hdmi_top.sv:113]
INFO: [Synth 8-6157] synthesizing module 'contra_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'player1_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'player1_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/player1_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'player1_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/player1_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'player1_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'player1_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'player1_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'player2_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'player2_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/player2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'player2_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/player2_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'player2_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'player2_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'player2_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'dead_meat_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/dead_meat_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'dead_meat_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/dead_meat_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dead_meat_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/dead_meat_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'dead_meat_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/dead_meat_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'dead_meat_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/dead_meat_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'dead_meat_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/dead_meat_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'zero_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/zero_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'zero_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/zero_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'zero_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/zero_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'zero_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/zero_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'zero_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/zero_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'zero_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/zero_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'one_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/one_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'one_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/one_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'one_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/one_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'one_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/one_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'one_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/one_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'one_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/one_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'two_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/two_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'two_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/two_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'two_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/two_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'two_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/two_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'two_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/two_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'two_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/two_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'three_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/three_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'three_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/three_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'three_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/three_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'three_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/three_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'three_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/three_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'three_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/three_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'four_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/four_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'four_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/four_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'four_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/four_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'four_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/four_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'four_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/four_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'four_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/four_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'five_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/five_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'five_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/five_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'five_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/five_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'five_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/five_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'five_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/five_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'five_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/five_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'gameover1_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/gameover1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'gameover1_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/gameover1_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'gameover1_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/gameover1_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'gameover1_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/gameover1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'gameover1_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/gameover1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'gameover1_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/gameover1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'background_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/background_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'background_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/background_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'contra_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'contra_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_palette.sv:1]
INFO: [Synth 8-6157] synthesizing module 'player1_1_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player1_1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'player1_action1_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/player1_action1_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'player1_action1_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/player1_action1_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'player1_1_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player1_1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'player1_1_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player1_1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'player1_1_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player1_1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'player1_2_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player1_2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'player1_2_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/player1_2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'player1_2_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/player1_2_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'player1_2_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player1_2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'player1_2_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player1_2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'player1_2_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player1_2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'player1_3_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player1_3_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'player1_3_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/player1_3_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'player1_3_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/player1_3_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'player1_3_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player1_3_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'player1_3_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player1_3_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'player1_3_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player1_3_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'player2_1_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player2_1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'player2_1_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/player2_1_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'player2_1_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/player2_1_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'player2_1_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player2_1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'player2_1_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player2_1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'player2_1_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player2_1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'player2_2_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player2_2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'player2_2_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/player2_2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'player2_2_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/player2_2_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'player2_2_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player2_2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'player2_2_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player2_2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'player2_2_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player2_2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'player2_3_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player2_3_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'player2_3_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/player2_3_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'player2_3_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/player2_3_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'player2_3_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player2_3_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'player2_3_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player2_3_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'player2_3_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/player2_3_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'enemies_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/enemies_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'enemies_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/enemies_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'enemies_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/enemies_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'enemies_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/enemies_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'enemies_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/enemies_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'enemies_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/enemies_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tree2_example' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/tree2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tree2_rom' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/tree2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'tree2_rom' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/tree2_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'tree2_palette' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/tree2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tree2_palette' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/tree2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tree2_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/tree2_example.sv:1]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:517]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:585]
INFO: [Synth 8-6155] done synthesizing module 'contra_example' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:1]
WARNING: [Synth 8-7071] port 'BallS_tree' of module 'contra_example' is unconnected for instance 'contra' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/lab7.1/mb_usb_hdmi_top.sv:122]
WARNING: [Synth 8-7023] instance 'contra' of module 'contra_example' has 52 connections declared, but only 51 given [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/lab7.1/mb_usb_hdmi_top.sv:122]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/.Xil/Vivado-27348-ECEB-3022-03/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ball' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/ball.sv:18]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/ball.sv:466]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/ball.sv:507]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/ball.sv:714]
INFO: [Synth 8-6155] done synthesizing module 'ball' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/ball.sv:18]
WARNING: [Synth 8-7071] port 'BallS_tree' of module 'ball' is unconnected for instance 'ball_instance' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/lab7.1/mb_usb_hdmi_top.sv:216]
WARNING: [Synth 8-7071] port 'counter_jump2' of module 'ball' is unconnected for instance 'ball_instance' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/lab7.1/mb_usb_hdmi_top.sv:216]
WARNING: [Synth 8-7071] port 'state_1' of module 'ball' is unconnected for instance 'ball_instance' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/lab7.1/mb_usb_hdmi_top.sv:216]
WARNING: [Synth 8-7023] instance 'ball_instance' of module 'ball' has 49 connections declared, but only 46 given [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/lab7.1/mb_usb_hdmi_top.sv:216]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/lab7.1/mb_usb_hdmi_top.sv:14]
WARNING: [Synth 8-6014] Unused sequential element clock_divider_counter_reg was removed.  [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:386]
WARNING: [Synth 8-6014] Unused sequential element slow_frame_clk_reg was removed.  [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:388]
WARNING: [Synth 8-87] always_comb on 'ball_on_zero_reg' did not result in combinational logic [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:698]
WARNING: [Synth 8-87] always_comb on 'ball_on_one_reg' did not result in combinational logic [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:702]
WARNING: [Synth 8-87] always_comb on 'ball_on_two_reg' did not result in combinational logic [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:705]
WARNING: [Synth 8-87] always_comb on 'ball_on_three_reg' did not result in combinational logic [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:709]
WARNING: [Synth 8-87] always_comb on 'ball_on_four_reg' did not result in combinational logic [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:713]
WARNING: [Synth 8-87] always_comb on 'ball_on_five_reg' did not result in combinational logic [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:717]
WARNING: [Synth 8-6014] Unused sequential element counter_state_reg was removed.  [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/ball.sv:627]
WARNING: [Synth 8-87] always_comb on 'counter_flag_reg' did not result in combinational logic [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/ball.sv:394]
WARNING: [Synth 8-87] always_comb on 'counter_flag2_reg' did not result in combinational logic [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/ball.sv:427]
WARNING: [Synth 8-87] always_comb on 'signal_enemy_reg' did not result in combinational logic [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/ball.sv:728]
WARNING: [Synth 8-3848] Net BallS_tree in module/entity ball does not have driver. [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/ball.sv:46]
WARNING: [Synth 8-7129] Port BallS_tree[9] in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_tree[8] in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_tree[7] in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_tree[6] in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_tree[5] in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_tree[4] in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_tree[3] in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_tree[2] in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_tree[1] in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_tree[0] in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[9] in module tree2_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[9] in module tree2_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallX[9] in module tree2_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallY[9] in module tree2_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_gameover[9] in module gameover1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_gameover[8] in module gameover1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_gameover[7] in module gameover1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_gameover[6] in module gameover1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_gameover[5] in module gameover1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_gameover[4] in module gameover1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_gameover[3] in module gameover1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_gameover[2] in module gameover1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_gameover[1] in module gameover1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_gameover[0] in module gameover1_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_five[9] in module five_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_five[8] in module five_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_five[7] in module five_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_five[6] in module five_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_five[5] in module five_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_five[4] in module five_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_five[3] in module five_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_five[2] in module five_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_five[1] in module five_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_five[0] in module five_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_four[9] in module four_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_four[8] in module four_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_four[7] in module four_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_four[6] in module four_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_four[5] in module four_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_four[4] in module four_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_four[3] in module four_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_four[2] in module four_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_four[1] in module four_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_four[0] in module four_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_three[9] in module three_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_three[8] in module three_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_three[7] in module three_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_three[6] in module three_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_three[5] in module three_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_three[4] in module three_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_three[3] in module three_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_three[2] in module three_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_three[1] in module three_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_three[0] in module three_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_two[9] in module two_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_two[8] in module two_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_two[7] in module two_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_two[6] in module two_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_two[5] in module two_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_two[4] in module two_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_two[3] in module two_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_two[2] in module two_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_two[1] in module two_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_two[0] in module two_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_one[9] in module one_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_one[8] in module one_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_one[7] in module one_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_one[6] in module one_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_one[5] in module one_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_one[4] in module one_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_one[3] in module one_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_one[2] in module one_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_one[1] in module one_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_one[0] in module one_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_zero[9] in module zero_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_zero[8] in module zero_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_zero[7] in module zero_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_zero[6] in module zero_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_zero[5] in module zero_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_zero[4] in module zero_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_zero[3] in module zero_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_zero[2] in module zero_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_zero[1] in module zero_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallS_zero[0] in module zero_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ballsize_deadmeat[9] in module dead_meat_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ballsize_deadmeat[8] in module dead_meat_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ballsize_deadmeat[7] in module dead_meat_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ballsize_deadmeat[6] in module dead_meat_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ballsize_deadmeat[5] in module dead_meat_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ballsize_deadmeat[4] in module dead_meat_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ballsize_deadmeat[3] in module dead_meat_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ballsize_deadmeat[2] in module dead_meat_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ballsize_deadmeat[1] in module dead_meat_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ballsize_deadmeat[0] in module dead_meat_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ball_size[9] in module contra_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ball_size[8] in module contra_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ball_size[7] in module contra_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ball_size[6] in module contra_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ball_size[5] in module contra_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ball_size[4] in module contra_example is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1977.648 ; gain = 530.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1977.648 ; gain = 530.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1977.648 ; gain = 530.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1977.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/zero_rom/zero_rom/zero_in_context.xdc] for cell 'contra/zero/zero_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/zero_rom/zero_rom/zero_in_context.xdc] for cell 'contra/zero/zero_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_microblaze_0_0/qiu_microblaze_0_0/ball_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_microblaze_0_0/qiu_microblaze_0_0/ball_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_dlmb_v10_0/qiu_dlmb_v10_0/ball_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_dlmb_v10_0/qiu_dlmb_v10_0/ball_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_ilmb_v10_0/qiu_ilmb_v10_0/ball_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_ilmb_v10_0/qiu_ilmb_v10_0/ball_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_dlmb_bram_if_cntlr_0/qiu_dlmb_bram_if_cntlr_0/ball_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_dlmb_bram_if_cntlr_0/qiu_dlmb_bram_if_cntlr_0/ball_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_ilmb_bram_if_cntlr_0/qiu_ilmb_bram_if_cntlr_0/ball_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_ilmb_bram_if_cntlr_0/qiu_ilmb_bram_if_cntlr_0/ball_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_lmb_bram_0/qiu_lmb_bram_0/qiu_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_lmb_bram_0/qiu_lmb_bram_0/qiu_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_xbar_0/qiu_xbar_0/ball_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_xbar_0/qiu_xbar_0/ball_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_microblaze_0_axi_intc_0/qiu_microblaze_0_axi_intc_0/ball_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_microblaze_0_axi_intc_0/qiu_microblaze_0_axi_intc_0/ball_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_mdm_1_0/qiu_mdm_1_0/ball_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_mdm_1_0/qiu_mdm_1_0/ball_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_clk_wiz_1_0/qiu_clk_wiz_1_0/qiu_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_clk_wiz_1_0/qiu_clk_wiz_1_0/qiu_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_rst_clk_wiz_1_100M_0/qiu_rst_clk_wiz_1_100M_0/ball_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_rst_clk_wiz_1_100M_0/qiu_rst_clk_wiz_1_100M_0/ball_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_axi_gpio_0_0/qiu_axi_gpio_0_0/qiu_axi_gpio_0_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_axi_gpio_0_0/qiu_axi_gpio_0_0/qiu_axi_gpio_0_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_axi_gpio_1_0/qiu_axi_gpio_1_0/qiu_axi_gpio_1_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_axi_gpio_1_0/qiu_axi_gpio_1_0/qiu_axi_gpio_1_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_axi_gpio_2_0/qiu_axi_gpio_2_0/ball_axi_gpio_2_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_axi_gpio_2_0/qiu_axi_gpio_2_0/ball_axi_gpio_2_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_axi_timer_0_0/qiu_axi_timer_0_0/qiu_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_axi_timer_0_0/qiu_axi_timer_0_0/qiu_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_axi_quad_spi_0_0/qiu_axi_quad_spi_0_0/ball_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_axi_quad_spi_0_0/qiu_axi_quad_spi_0_0/ball_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_axi_uartlite_0_0/qiu_axi_uartlite_0_0/ball_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/bd/qiu/ip/qiu_axi_uartlite_0_0/qiu_axi_uartlite_0_0/ball_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/background_rom/background_rom/background_rom_in_context.xdc] for cell 'contra/contra_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/background_rom/background_rom/background_rom_in_context.xdc] for cell 'contra/contra_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/dead_meat_rom/dead_meat_rom/dead_meat_rom_in_context.xdc] for cell 'contra/dead_meat/dead_meat_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/dead_meat_rom/dead_meat_rom/dead_meat_rom_in_context.xdc] for cell 'contra/dead_meat/dead_meat_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/one_rom/one_rom/one_rom_in_context.xdc] for cell 'contra/one/one_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/one_rom/one_rom/one_rom_in_context.xdc] for cell 'contra/one/one_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/player1_action1_rom/player1_action1_rom/player1_action1_rom_in_context.xdc] for cell 'contra/player1_1/player1_1_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/player1_action1_rom/player1_action1_rom/player1_action1_rom_in_context.xdc] for cell 'contra/player1_1/player1_1_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/enemies_rom/enemies_rom/enemies_rom_in_context.xdc] for cell 'contra/enemies/enemies_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/enemies_rom/enemies_rom/enemies_rom_in_context.xdc] for cell 'contra/enemies/enemies_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/two_rom/two_rom/two_rom_in_context.xdc] for cell 'contra/two/two_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/two_rom/two_rom/two_rom_in_context.xdc] for cell 'contra/two/two_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/three_rom/three_rom/three_rom_in_context.xdc] for cell 'contra/three/three_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/three_rom/three_rom/three_rom_in_context.xdc] for cell 'contra/three/three_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/four_rom/four_rom/four_rom_in_context.xdc] for cell 'contra/four/four_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/four_rom/four_rom/four_rom_in_context.xdc] for cell 'contra/four/four_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/five_rom/five_rom/five_rom_in_context.xdc] for cell 'contra/five/five_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/five_rom/five_rom/five_rom_in_context.xdc] for cell 'contra/five/five_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/player1_2_rom/player1_2_rom/player1_2_rom_in_context.xdc] for cell 'contra/player1_2/player1_2_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/player1_2_rom/player1_2_rom/player1_2_rom_in_context.xdc] for cell 'contra/player1_2/player1_2_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/player1_3_rom/player1_3_rom/player1_3_rom_in_context.xdc] for cell 'contra/player1_3/player1_3_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/player1_3_rom/player1_3_rom/player1_3_rom_in_context.xdc] for cell 'contra/player1_3/player1_3_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/player2_1_rom/player2_1_rom/player2_1_rom_in_context.xdc] for cell 'contra/player2_1/player2_1_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/player2_1_rom/player2_1_rom/player2_1_rom_in_context.xdc] for cell 'contra/player2_1/player2_1_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/player2_2_rom/player2_2_rom/player2_2_rom_in_context.xdc] for cell 'contra/player2_2/player2_2_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/player2_2_rom/player2_2_rom/player2_2_rom_in_context.xdc] for cell 'contra/player2_2/player2_2_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/player2_3_rom/player2_3_rom/player2_3_rom_in_context.xdc] for cell 'contra/player2_3/player2_3_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/player2_3_rom/player2_3_rom/player2_3_rom_in_context.xdc] for cell 'contra/player2_3/player2_3_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/player1_rom/player1_rom/player1_rom_in_context.xdc] for cell 'contra/player1/player1_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/player1_rom/player1_rom/player1_rom_in_context.xdc] for cell 'contra/player1/player1_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/player2_rom/player2_rom/player2_rom_in_context.xdc] for cell 'contra/player2/player2_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/player2_rom/player2_rom/player2_rom_in_context.xdc] for cell 'contra/player2/player2_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/gameover1_rom/gameover1_rom/gameover1_rom_in_context.xdc] for cell 'contra/gameover1/gameover1_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/gameover1_rom/gameover1_rom/gameover1_rom_in_context.xdc] for cell 'contra/gameover1/gameover1_rom'
Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/tree2_rom/tree2_rom/tree2_rom_in_context.xdc] for cell 'contra/tree/tree2_rom'
Finished Parsing XDC File [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/tree2_rom/tree2_rom/tree2_rom_in_context.xdc] for cell 'contra/tree/tree2_rom'
Parsing XDC File [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2045.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2045.406 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2047.461 ; gain = 600.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2047.461 ; gain = 600.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  u:/Downloads/ece385/final_project_111/final_project_1/final_project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for contra/zero/zero_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/contra_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/dead_meat/dead_meat_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/one/one_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/player1_1/player1_1_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/enemies/enemies_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/two/two_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/three/three_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/four/four_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/five/five_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/player1_2/player1_2_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/player1_3/player1_3_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/player2_1/player2_1_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/player2_2/player2_2_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/player2_3/player2_3_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/player1/player1_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/player2/player2_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/gameover1/gameover1_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for contra/tree/tree2_rom. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2047.461 ; gain = 600.395
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ball_on_zero_reg' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:698]
WARNING: [Synth 8-327] inferring latch for variable 'ball_on_one_reg' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:702]
WARNING: [Synth 8-327] inferring latch for variable 'ball_on_two_reg' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:705]
WARNING: [Synth 8-327] inferring latch for variable 'ball_on_three_reg' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:709]
WARNING: [Synth 8-327] inferring latch for variable 'ball_on_four_reg' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:713]
WARNING: [Synth 8-327] inferring latch for variable 'ball_on_five_reg' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/new/contra_example.sv:717]
WARNING: [Synth 8-327] inferring latch for variable 'counter_flag2_reg' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/ball.sv:427]
WARNING: [Synth 8-327] inferring latch for variable 'counter_flag_reg' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/ball.sv:394]
WARNING: [Synth 8-327] inferring latch for variable 'signal_enemy_reg' [U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.srcs/sources_1/imports/design_source/ball.sv:728]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2047.461 ; gain = 600.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 42    
	   2 Input   11 Bit       Adders := 5     
	   3 Input   11 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 20    
	   3 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 18    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 61    
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input   12 Bit        Muxes := 19    
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 46    
	   4 Input   10 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 24    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 85    
	   4 Input    4 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 19    
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0xc8).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x12c).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address1, operation Mode is: (D+A2)*(B:0x280).
DSP Report: register background_offset_reg is absorbed into DSP rom_address1.
DSP Report: operator rom_address1 is absorbed into DSP rom_address1.
DSP Report: operator rom_address2 is absorbed into DSP rom_address1.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0x172).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x500).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP BallX_enemies_location1, operation Mode is: (A:0xbb8)*B.
DSP Report: operator BallX_enemies_location1 is absorbed into DSP BallX_enemies_location1.
WARNING: [Synth 8-3917] design mb_usb_hdmi_top has port hex_segA[7] driven by constant 1
WARNING: [Synth 8-3917] design mb_usb_hdmi_top has port hex_segB[7] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (ball_instance/counter_flag2_reg[1]) is unused and will be removed from module mb_usb_hdmi_top.
WARNING: [Synth 8-3332] Sequential element (ball_instance/counter_flag2_reg[0]) is unused and will be removed from module mb_usb_hdmi_top.
WARNING: [Synth 8-3332] Sequential element (ball_instance/counter_flag_reg[1]) is unused and will be removed from module mb_usb_hdmi_top.
WARNING: [Synth 8-3332] Sequential element (ball_instance/counter_flag_reg[0]) is unused and will be removed from module mb_usb_hdmi_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 2220.574 ; gain = 773.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|player1_example   | C+A*(B:0x32)     | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|player2_example   | C+A*(B:0x32)     | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dead_meat_example | C+A*(B:0xc8)     | 14     | 8      | 10     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|zero_example      | C+A*(B:0x32)     | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|one_example       | C+A*(B:0x32)     | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|two_example       | C+A*(B:0x32)     | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|three_example     | C+A*(B:0x32)     | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|four_example      | C+A*(B:0x32)     | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|five_example      | C+A*(B:0x32)     | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|gameover1_example | C+A*(B:0x12c)    | 16     | 9      | 10     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|player1_1_example | C+A*(B:0x32)     | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|player1_2_example | C+A*(B:0x32)     | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|player1_3_example | C+A*(B:0x32)     | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|player2_1_example | C+A*(B:0x32)     | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|player2_2_example | C+A*(B:0x32)     | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|player2_3_example | C+A*(B:0x32)     | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|enemies_example   | C+A*(B:0x32)     | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|contra_example    | (D+A2)*(B:0x280) | 11     | 10     | -      | 10     | 22     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|contra_example    | A*(B:0x172)      | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|contra_example    | C+A*(B:0x500)    | 11     | 11     | 12     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ball              | (A:0xbb8)*B      | 10     | 12     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 2220.574 ; gain = 773.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 2220.574 ; gain = 773.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 2220.574 ; gain = 773.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 2220.574 ; gain = 773.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 2220.574 ; gain = 773.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 2220.574 ; gain = 773.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 2220.574 ; gain = 773.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 2220.574 ; gain = 773.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 2220.574 ; gain = 773.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ball              | A*B         | 10     | 12     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|contra_example    | D+A'*B      | 11     | 10     | -      | 10     | 22     | 1    | 0    | -    | 0    | 0     | 0    | 0    | 
|contra_example    | A*B         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|contra_example    | C+A*B       | 11     | 11     | 12     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dead_meat_example | C+A*B       | 14     | 8      | 10     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|enemies_example   | C+A*B       | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|five_example      | C+A*B       | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|four_example      | C+A*B       | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|gameover1_example | C+A*B       | 16     | 9      | 10     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|one_example       | C+A*B       | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|player1_example   | C+A*B       | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|player1_1_example | C+A*B       | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|player1_2_example | C+A*B       | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|player1_3_example | C+A*B       | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|player2_example   | C+A*B       | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|player2_1_example | C+A*B       | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|player2_2_example | C+A*B       | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|player2_3_example | C+A*B       | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|three_example     | C+A*B       | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|two_example       | C+A*B       | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|zero_example      | C+A*B       | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |qiu_xbar_0                  |         1|
|2     |qiu_axi_uartlite_0_0        |         1|
|3     |qiu_clk_wiz_1_0             |         1|
|4     |qiu_axi_gpio_1_0            |         1|
|5     |qiu_axi_gpio_2_0            |         1|
|6     |qiu_axi_gpio_0_0            |         1|
|7     |qiu_mdm_1_0                 |         1|
|8     |qiu_microblaze_0_0          |         1|
|9     |qiu_microblaze_0_axi_intc_0 |         1|
|10    |qiu_rst_clk_wiz_1_100M_0    |         1|
|11    |qiu_axi_quad_spi_0_0        |         1|
|12    |qiu_axi_timer_0_0           |         1|
|13    |qiu_dlmb_bram_if_cntlr_0    |         1|
|14    |qiu_dlmb_v10_0              |         1|
|15    |qiu_ilmb_bram_if_cntlr_0    |         1|
|16    |qiu_ilmb_v10_0              |         1|
|17    |qiu_lmb_bram_0              |         1|
|18    |clk_wiz_0                   |         1|
|19    |hdmi_tx_0                   |         1|
|20    |background_rom              |         1|
|21    |dead_meat_rom               |         1|
|22    |enemies_rom                 |         1|
|23    |five_rom                    |         1|
|24    |four_rom                    |         1|
|25    |gameover1_rom               |         1|
|26    |one_rom                     |         1|
|27    |player1_rom                 |         1|
|28    |player1_action1_rom         |         1|
|29    |player1_2_rom               |         1|
|30    |player1_3_rom               |         1|
|31    |player2_rom                 |         1|
|32    |player2_1_rom               |         1|
|33    |player2_2_rom               |         1|
|34    |player2_3_rom               |         1|
|35    |three_rom                   |         1|
|36    |tree2_rom                   |         1|
|37    |two_rom                     |         1|
|38    |zero_rom                    |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |background_rom            |     1|
|2     |clk_wiz                   |     1|
|3     |dead_meat_rom             |     1|
|4     |enemies_rom               |     1|
|5     |five_rom                  |     1|
|6     |four_rom                  |     1|
|7     |gameover1_rom             |     1|
|8     |hdmi_tx                   |     1|
|9     |one_rom                   |     1|
|10    |player1_2_rom             |     1|
|11    |player1_3_rom             |     1|
|12    |player1_action1_rom       |     1|
|13    |player1_rom               |     1|
|14    |player2_1_rom             |     1|
|15    |player2_2_rom             |     1|
|16    |player2_3_rom             |     1|
|17    |player2_rom               |     1|
|18    |qiu_axi_gpio_0            |     1|
|19    |qiu_axi_gpio_1            |     1|
|20    |qiu_axi_gpio_2            |     1|
|21    |qiu_axi_quad_spi_0        |     1|
|22    |qiu_axi_timer_0           |     1|
|23    |qiu_axi_uartlite_0        |     1|
|24    |qiu_clk_wiz_1             |     1|
|25    |qiu_dlmb_bram_if_cntlr    |     1|
|26    |qiu_dlmb_v10              |     1|
|27    |qiu_ilmb_bram_if_cntlr    |     1|
|28    |qiu_ilmb_v10              |     1|
|29    |qiu_lmb_bram              |     1|
|30    |qiu_mdm_1                 |     1|
|31    |qiu_microblaze_0          |     1|
|32    |qiu_microblaze_0_axi_intc |     1|
|33    |qiu_rst_clk_wiz_1_100M    |     1|
|34    |qiu_xbar                  |     1|
|35    |three_rom                 |     1|
|36    |tree2_rom                 |     1|
|37    |two_rom                   |     1|
|38    |zero_rom                  |     1|
|39    |BUFG                      |     3|
|40    |CARRY4                    |   346|
|41    |DSP48E1                   |    21|
|44    |LUT1                      |   248|
|45    |LUT2                      |   652|
|46    |LUT3                      |   359|
|47    |LUT4                      |   316|
|48    |LUT5                      |   156|
|49    |LUT6                      |   441|
|50    |FDCE                      |    22|
|51    |FDRE                      |   307|
|52    |FDSE                      |    30|
|53    |LD                        |     6|
|54    |LDP                       |     1|
|55    |IBUF                      |     4|
|56    |OBUF                      |    29|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 2220.574 ; gain = 773.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 167 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 2220.574 ; gain = 703.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 2220.574 ; gain = 773.508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2220.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 374 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2220.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 6 instances
  LDP => LDPE: 1 instance 

Synth Design complete, checksum: 6b51322
INFO: [Common 17-83] Releasing license: Synthesis
227 Infos, 164 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:17 . Memory (MB): peak = 2220.574 ; gain = 1168.758
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'U:/Downloads/ece385/final_project_111/final_project_1/final_project_1.runs/synth_1/mb_usb_hdmi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_synth.rpt -pb mb_usb_hdmi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 20:08:42 2024...
