$date
	Fri Apr 13 16:41:49 2018
$end

$version
	Synopsys VCS version I-2014.03-2
$end

$timescale
	1s
$end

$comment Csum: 1 c04b81feb5c9caa5 $end


$scope module INST_MEM_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 16 # in [15:0] $end
$var wire 1 $ out [15] $end
$var wire 1 % out [14] $end
$var wire 1 & out [13] $end
$var wire 1 ' out [12] $end
$var wire 1 ( out [11] $end
$var wire 1 ) out [10] $end
$var wire 1 * out [9] $end
$var wire 1 + out [8] $end
$var wire 1 , out [7] $end
$var wire 1 - out [6] $end
$var wire 1 . out [5] $end
$var wire 1 / out [4] $end
$var wire 1 0 out [3] $end
$var wire 1 1 out [2] $end
$var wire 1 2 out [1] $end
$var wire 1 3 out [0] $end

$scope module DUT $end
$var wire 16 # PC_addr [15:0] $end
$var wire 1 " rst $end
$var wire 1 ! clk $end
$var reg 16 4 INST_out [15:0] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0!
x3
x)
x(
x'
x&
x%
x$
x2
x1
x0
x/
x.
x-
x,
x+
x*
0"
bxxxxxxxxxxxxxxxx 4
bxxxxxxxxxxxxxxxx #
$end
#5
1!
#10
0!
#11
1"
b0000000000000000 #
#15
1!
b1111111000100000 4
1$
1%
1&
1'
1(
1)
1*
0+
0,
0-
1.
0/
00
01
02
03
#20
0!
#22
b0000000000000010 #
#25
1!
b1111101100100001 4
0)
1+
13
#30
0!
#33
b0000000000000100 #
#35
1!
b1001001111111111 4
0%
0&
0(
1,
1-
1/
10
11
12
#40
0!
#44
b0000000000000110 #
#45
1!
b1000010001001100 4
0'
1)
0*
0+
0,
0.
0/
02
03
#50
0!
