TimeQuest Timing Analyzer report for riscv_cache_top
Mon Jun 12 13:08:54 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'clk'
 17. Slow 1200mV 85C Model Recovery: 'clk'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'clk'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Slow 1200mV 85C Model Metastability Report
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'clk'
 37. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Hold: 'clk'
 40. Slow 1200mV 0C Model Recovery: 'clk'
 41. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'clk'
 43. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Slow 1200mV 0C Model Metastability Report
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'clk'
 59. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Hold: 'clk'
 61. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Recovery: 'clk'
 63. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 64. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Removal: 'clk'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Propagation Delay
 73. Minimum Propagation Delay
 74. Fast 1200mV 0C Model Metastability Report
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Propagation Delay
 81. Minimum Propagation Delay
 82. Board Trace Model Assignments
 83. Input Transition Times
 84. Signal Integrity Metrics (Slow 1200mv 0c Model)
 85. Signal Integrity Metrics (Slow 1200mv 85c Model)
 86. Signal Integrity Metrics (Fast 1200mv 0c Model)
 87. Setup Transfers
 88. Hold Transfers
 89. Recovery Transfers
 90. Removal Transfers
 91. Report TCCS
 92. Report RSKM
 93. Unconstrained Paths
 94. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; riscv_cache_top                                     ;
; Device Family      ; Cyclone IV GX                                       ;
; Device Name        ; EP4CGX150DF31C7                                     ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.3%      ;
;     Processors 3-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; riscv_cache_top.sdc ; OK     ; Mon Jun 12 13:08:43 2017 ;
+---------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk                 ; Base ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 33.59 MHz ; 33.59 MHz       ; altera_reserved_tck ;      ;
; 42.8 MHz  ; 42.8 MHz        ; clk                 ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 16.634 ; 0.000         ;
; altera_reserved_tck ; 35.114 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Hold Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; -0.025 ; -0.039        ;
; clk                 ; 0.341  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 38.694 ; 0.000         ;
; altera_reserved_tck ; 47.778 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.854 ; 0.000         ;
; altera_reserved_tck ; 1.382 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; clk                 ; 19.719 ; 0.000              ;
; altera_reserved_tck ; 49.718 ; 0.000              ;
+---------------------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                              ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.634 ; addr[3]   ; cache:cache1|sets[3].data[9][1][21]  ; clk          ; clk         ; 40.000       ; -0.072     ; 23.292     ;
; 16.862 ; addr[4]   ; cache:cache1|sets[3].data[9][1][21]  ; clk          ; clk         ; 40.000       ; -0.072     ; 23.064     ;
; 17.094 ; addr[3]   ; cache:cache1|sets[3].data[1][0][26]  ; clk          ; clk         ; 40.000       ; -0.115     ; 22.789     ;
; 17.148 ; addr[3]   ; cache:cache1|sets[3].data[11][1][21] ; clk          ; clk         ; 40.000       ; -0.074     ; 22.776     ;
; 17.154 ; addr[3]   ; cache:cache1|sets[3].data[20][1][21] ; clk          ; clk         ; 40.000       ; -0.072     ; 22.772     ;
; 17.168 ; addr[3]   ; cache:cache1|sets[3].data[28][1][24] ; clk          ; clk         ; 40.000       ; -0.106     ; 22.724     ;
; 17.220 ; addr[3]   ; cache:cache1|sets[3].data[3][1][22]  ; clk          ; clk         ; 40.000       ; -0.084     ; 22.694     ;
; 17.223 ; addr[3]   ; cache:cache1|sets[2].data[14][1][1]  ; clk          ; clk         ; 40.000       ; -0.101     ; 22.674     ;
; 17.223 ; addr[3]   ; cache:cache1|sets[2].data[14][1][0]  ; clk          ; clk         ; 40.000       ; -0.101     ; 22.674     ;
; 17.223 ; addr[3]   ; cache:cache1|sets[2].data[14][1][2]  ; clk          ; clk         ; 40.000       ; -0.101     ; 22.674     ;
; 17.223 ; addr[3]   ; cache:cache1|sets[2].data[14][1][3]  ; clk          ; clk         ; 40.000       ; -0.101     ; 22.674     ;
; 17.223 ; addr[3]   ; cache:cache1|sets[2].data[14][1][4]  ; clk          ; clk         ; 40.000       ; -0.101     ; 22.674     ;
; 17.223 ; addr[3]   ; cache:cache1|sets[2].data[14][1][5]  ; clk          ; clk         ; 40.000       ; -0.101     ; 22.674     ;
; 17.223 ; addr[3]   ; cache:cache1|sets[2].data[14][1][6]  ; clk          ; clk         ; 40.000       ; -0.101     ; 22.674     ;
; 17.223 ; addr[3]   ; cache:cache1|sets[2].data[14][1][7]  ; clk          ; clk         ; 40.000       ; -0.101     ; 22.674     ;
; 17.274 ; addr[4]   ; cache:cache1|sets[3].data[1][0][26]  ; clk          ; clk         ; 40.000       ; -0.115     ; 22.609     ;
; 17.376 ; addr[4]   ; cache:cache1|sets[3].data[11][1][21] ; clk          ; clk         ; 40.000       ; -0.074     ; 22.548     ;
; 17.382 ; addr[4]   ; cache:cache1|sets[3].data[20][1][21] ; clk          ; clk         ; 40.000       ; -0.072     ; 22.544     ;
; 17.396 ; addr[4]   ; cache:cache1|sets[3].data[28][1][24] ; clk          ; clk         ; 40.000       ; -0.106     ; 22.496     ;
; 17.448 ; addr[4]   ; cache:cache1|sets[3].data[3][1][22]  ; clk          ; clk         ; 40.000       ; -0.084     ; 22.466     ;
; 17.452 ; addr[4]   ; cache:cache1|sets[2].data[14][1][1]  ; clk          ; clk         ; 40.000       ; -0.101     ; 22.445     ;
; 17.452 ; addr[4]   ; cache:cache1|sets[2].data[14][1][0]  ; clk          ; clk         ; 40.000       ; -0.101     ; 22.445     ;
; 17.452 ; addr[4]   ; cache:cache1|sets[2].data[14][1][2]  ; clk          ; clk         ; 40.000       ; -0.101     ; 22.445     ;
; 17.452 ; addr[4]   ; cache:cache1|sets[2].data[14][1][3]  ; clk          ; clk         ; 40.000       ; -0.101     ; 22.445     ;
; 17.452 ; addr[4]   ; cache:cache1|sets[2].data[14][1][4]  ; clk          ; clk         ; 40.000       ; -0.101     ; 22.445     ;
; 17.452 ; addr[4]   ; cache:cache1|sets[2].data[14][1][5]  ; clk          ; clk         ; 40.000       ; -0.101     ; 22.445     ;
; 17.452 ; addr[4]   ; cache:cache1|sets[2].data[14][1][6]  ; clk          ; clk         ; 40.000       ; -0.101     ; 22.445     ;
; 17.452 ; addr[4]   ; cache:cache1|sets[2].data[14][1][7]  ; clk          ; clk         ; 40.000       ; -0.101     ; 22.445     ;
; 17.456 ; addr[3]   ; cache:cache1|sets[3].data[18][1][21] ; clk          ; clk         ; 40.000       ; -0.071     ; 22.471     ;
; 17.485 ; addr[3]   ; cache:cache1|sets[2].data[12][0][9]  ; clk          ; clk         ; 40.000       ; -0.107     ; 22.406     ;
; 17.568 ; addr[3]   ; cache:cache1|sets[3].data[6][0][26]  ; clk          ; clk         ; 40.000       ; -0.129     ; 22.301     ;
; 17.578 ; addr[3]   ; cache:cache1|sets[2].data[14][1][8]  ; clk          ; clk         ; 40.000       ; -0.070     ; 22.350     ;
; 17.578 ; addr[3]   ; cache:cache1|sets[2].data[14][1][9]  ; clk          ; clk         ; 40.000       ; -0.070     ; 22.350     ;
; 17.578 ; addr[3]   ; cache:cache1|sets[2].data[14][1][10] ; clk          ; clk         ; 40.000       ; -0.070     ; 22.350     ;
; 17.578 ; addr[3]   ; cache:cache1|sets[2].data[14][1][11] ; clk          ; clk         ; 40.000       ; -0.070     ; 22.350     ;
; 17.578 ; addr[3]   ; cache:cache1|sets[2].data[14][1][12] ; clk          ; clk         ; 40.000       ; -0.070     ; 22.350     ;
; 17.578 ; addr[3]   ; cache:cache1|sets[2].data[14][1][13] ; clk          ; clk         ; 40.000       ; -0.070     ; 22.350     ;
; 17.578 ; addr[3]   ; cache:cache1|sets[2].data[14][1][14] ; clk          ; clk         ; 40.000       ; -0.070     ; 22.350     ;
; 17.578 ; addr[3]   ; cache:cache1|sets[2].data[14][1][24] ; clk          ; clk         ; 40.000       ; -0.070     ; 22.350     ;
; 17.589 ; addr[3]   ; cache:cache1|sets[2].data[16][1][14] ; clk          ; clk         ; 40.000       ; -0.096     ; 22.313     ;
; 17.595 ; addr[3]   ; cache:cache1|sets[3].data[30][1][11] ; clk          ; clk         ; 40.000       ; -0.098     ; 22.305     ;
; 17.620 ; addr[3]   ; cache:cache1|sets[3].data[19][1][24] ; clk          ; clk         ; 40.000       ; -0.114     ; 22.264     ;
; 17.621 ; addr[3]   ; cache:cache1|sets[3].data[16][0][28] ; clk          ; clk         ; 40.000       ; -0.110     ; 22.267     ;
; 17.636 ; addr[3]   ; cache:cache1|sets[3].data[3][1][24]  ; clk          ; clk         ; 40.000       ; -0.081     ; 22.281     ;
; 17.636 ; addr[3]   ; cache:cache1|sets[3].data[2][1][24]  ; clk          ; clk         ; 40.000       ; -0.081     ; 22.281     ;
; 17.643 ; addr[3]   ; cache:cache1|sets[3].data[0][1][28]  ; clk          ; clk         ; 40.000       ; -0.070     ; 22.285     ;
; 17.646 ; addr[3]   ; cache:cache1|sets[3].data[13][1][11] ; clk          ; clk         ; 40.000       ; -0.070     ; 22.282     ;
; 17.665 ; addr[4]   ; cache:cache1|sets[2].data[12][0][9]  ; clk          ; clk         ; 40.000       ; -0.107     ; 22.226     ;
; 17.668 ; addr[3]   ; cache:cache1|sets[2].data[26][1][30] ; clk          ; clk         ; 40.000       ; -0.082     ; 22.248     ;
; 17.672 ; addr[3]   ; cache:cache1|sets[2].data[2][0][9]   ; clk          ; clk         ; 40.000       ; -0.103     ; 22.223     ;
; 17.684 ; addr[4]   ; cache:cache1|sets[3].data[18][1][21] ; clk          ; clk         ; 40.000       ; -0.071     ; 22.243     ;
; 17.695 ; addr[3]   ; cache:cache1|sets[2].data[0][0][9]   ; clk          ; clk         ; 40.000       ; -0.102     ; 22.201     ;
; 17.721 ; addr[3]   ; cache:cache1|sets[3].data[0][0][26]  ; clk          ; clk         ; 40.000       ; -0.113     ; 22.164     ;
; 17.748 ; addr[4]   ; cache:cache1|sets[3].data[6][0][26]  ; clk          ; clk         ; 40.000       ; -0.129     ; 22.121     ;
; 17.761 ; addr[3]   ; cache:cache1|sets[2].data[23][0][9]  ; clk          ; clk         ; 40.000       ; -0.115     ; 22.122     ;
; 17.765 ; addr[3]   ; cache:cache1|sets[2].data[27][0][9]  ; clk          ; clk         ; 40.000       ; -0.109     ; 22.124     ;
; 17.780 ; addr[3]   ; cache:cache1|sets[3].data[27][1][22] ; clk          ; clk         ; 40.000       ; -0.106     ; 22.112     ;
; 17.795 ; addr[3]   ; cache:cache1|sets[3].data[26][1][28] ; clk          ; clk         ; 40.000       ; -0.082     ; 22.121     ;
; 17.799 ; addr[3]   ; cache:cache1|sets[3].data[17][1][21] ; clk          ; clk         ; 40.000       ; -0.073     ; 22.126     ;
; 17.801 ; addr[4]   ; cache:cache1|sets[3].data[16][0][28] ; clk          ; clk         ; 40.000       ; -0.110     ; 22.087     ;
; 17.807 ; addr[4]   ; cache:cache1|sets[2].data[14][1][8]  ; clk          ; clk         ; 40.000       ; -0.070     ; 22.121     ;
; 17.807 ; addr[4]   ; cache:cache1|sets[2].data[14][1][9]  ; clk          ; clk         ; 40.000       ; -0.070     ; 22.121     ;
; 17.807 ; addr[4]   ; cache:cache1|sets[2].data[14][1][10] ; clk          ; clk         ; 40.000       ; -0.070     ; 22.121     ;
; 17.807 ; addr[4]   ; cache:cache1|sets[2].data[14][1][11] ; clk          ; clk         ; 40.000       ; -0.070     ; 22.121     ;
; 17.807 ; addr[4]   ; cache:cache1|sets[2].data[14][1][12] ; clk          ; clk         ; 40.000       ; -0.070     ; 22.121     ;
; 17.807 ; addr[4]   ; cache:cache1|sets[2].data[14][1][13] ; clk          ; clk         ; 40.000       ; -0.070     ; 22.121     ;
; 17.807 ; addr[4]   ; cache:cache1|sets[2].data[14][1][14] ; clk          ; clk         ; 40.000       ; -0.070     ; 22.121     ;
; 17.807 ; addr[4]   ; cache:cache1|sets[2].data[14][1][24] ; clk          ; clk         ; 40.000       ; -0.070     ; 22.121     ;
; 17.811 ; addr[3]   ; cache:cache1|sets[3].data[5][1][6]   ; clk          ; clk         ; 40.000       ; -0.081     ; 22.106     ;
; 17.811 ; addr[3]   ; cache:cache1|sets[3].data[5][1][7]   ; clk          ; clk         ; 40.000       ; -0.081     ; 22.106     ;
; 17.811 ; addr[3]   ; cache:cache1|sets[3].data[5][1][8]   ; clk          ; clk         ; 40.000       ; -0.081     ; 22.106     ;
; 17.811 ; addr[3]   ; cache:cache1|sets[3].data[5][1][9]   ; clk          ; clk         ; 40.000       ; -0.081     ; 22.106     ;
; 17.811 ; addr[3]   ; cache:cache1|sets[3].data[5][1][10]  ; clk          ; clk         ; 40.000       ; -0.081     ; 22.106     ;
; 17.811 ; addr[3]   ; cache:cache1|sets[3].data[5][1][11]  ; clk          ; clk         ; 40.000       ; -0.081     ; 22.106     ;
; 17.811 ; addr[3]   ; cache:cache1|sets[3].data[5][1][12]  ; clk          ; clk         ; 40.000       ; -0.081     ; 22.106     ;
; 17.811 ; addr[3]   ; cache:cache1|sets[3].data[5][1][27]  ; clk          ; clk         ; 40.000       ; -0.081     ; 22.106     ;
; 17.813 ; addr[3]   ; cache:cache1|sets[3].data[9][1][22]  ; clk          ; clk         ; 40.000       ; -0.072     ; 22.113     ;
; 17.816 ; addr[4]   ; cache:cache1|sets[2].data[16][1][14] ; clk          ; clk         ; 40.000       ; -0.096     ; 22.086     ;
; 17.823 ; addr[4]   ; cache:cache1|sets[3].data[30][1][11] ; clk          ; clk         ; 40.000       ; -0.098     ; 22.077     ;
; 17.844 ; addr[3]   ; cache:cache1|sets[3].data[19][1][22] ; clk          ; clk         ; 40.000       ; -0.074     ; 22.080     ;
; 17.845 ; addr[3]   ; cache:cache1|sets[3].data[18][1][11] ; clk          ; clk         ; 40.000       ; -0.098     ; 22.055     ;
; 17.848 ; addr[4]   ; cache:cache1|sets[3].data[19][1][24] ; clk          ; clk         ; 40.000       ; -0.114     ; 22.036     ;
; 17.852 ; addr[4]   ; cache:cache1|sets[2].data[2][0][9]   ; clk          ; clk         ; 40.000       ; -0.103     ; 22.043     ;
; 17.853 ; addr[3]   ; cache:cache1|sets[3].data[28][0][28] ; clk          ; clk         ; 40.000       ; -0.118     ; 22.027     ;
; 17.854 ; addr[3]   ; cache:cache1|sets[3].data[19][0][28] ; clk          ; clk         ; 40.000       ; -0.117     ; 22.027     ;
; 17.864 ; addr[4]   ; cache:cache1|sets[3].data[3][1][24]  ; clk          ; clk         ; 40.000       ; -0.081     ; 22.053     ;
; 17.864 ; addr[4]   ; cache:cache1|sets[3].data[2][1][24]  ; clk          ; clk         ; 40.000       ; -0.081     ; 22.053     ;
; 17.870 ; addr[3]   ; cache:cache1|sets[3].data[20][1][28] ; clk          ; clk         ; 40.000       ; -0.072     ; 22.056     ;
; 17.871 ; addr[4]   ; cache:cache1|sets[3].data[0][1][28]  ; clk          ; clk         ; 40.000       ; -0.070     ; 22.057     ;
; 17.874 ; addr[4]   ; cache:cache1|sets[3].data[13][1][11] ; clk          ; clk         ; 40.000       ; -0.070     ; 22.054     ;
; 17.875 ; addr[4]   ; cache:cache1|sets[2].data[0][0][9]   ; clk          ; clk         ; 40.000       ; -0.102     ; 22.021     ;
; 17.876 ; addr[3]   ; cache:cache1|sets[2].data[1][1][14]  ; clk          ; clk         ; 40.000       ; -0.097     ; 22.025     ;
; 17.894 ; addr[4]   ; cache:cache1|sets[2].data[26][1][30] ; clk          ; clk         ; 40.000       ; -0.082     ; 22.022     ;
; 17.896 ; addr[3]   ; cache:cache1|sets[2].data[11][1][14] ; clk          ; clk         ; 40.000       ; -0.104     ; 21.998     ;
; 17.897 ; addr[3]   ; cache:cache1|sets[2].data[18][1][14] ; clk          ; clk         ; 40.000       ; -0.098     ; 22.003     ;
; 17.901 ; addr[4]   ; cache:cache1|sets[3].data[0][0][26]  ; clk          ; clk         ; 40.000       ; -0.113     ; 21.984     ;
; 17.903 ; addr[3]   ; cache:cache1|sets[3].data[2][0][26]  ; clk          ; clk         ; 40.000       ; -0.106     ; 21.989     ;
; 17.904 ; addr[3]   ; cache:cache1|sets[2].data[28][1][30] ; clk          ; clk         ; 40.000       ; -0.082     ; 22.012     ;
; 17.916 ; addr[3]   ; cache:cache1|sets[3].data[19][1][28] ; clk          ; clk         ; 40.000       ; -0.074     ; 22.008     ;
; 17.929 ; addr[3]   ; cache:cache1|sets[2].data[28][1][22] ; clk          ; clk         ; 40.000       ; -0.082     ; 21.987     ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 35.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -3.259     ; 10.607     ;
; 43.951 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 5.987      ;
; 44.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 5.111      ;
; 44.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 5.090      ;
; 45.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 4.492      ;
; 45.573 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 4.359      ;
; 46.237 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 3.695      ;
; 46.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 3.580      ;
; 46.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 3.506      ;
; 46.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 3.354      ;
; 46.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 3.279      ;
; 46.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 2.996      ;
; 46.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 2.970      ;
; 47.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 2.915      ;
; 47.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 2.840      ;
; 47.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 2.207      ;
; 47.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.049     ; 2.071      ;
; 48.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 1.520      ;
; 85.540 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a117~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.409     ; 14.049     ;
; 87.549 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a152~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.219      ; 12.708     ;
; 87.554 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a316~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.225      ; 12.709     ;
; 87.608 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a150~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 12.642     ;
; 87.630 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a346~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.247      ; 12.655     ;
; 87.633 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a218~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 12.593     ;
; 87.662 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a6~portb_address_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.247      ; 12.623     ;
; 87.687 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a278~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.246      ; 12.597     ;
; 87.696 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a253~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.433     ; 11.869     ;
; 87.712 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a363~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.380     ; 11.906     ;
; 87.743 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 12.466     ;
; 87.743 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 12.466     ;
; 87.745 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 12.470     ;
; 87.853 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a295~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.373     ; 11.772     ;
; 87.860 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a14~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 12.374     ;
; 87.892 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a317~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 12.327     ;
; 87.920 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a44~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.205      ; 12.323     ;
; 87.941 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a336~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[64]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.443     ; 11.614     ;
; 87.971 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 12.238     ;
; 87.971 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 12.238     ;
; 87.973 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 12.242     ;
; 87.981 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a220~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.242      ; 12.299     ;
; 88.012 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a16~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.246      ; 12.272     ;
; 88.034 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 12.219     ;
; 88.034 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 12.219     ;
; 88.036 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.221      ; 12.223     ;
; 88.111 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 12.109     ;
; 88.111 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 12.109     ;
; 88.113 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 12.113     ;
; 88.142 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 12.067     ;
; 88.142 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 12.067     ;
; 88.144 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 12.071     ;
; 88.145 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.278      ; 12.171     ;
; 88.145 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.278      ; 12.171     ;
; 88.147 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.250      ; 12.141     ;
; 88.147 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.250      ; 12.141     ;
; 88.147 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.284      ; 12.175     ;
; 88.149 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.256      ; 12.145     ;
; 88.155 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 12.077     ;
; 88.155 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 12.077     ;
; 88.157 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 12.081     ;
; 88.246 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a181~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 11.979     ;
; 88.262 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 11.991     ;
; 88.262 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 11.991     ;
; 88.264 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.221      ; 11.995     ;
; 88.277 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a316~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.225      ; 11.986     ;
; 88.303 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a228~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.446     ; 11.249     ;
; 88.303 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a453~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.227      ; 11.962     ;
; 88.309 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a84~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.234      ; 11.963     ;
; 88.334 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a321~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.362     ; 11.302     ;
; 88.339 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 11.881     ;
; 88.339 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 11.881     ;
; 88.341 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 11.885     ;
; 88.373 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.278      ; 11.943     ;
; 88.373 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.278      ; 11.943     ;
; 88.375 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.250      ; 11.913     ;
; 88.375 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.250      ; 11.913     ;
; 88.375 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.284      ; 11.947     ;
; 88.377 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.256      ; 11.917     ;
; 88.383 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 11.849     ;
; 88.383 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 11.849     ;
; 88.385 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 11.853     ;
; 88.433 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a185~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.386     ; 11.179     ;
; 88.433 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 11.820     ;
; 88.433 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 11.820     ;
; 88.435 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.221      ; 11.824     ;
; 88.459 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a66~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.251      ; 11.830     ;
; 88.459 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a66~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.251      ; 11.830     ;
; 88.461 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a66~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.257      ; 11.834     ;
; 88.510 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 11.710     ;
; 88.510 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 11.710     ;
; 88.512 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 11.714     ;
; 88.537 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a212~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.250      ; 11.751     ;
; 88.544 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.278      ; 11.772     ;
; 88.544 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.278      ; 11.772     ;
; 88.546 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.250      ; 11.742     ;
; 88.546 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.250      ; 11.742     ;
; 88.546 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.284      ; 11.776     ;
; 88.548 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.256      ; 11.746     ;
; 88.554 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 11.678     ;
; 88.554 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 11.678     ;
; 88.556 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 11.682     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -0.025 ; altera_reserved_tdi                                                                                                                                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 3.240      ; 2.401      ;
; -0.014 ; altera_reserved_tdi                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 3.229      ; 2.401      ;
; 0.105  ; altera_reserved_tdi                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 3.237      ; 2.528      ;
; 0.109  ; altera_reserved_tdi                                                                                                                                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 3.278      ; 2.573      ;
; 0.111  ; altera_reserved_tdi                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 3.229      ; 2.526      ;
; 0.145  ; altera_reserved_tdi                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 3.245      ; 2.576      ;
; 0.145  ; altera_reserved_tdi                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 3.245      ; 2.576      ;
; 0.149  ; altera_reserved_tdi                                                                                                                                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 3.238      ; 2.573      ;
; 0.150  ; altera_reserved_tdi                                                                                                                                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 3.240      ; 2.576      ;
; 0.158  ; altera_reserved_tdi                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 3.229      ; 2.573      ;
; 0.164  ; altera_reserved_tdi                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 3.223      ; 2.573      ;
; 0.376  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a411~portb_address_reg0                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.381      ; 0.979      ;
; 0.394  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.395  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.396  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.400  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.402  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a204~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.393      ; 1.017      ;
; 0.405  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a314~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.390      ; 1.017      ;
; 0.406  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a276~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.384      ; 1.012      ;
; 0.408  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.682      ;
; 0.408  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.682      ;
; 0.410  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a102~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.397      ; 1.029      ;
; 0.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.686      ;
; 0.417  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a231~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.392      ; 1.031      ;
; 0.417  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a343~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.388      ; 1.027      ;
; 0.417  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a411~portb_address_reg0                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.381      ; 1.020      ;
; 0.418  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.419  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.420  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.694      ;
; 0.420  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.421  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.695      ;
; 0.422  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.695      ;
; 0.423  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[35]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a35~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.040      ;
; 0.423  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[47]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a523~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.398      ; 1.043      ;
; 0.424  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.697      ;
; 0.425  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a246~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.393      ; 1.040      ;
; 0.425  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.698      ;
; 0.425  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.698      ;
; 0.425  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.698      ;
; 0.426  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a99~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.383      ; 1.031      ;
; 0.426  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.699      ;
; 0.426  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.699      ;
; 0.426  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.699      ;
; 0.426  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.699      ;
; 0.427  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[39]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a447~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.392      ; 1.041      ;
; 0.427  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.700      ;
; 0.427  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.700      ;
; 0.427  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.701      ;
; 0.427  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.700      ;
; 0.427  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.700      ;
; 0.428  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a281~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.021      ;
; 0.428  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a444~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 1.041      ;
; 0.429  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[50]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a458~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.385      ; 1.036      ;
; 0.429  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[58]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a534~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.397      ; 1.048      ;
; 0.431  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[37]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a377~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.397      ; 1.050      ;
; 0.432  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a439~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 1.045      ;
; 0.432  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.706      ;
; 0.432  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.706      ;
; 0.432  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.706      ;
; 0.434  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a205~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.396      ; 1.052      ;
; 0.434  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a411~portb_address_reg0                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.381      ; 1.037      ;
; 0.434  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.707      ;
; 0.437  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a263~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.384      ; 1.043      ;
; 0.438  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a331~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.394      ; 1.054      ;
; 0.440  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.713      ;
; 0.441  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[40]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a448~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.399      ; 1.062      ;
; 0.442  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a411~portb_address_reg0                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.381      ; 1.045      ;
; 0.444  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a165~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.385      ; 1.051      ;
; 0.447  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a453~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.383      ; 1.052      ;
; 0.450  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a348~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.382      ; 1.054      ;
; 0.450  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a411~portb_address_reg0                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.381      ; 1.053      ;
; 0.452  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.726      ;
; 0.454  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[55]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a531~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.394      ; 1.070      ;
; 0.454  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a411~portb_address_reg0                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.381      ; 1.057      ;
; 0.455  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a308~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.383      ; 1.060      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                           ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; inst_addr[11]                  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.458      ; 1.021      ;
; 0.355 ; inst_addr[10]                  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.458      ; 1.035      ;
; 0.356 ; inst_addr[1]                   ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.458      ; 1.036      ;
; 0.358 ; inst_addr[2]                   ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.458      ; 1.038      ;
; 0.358 ; inst_addr[3]                   ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.458      ; 1.038      ;
; 0.372 ; inst_addr[8]                   ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.458      ; 1.052      ;
; 0.375 ; inst_addr[9]                   ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.458      ; 1.055      ;
; 0.391 ; cache:cache1|sets[0].dirty[15] ; cache:cache1|sets[0].dirty[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[0].dirty[6]  ; cache:cache1|sets[0].dirty[6]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[0].dirty[14] ; cache:cache1|sets[0].dirty[14]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[3].dirty[26] ; cache:cache1|sets[3].dirty[26]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[2].dirty[26] ; cache:cache1|sets[2].dirty[26]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[0].dirty[26] ; cache:cache1|sets[0].dirty[26]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[0].dirty[10] ; cache:cache1|sets[0].dirty[10]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[2].dirty[28] ; cache:cache1|sets[2].dirty[28]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[2].dirty[24] ; cache:cache1|sets[2].dirty[24]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[2].dirty[30] ; cache:cache1|sets[2].dirty[30]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[2].dirty[27] ; cache:cache1|sets[2].dirty[27]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[2].dirty[11] ; cache:cache1|sets[2].dirty[11]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[2].dirty[13] ; cache:cache1|sets[2].dirty[13]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[2].dirty[15] ; cache:cache1|sets[2].dirty[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[2].dirty[14] ; cache:cache1|sets[2].dirty[14]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[2].dirty[12] ; cache:cache1|sets[2].dirty[12]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[2].valid[9]  ; cache:cache1|sets[2].valid[9]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[2].valid[25] ; cache:cache1|sets[2].valid[25]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[1].dirty[12] ; cache:cache1|sets[1].dirty[12]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[1].dirty[15] ; cache:cache1|sets[1].dirty[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[1].dirty[14] ; cache:cache1|sets[1].dirty[14]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[1].dirty[28] ; cache:cache1|sets[1].dirty[28]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[1].dirty[30] ; cache:cache1|sets[1].dirty[30]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[1].dirty[27] ; cache:cache1|sets[1].dirty[27]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[1].dirty[31] ; cache:cache1|sets[1].dirty[31]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[0].dirty[28] ; cache:cache1|sets[0].dirty[28]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[0].dirty[30] ; cache:cache1|sets[0].dirty[30]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[0].dirty[31] ; cache:cache1|sets[0].dirty[31]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[0].dirty[27] ; cache:cache1|sets[0].dirty[27]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[0].dirty[11] ; cache:cache1|sets[0].dirty[11]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[0].dirty[12] ; cache:cache1|sets[0].dirty[12]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[3].dirty[14] ; cache:cache1|sets[3].dirty[14]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[3].dirty[12] ; cache:cache1|sets[3].dirty[12]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[3].dirty[13] ; cache:cache1|sets[3].dirty[13]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[3].dirty[15] ; cache:cache1|sets[3].dirty[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[3].dirty[30] ; cache:cache1|sets[3].dirty[30]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[3].dirty[27] ; cache:cache1|sets[3].dirty[27]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[3].dirty[31] ; cache:cache1|sets[3].dirty[31]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[3].dirty[24] ; cache:cache1|sets[3].dirty[24]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|sets[3].dirty[28] ; cache:cache1|sets[3].dirty[28]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|set_count[2]      ; cache:cache1|set_count[2]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|set_count[1]      ; cache:cache1|set_count[1]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; cache:cache1|set_count[0]      ; cache:cache1|set_count[0]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.392 ; cache:cache1|sets[0].dirty[17] ; cache:cache1|sets[0].dirty[17]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[0].dirty[21] ; cache:cache1|sets[0].dirty[21]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[0].dirty[20] ; cache:cache1|sets[0].dirty[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[0].dirty[16] ; cache:cache1|sets[0].dirty[16]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[18] ; cache:cache1|sets[2].dirty[18]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[0].dirty[18] ; cache:cache1|sets[0].dirty[18]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[22] ; cache:cache1|sets[2].dirty[22]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[0].dirty[22] ; cache:cache1|sets[0].dirty[22]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[0].dirty[19] ; cache:cache1|sets[0].dirty[19]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[19] ; cache:cache1|sets[2].dirty[19]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[23] ; cache:cache1|sets[2].dirty[23]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[0].dirty[23] ; cache:cache1|sets[0].dirty[23]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[0].dirty[29] ; cache:cache1|sets[0].dirty[29]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[0].dirty[24] ; cache:cache1|sets[0].dirty[24]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[0].dirty[25] ; cache:cache1|sets[0].dirty[25]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[31] ; cache:cache1|sets[2].dirty[31]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; inst_addr[7]                   ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.458      ; 1.072      ;
; 0.392 ; current_st[0]                  ; current_st[0]                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[20] ; cache:cache1|sets[2].dirty[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[21] ; cache:cache1|sets[2].dirty[21]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[17] ; cache:cache1|sets[2].dirty[17]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[29] ; cache:cache1|sets[2].dirty[29]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[25] ; cache:cache1|sets[2].dirty[25]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[16] ; cache:cache1|sets[2].dirty[16]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[9]  ; cache:cache1|sets[2].dirty[9]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[8]  ; cache:cache1|sets[2].dirty[8]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[10] ; cache:cache1|sets[2].dirty[10]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[1]  ; cache:cache1|sets[2].dirty[1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[0]  ; cache:cache1|sets[2].dirty[0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[3]  ; cache:cache1|sets[2].dirty[3]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[2]  ; cache:cache1|sets[2].dirty[2]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[6]  ; cache:cache1|sets[2].dirty[6]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[4]  ; cache:cache1|sets[2].dirty[4]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[7]  ; cache:cache1|sets[2].dirty[7]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].dirty[5]  ; cache:cache1|sets[2].dirty[5]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].valid[8]  ; cache:cache1|sets[2].valid[8]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].valid[12] ; cache:cache1|sets[2].valid[12]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].valid[0]  ; cache:cache1|sets[2].valid[0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].valid[7]  ; cache:cache1|sets[2].valid[7]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].valid[5]  ; cache:cache1|sets[2].valid[5]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].valid[28] ; cache:cache1|sets[2].valid[28]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[2].valid[29] ; cache:cache1|sets[2].valid[29]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[1].valid[1]  ; cache:cache1|sets[1].valid[1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[1].valid[3]  ; cache:cache1|sets[1].valid[3]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[1].valid[0]  ; cache:cache1|sets[1].valid[0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[1].valid[11] ; cache:cache1|sets[1].valid[11]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[1].valid[8]  ; cache:cache1|sets[1].valid[8]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[1].valid[9]  ; cache:cache1|sets[1].valid[9]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[1].valid[5]  ; cache:cache1|sets[1].valid[5]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; cache:cache1|sets[1].valid[4]  ; cache:cache1|sets[1].valid[4]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                         ;
+--------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 38.694 ; rst       ; cache:cache1|set_to_replace[21][0] ; clk          ; clk         ; 40.000       ; 3.307      ; 3.611      ;
; 38.694 ; rst       ; cache:cache1|set_to_replace[25][0] ; clk          ; clk         ; 40.000       ; 3.308      ; 3.612      ;
; 38.694 ; rst       ; cache:cache1|set_to_replace[24][0] ; clk          ; clk         ; 40.000       ; 3.308      ; 3.612      ;
; 38.694 ; rst       ; cache:cache1|set_to_replace[17][0] ; clk          ; clk         ; 40.000       ; 3.307      ; 3.611      ;
; 38.694 ; rst       ; cache:cache1|set_to_replace[24][1] ; clk          ; clk         ; 40.000       ; 3.308      ; 3.612      ;
; 38.694 ; rst       ; cache:cache1|set_to_replace[21][1] ; clk          ; clk         ; 40.000       ; 3.307      ; 3.611      ;
; 38.694 ; rst       ; cache:cache1|set_to_replace[17][1] ; clk          ; clk         ; 40.000       ; 3.307      ; 3.611      ;
; 38.694 ; rst       ; cache:cache1|set_to_replace[25][1] ; clk          ; clk         ; 40.000       ; 3.308      ; 3.612      ;
; 38.694 ; rst       ; cache:cache1|sets[1].valid[1]      ; clk          ; clk         ; 40.000       ; 3.309      ; 3.613      ;
; 38.694 ; rst       ; cache:cache1|sets[1].valid[3]      ; clk          ; clk         ; 40.000       ; 3.309      ; 3.613      ;
; 38.694 ; rst       ; cache:cache1|sets[1].valid[9]      ; clk          ; clk         ; 40.000       ; 3.309      ; 3.613      ;
; 38.694 ; rst       ; cache:cache1|sets[1].valid[26]     ; clk          ; clk         ; 40.000       ; 3.309      ; 3.613      ;
; 38.694 ; rst       ; cache:cache1|sets[1].valid[20]     ; clk          ; clk         ; 40.000       ; 3.309      ; 3.613      ;
; 38.695 ; rst       ; data[2]                            ; clk          ; clk         ; 40.000       ; 3.296      ; 3.599      ;
; 38.695 ; rst       ; data[3]                            ; clk          ; clk         ; 40.000       ; 3.296      ; 3.599      ;
; 38.695 ; rst       ; data[19]                           ; clk          ; clk         ; 40.000       ; 3.300      ; 3.603      ;
; 38.695 ; rst       ; data[20]                           ; clk          ; clk         ; 40.000       ; 3.300      ; 3.603      ;
; 38.695 ; rst       ; data[21]                           ; clk          ; clk         ; 40.000       ; 3.300      ; 3.603      ;
; 38.695 ; rst       ; data[31]                           ; clk          ; clk         ; 40.000       ; 3.296      ; 3.599      ;
; 38.695 ; rst       ; cache:cache1|rep_buf.addr[6]       ; clk          ; clk         ; 40.000       ; 3.318      ; 3.621      ;
; 38.696 ; rst       ; opCode[3]                          ; clk          ; clk         ; 40.000       ; 3.280      ; 3.582      ;
; 38.696 ; rst       ; opCode[0]                          ; clk          ; clk         ; 40.000       ; 3.280      ; 3.582      ;
; 38.696 ; rst       ; current_st[2]                      ; clk          ; clk         ; 40.000       ; 3.314      ; 3.616      ;
; 38.696 ; rst       ; cache:cache1|line_buf[1]           ; clk          ; clk         ; 40.000       ; 3.295      ; 3.597      ;
; 38.696 ; rst       ; cache:cache1|set_to_replace[14][0] ; clk          ; clk         ; 40.000       ; 3.294      ; 3.596      ;
; 38.696 ; rst       ; cache:cache1|set_to_replace[13][0] ; clk          ; clk         ; 40.000       ; 3.295      ; 3.597      ;
; 38.696 ; rst       ; cache:cache1|set_to_replace[9][0]  ; clk          ; clk         ; 40.000       ; 3.294      ; 3.596      ;
; 38.696 ; rst       ; cache:cache1|set_to_replace[5][0]  ; clk          ; clk         ; 40.000       ; 3.281      ; 3.583      ;
; 38.696 ; rst       ; cache:cache1|set_to_replace[1][0]  ; clk          ; clk         ; 40.000       ; 3.281      ; 3.583      ;
; 38.696 ; rst       ; cache:cache1|set_to_replace[8][0]  ; clk          ; clk         ; 40.000       ; 3.283      ; 3.585      ;
; 38.696 ; rst       ; cache:cache1|set_to_replace[0][0]  ; clk          ; clk         ; 40.000       ; 3.283      ; 3.585      ;
; 38.696 ; rst       ; cache:cache1|set_to_replace[29][0] ; clk          ; clk         ; 40.000       ; 3.291      ; 3.593      ;
; 38.696 ; rst       ; cache:cache1|set_to_replace[29][1] ; clk          ; clk         ; 40.000       ; 3.291      ; 3.593      ;
; 38.696 ; rst       ; cache:cache1|set_to_replace[8][1]  ; clk          ; clk         ; 40.000       ; 3.283      ; 3.585      ;
; 38.696 ; rst       ; cache:cache1|set_to_replace[0][1]  ; clk          ; clk         ; 40.000       ; 3.283      ; 3.585      ;
; 38.696 ; rst       ; cache:cache1|set_to_replace[9][1]  ; clk          ; clk         ; 40.000       ; 3.294      ; 3.596      ;
; 38.696 ; rst       ; cache:cache1|set_to_replace[5][1]  ; clk          ; clk         ; 40.000       ; 3.281      ; 3.583      ;
; 38.696 ; rst       ; cache:cache1|set_to_replace[1][1]  ; clk          ; clk         ; 40.000       ; 3.281      ; 3.583      ;
; 38.696 ; rst       ; cache:cache1|set_to_replace[14][1] ; clk          ; clk         ; 40.000       ; 3.294      ; 3.596      ;
; 38.696 ; rst       ; cache:cache1|set_to_replace[7][1]  ; clk          ; clk         ; 40.000       ; 3.275      ; 3.577      ;
; 38.696 ; rst       ; cache:cache1|tag_buf[5]            ; clk          ; clk         ; 40.000       ; 3.310      ; 3.612      ;
; 38.696 ; rst       ; cache:cache1|tag_buf[4]            ; clk          ; clk         ; 40.000       ; 3.310      ; 3.612      ;
; 38.696 ; rst       ; cache:cache1|sets[2].valid[8]      ; clk          ; clk         ; 40.000       ; 3.290      ; 3.592      ;
; 38.696 ; rst       ; cache:cache1|sets[2].valid[13]     ; clk          ; clk         ; 40.000       ; 3.291      ; 3.593      ;
; 38.696 ; rst       ; cache:cache1|sets[2].valid[15]     ; clk          ; clk         ; 40.000       ; 3.291      ; 3.593      ;
; 38.696 ; rst       ; cache:cache1|sets[2].valid[12]     ; clk          ; clk         ; 40.000       ; 3.290      ; 3.592      ;
; 38.696 ; rst       ; cache:cache1|sets[2].valid[14]     ; clk          ; clk         ; 40.000       ; 3.291      ; 3.593      ;
; 38.696 ; rst       ; cache:cache1|sets[2].valid[1]      ; clk          ; clk         ; 40.000       ; 3.291      ; 3.593      ;
; 38.696 ; rst       ; cache:cache1|sets[2].valid[0]      ; clk          ; clk         ; 40.000       ; 3.290      ; 3.592      ;
; 38.696 ; rst       ; cache:cache1|sets[2].valid[3]      ; clk          ; clk         ; 40.000       ; 3.291      ; 3.593      ;
; 38.696 ; rst       ; cache:cache1|sets[2].valid[28]     ; clk          ; clk         ; 40.000       ; 3.290      ; 3.592      ;
; 38.696 ; rst       ; cache:cache1|sets[2].valid[29]     ; clk          ; clk         ; 40.000       ; 3.290      ; 3.592      ;
; 38.696 ; rst       ; cache:cache1|tag_buf[2]            ; clk          ; clk         ; 40.000       ; 3.310      ; 3.612      ;
; 38.696 ; rst       ; cache:cache1|tag_buf[1]            ; clk          ; clk         ; 40.000       ; 3.310      ; 3.612      ;
; 38.696 ; rst       ; cache:cache1|tag_buf[0]            ; clk          ; clk         ; 40.000       ; 3.310      ; 3.612      ;
; 38.696 ; rst       ; cache:cache1|tag_buf[3]            ; clk          ; clk         ; 40.000       ; 3.310      ; 3.612      ;
; 38.696 ; rst       ; cache:cache1|sets[3].valid[29]     ; clk          ; clk         ; 40.000       ; 3.277      ; 3.579      ;
; 38.696 ; rst       ; cache:cache1|sets[3].valid[21]     ; clk          ; clk         ; 40.000       ; 3.277      ; 3.579      ;
; 38.696 ; rst       ; cache:cache1|sets[1].valid[0]      ; clk          ; clk         ; 40.000       ; 3.290      ; 3.592      ;
; 38.696 ; rst       ; cache:cache1|sets[1].valid[11]     ; clk          ; clk         ; 40.000       ; 3.290      ; 3.592      ;
; 38.696 ; rst       ; cache:cache1|sets[1].valid[8]      ; clk          ; clk         ; 40.000       ; 3.290      ; 3.592      ;
; 38.696 ; rst       ; cache:cache1|sets[1].valid[12]     ; clk          ; clk         ; 40.000       ; 3.277      ; 3.579      ;
; 38.696 ; rst       ; cache:cache1|sets[1].valid[16]     ; clk          ; clk         ; 40.000       ; 3.277      ; 3.579      ;
; 38.696 ; rst       ; cache:cache1|sets[1].valid[28]     ; clk          ; clk         ; 40.000       ; 3.290      ; 3.592      ;
; 38.696 ; rst       ; cache:cache1|sets[1].valid[29]     ; clk          ; clk         ; 40.000       ; 3.277      ; 3.579      ;
; 38.696 ; rst       ; cache:cache1|sets[1].valid[21]     ; clk          ; clk         ; 40.000       ; 3.277      ; 3.579      ;
; 38.696 ; rst       ; cache:cache1|sets[0].valid[12]     ; clk          ; clk         ; 40.000       ; 3.277      ; 3.579      ;
; 38.696 ; rst       ; cache:cache1|sets[0].valid[29]     ; clk          ; clk         ; 40.000       ; 3.277      ; 3.579      ;
; 38.696 ; rst       ; cache:cache1|line_count[0]         ; clk          ; clk         ; 40.000       ; 3.312      ; 3.614      ;
; 38.696 ; rst       ; cache:cache1|line_count[1]         ; clk          ; clk         ; 40.000       ; 3.312      ; 3.614      ;
; 38.696 ; rst       ; cache:cache1|line_count[2]         ; clk          ; clk         ; 40.000       ; 3.312      ; 3.614      ;
; 38.696 ; rst       ; cache:cache1|line_count[3]         ; clk          ; clk         ; 40.000       ; 3.312      ; 3.614      ;
; 38.696 ; rst       ; cache:cache1|line_count[4]         ; clk          ; clk         ; 40.000       ; 3.312      ; 3.614      ;
; 38.696 ; rst       ; cache:cache1|line_count[5]         ; clk          ; clk         ; 40.000       ; 3.312      ; 3.614      ;
; 38.696 ; rst       ; cache:cache1|set_count[0]          ; clk          ; clk         ; 40.000       ; 3.312      ; 3.614      ;
; 38.696 ; rst       ; cache:cache1|state[0]              ; clk          ; clk         ; 40.000       ; 3.313      ; 3.615      ;
; 38.696 ; rst       ; cache:cache1|state[1]              ; clk          ; clk         ; 40.000       ; 3.310      ; 3.612      ;
; 38.696 ; rst       ; cache:cache1|state[2]              ; clk          ; clk         ; 40.000       ; 3.313      ; 3.615      ;
; 38.696 ; rst       ; current_st[1]                      ; clk          ; clk         ; 40.000       ; 3.314      ; 3.616      ;
; 38.696 ; rst       ; current_st[0]                      ; clk          ; clk         ; 40.000       ; 3.314      ; 3.616      ;
; 38.696 ; rst       ; data[4]                            ; clk          ; clk         ; 40.000       ; 3.326      ; 3.628      ;
; 38.696 ; rst       ; data[5]                            ; clk          ; clk         ; 40.000       ; 3.326      ; 3.628      ;
; 38.696 ; rst       ; data[11]                           ; clk          ; clk         ; 40.000       ; 3.326      ; 3.628      ;
; 38.696 ; rst       ; data[17]                           ; clk          ; clk         ; 40.000       ; 3.280      ; 3.582      ;
; 38.696 ; rst       ; cache:cache1|rep_buf.addr[8]       ; clk          ; clk         ; 40.000       ; 3.318      ; 3.620      ;
; 38.696 ; rst       ; cache:cache1|rep_buf.addr[10]      ; clk          ; clk         ; 40.000       ; 3.318      ; 3.620      ;
; 38.697 ; rst       ; cache:cache1|set_to_replace[10][0] ; clk          ; clk         ; 40.000       ; 3.294      ; 3.595      ;
; 38.697 ; rst       ; cache:cache1|set_to_replace[2][0]  ; clk          ; clk         ; 40.000       ; 3.304      ; 3.605      ;
; 38.697 ; rst       ; cache:cache1|set_to_replace[6][0]  ; clk          ; clk         ; 40.000       ; 3.304      ; 3.605      ;
; 38.697 ; rst       ; cache:cache1|set_to_replace[3][0]  ; clk          ; clk         ; 40.000       ; 3.308      ; 3.609      ;
; 38.697 ; rst       ; cache:cache1|set_to_replace[7][0]  ; clk          ; clk         ; 40.000       ; 3.307      ; 3.608      ;
; 38.697 ; rst       ; cache:cache1|set_to_replace[15][0] ; clk          ; clk         ; 40.000       ; 3.294      ; 3.595      ;
; 38.697 ; rst       ; cache:cache1|set_to_replace[11][0] ; clk          ; clk         ; 40.000       ; 3.308      ; 3.609      ;
; 38.697 ; rst       ; cache:cache1|set_to_replace[12][0] ; clk          ; clk         ; 40.000       ; 3.283      ; 3.584      ;
; 38.697 ; rst       ; cache:cache1|set_to_replace[4][0]  ; clk          ; clk         ; 40.000       ; 3.283      ; 3.584      ;
; 38.697 ; rst       ; cache:cache1|set_to_replace[22][0] ; clk          ; clk         ; 40.000       ; 3.290      ; 3.591      ;
; 38.697 ; rst       ; cache:cache1|set_to_replace[20][0] ; clk          ; clk         ; 40.000       ; 3.290      ; 3.591      ;
; 38.697 ; rst       ; cache:cache1|set_to_replace[28][0] ; clk          ; clk         ; 40.000       ; 3.281      ; 3.582      ;
; 38.697 ; rst       ; cache:cache1|set_to_replace[16][0] ; clk          ; clk         ; 40.000       ; 3.281      ; 3.582      ;
; 38.697 ; rst       ; cache:cache1|set_to_replace[19][0] ; clk          ; clk         ; 40.000       ; 3.280      ; 3.581      ;
+--------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 2.157      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.291      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.291      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.291      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.291      ;
; 97.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.142      ;
; 97.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.142      ;
; 97.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.142      ;
; 97.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.142      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.123      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.123      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.123      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.123      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.123      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.123      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.123      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.123      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.123      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.123      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.123      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.123      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.117      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.117      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.117      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.117      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.117      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.117      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.117      ;
; 97.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.112      ;
; 97.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.100      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.069      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.069      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.069      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.069      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.069      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.069      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.069      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.069      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.069      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.069      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.069      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.069      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.069      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.069      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.069      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.069      ;
; 98.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.911      ;
; 98.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.856      ;
; 98.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.856      ;
; 98.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.856      ;
; 98.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.856      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.832      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.832      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.832      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.832      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.832      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.832      ;
; 98.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.761      ;
; 98.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.761      ;
; 98.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.761      ;
; 98.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.761      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                         ;
+-------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.854 ; rst       ; addr[1]                            ; clk          ; clk         ; 0.000        ; 3.442      ; 3.482      ;
; 0.855 ; rst       ; cache:cache1|set_to_replace[23][0] ; clk          ; clk         ; 0.000        ; 3.444      ; 3.485      ;
; 0.855 ; rst       ; cache:cache1|set_to_replace[31][0] ; clk          ; clk         ; 0.000        ; 3.444      ; 3.485      ;
; 0.855 ; rst       ; cache:cache1|set_to_replace[31][1] ; clk          ; clk         ; 0.000        ; 3.444      ; 3.485      ;
; 0.855 ; rst       ; cache:cache1|set_to_replace[23][1] ; clk          ; clk         ; 0.000        ; 3.444      ; 3.485      ;
; 0.855 ; rst       ; cache:cache1|sets[2].valid[9]      ; clk          ; clk         ; 0.000        ; 3.448      ; 3.489      ;
; 0.855 ; rst       ; cache:cache1|sets[2].valid[25]     ; clk          ; clk         ; 0.000        ; 3.448      ; 3.489      ;
; 0.855 ; rst       ; cache:cache1|set_count[1]          ; clk          ; clk         ; 0.000        ; 3.445      ; 3.486      ;
; 0.855 ; rst       ; cache:cache1|set_count[2]          ; clk          ; clk         ; 0.000        ; 3.445      ; 3.486      ;
; 0.855 ; rst       ; data[4]                            ; clk          ; clk         ; 0.000        ; 3.455      ; 3.496      ;
; 0.855 ; rst       ; data[5]                            ; clk          ; clk         ; 0.000        ; 3.455      ; 3.496      ;
; 0.855 ; rst       ; data[11]                           ; clk          ; clk         ; 0.000        ; 3.455      ; 3.496      ;
; 0.856 ; rst       ; cache:cache1|line_buf[0]           ; clk          ; clk         ; 0.000        ; 3.416      ; 3.458      ;
; 0.856 ; rst       ; addr[3]                            ; clk          ; clk         ; 0.000        ; 3.432      ; 3.474      ;
; 0.856 ; rst       ; addr[4]                            ; clk          ; clk         ; 0.000        ; 3.432      ; 3.474      ;
; 0.856 ; rst       ; addr[2]                            ; clk          ; clk         ; 0.000        ; 3.432      ; 3.474      ;
; 0.856 ; rst       ; cache:cache1|line_buf[4]           ; clk          ; clk         ; 0.000        ; 3.416      ; 3.458      ;
; 0.856 ; rst       ; cache:cache1|set_to_replace[30][0] ; clk          ; clk         ; 0.000        ; 3.417      ; 3.459      ;
; 0.856 ; rst       ; cache:cache1|set_to_replace[26][0] ; clk          ; clk         ; 0.000        ; 3.417      ; 3.459      ;
; 0.856 ; rst       ; cache:cache1|set_to_replace[26][1] ; clk          ; clk         ; 0.000        ; 3.417      ; 3.459      ;
; 0.856 ; rst       ; cache:cache1|set_to_replace[30][1] ; clk          ; clk         ; 0.000        ; 3.417      ; 3.459      ;
; 0.856 ; rst       ; cache:cache1|set_to_replace[13][1] ; clk          ; clk         ; 0.000        ; 3.416      ; 3.458      ;
; 0.856 ; rst       ; cache:cache1|sets[2].valid[31]     ; clk          ; clk         ; 0.000        ; 3.411      ; 3.453      ;
; 0.856 ; rst       ; cache:cache1|sets[2].valid[23]     ; clk          ; clk         ; 0.000        ; 3.411      ; 3.453      ;
; 0.856 ; rst       ; cache:cache1|sets[2].valid[27]     ; clk          ; clk         ; 0.000        ; 3.411      ; 3.453      ;
; 0.856 ; rst       ; cache:cache1|sets[2].valid[30]     ; clk          ; clk         ; 0.000        ; 3.412      ; 3.454      ;
; 0.856 ; rst       ; cache:cache1|sets[2].valid[22]     ; clk          ; clk         ; 0.000        ; 3.412      ; 3.454      ;
; 0.856 ; rst       ; cache:cache1|sets[2].valid[26]     ; clk          ; clk         ; 0.000        ; 3.412      ; 3.454      ;
; 0.856 ; rst       ; cache:cache1|sets[2].valid[18]     ; clk          ; clk         ; 0.000        ; 3.412      ; 3.454      ;
; 0.856 ; rst       ; cache:cache1|sets[1].valid[18]     ; clk          ; clk         ; 0.000        ; 3.413      ; 3.455      ;
; 0.856 ; rst       ; cache:cache1|sets[1].valid[22]     ; clk          ; clk         ; 0.000        ; 3.413      ; 3.455      ;
; 0.856 ; rst       ; cache:cache1|sets[1].valid[30]     ; clk          ; clk         ; 0.000        ; 3.413      ; 3.455      ;
; 0.856 ; rst       ; cache:cache1|sets[0].valid[4]      ; clk          ; clk         ; 0.000        ; 3.408      ; 3.450      ;
; 0.856 ; rst       ; cache:cache1|sets[0].valid[6]      ; clk          ; clk         ; 0.000        ; 3.408      ; 3.450      ;
; 0.856 ; rst       ; cache:cache1|sets[0].valid[5]      ; clk          ; clk         ; 0.000        ; 3.408      ; 3.450      ;
; 0.856 ; rst       ; cache:cache1|sets[0].valid[7]      ; clk          ; clk         ; 0.000        ; 3.408      ; 3.450      ;
; 0.856 ; rst       ; cache:cache1|sets[0].valid[2]      ; clk          ; clk         ; 0.000        ; 3.408      ; 3.450      ;
; 0.856 ; rst       ; cache:cache1|sets[0].valid[3]      ; clk          ; clk         ; 0.000        ; 3.414      ; 3.456      ;
; 0.856 ; rst       ; cache:cache1|sets[0].valid[13]     ; clk          ; clk         ; 0.000        ; 3.414      ; 3.456      ;
; 0.856 ; rst       ; cache:cache1|sets[0].valid[8]      ; clk          ; clk         ; 0.000        ; 3.414      ; 3.456      ;
; 0.856 ; rst       ; cache:cache1|sets[0].valid[9]      ; clk          ; clk         ; 0.000        ; 3.414      ; 3.456      ;
; 0.856 ; rst       ; cache:cache1|sets[0].valid[30]     ; clk          ; clk         ; 0.000        ; 3.413      ; 3.455      ;
; 0.856 ; rst       ; cache:cache1|sets[0].valid[18]     ; clk          ; clk         ; 0.000        ; 3.413      ; 3.455      ;
; 0.856 ; rst       ; cache:cache1|sets[0].valid[26]     ; clk          ; clk         ; 0.000        ; 3.413      ; 3.455      ;
; 0.856 ; rst       ; cache:cache1|sets[0].valid[22]     ; clk          ; clk         ; 0.000        ; 3.413      ; 3.455      ;
; 0.856 ; rst       ; cache:cache1|sets[0].valid[23]     ; clk          ; clk         ; 0.000        ; 3.411      ; 3.453      ;
; 0.856 ; rst       ; cache:cache1|sets[0].valid[27]     ; clk          ; clk         ; 0.000        ; 3.411      ; 3.453      ;
; 0.856 ; rst       ; cache:cache1|sets[0].valid[31]     ; clk          ; clk         ; 0.000        ; 3.411      ; 3.453      ;
; 0.857 ; rst       ; current_st[2]                      ; clk          ; clk         ; 0.000        ; 3.442      ; 3.485      ;
; 0.857 ; rst       ; cache:cache1|line_buf[2]           ; clk          ; clk         ; 0.000        ; 3.429      ; 3.472      ;
; 0.857 ; rst       ; cache:cache1|line_buf[3]           ; clk          ; clk         ; 0.000        ; 3.429      ; 3.472      ;
; 0.857 ; rst       ; cache:cache1|set_to_replace[27][0] ; clk          ; clk         ; 0.000        ; 3.429      ; 3.472      ;
; 0.857 ; rst       ; cache:cache1|set_to_replace[27][1] ; clk          ; clk         ; 0.000        ; 3.429      ; 3.472      ;
; 0.857 ; rst       ; cache:cache1|sets[2].valid[10]     ; clk          ; clk         ; 0.000        ; 3.414      ; 3.457      ;
; 0.857 ; rst       ; cache:cache1|sets[2].valid[11]     ; clk          ; clk         ; 0.000        ; 3.414      ; 3.457      ;
; 0.857 ; rst       ; cache:cache1|sets[3].valid[25]     ; clk          ; clk         ; 0.000        ; 3.427      ; 3.470      ;
; 0.857 ; rst       ; cache:cache1|sets[3].valid[17]     ; clk          ; clk         ; 0.000        ; 3.427      ; 3.470      ;
; 0.857 ; rst       ; cache:cache1|sets[3].valid[20]     ; clk          ; clk         ; 0.000        ; 3.426      ; 3.469      ;
; 0.857 ; rst       ; cache:cache1|sets[3].valid[16]     ; clk          ; clk         ; 0.000        ; 3.426      ; 3.469      ;
; 0.857 ; rst       ; cache:cache1|sets[3].valid[24]     ; clk          ; clk         ; 0.000        ; 3.426      ; 3.469      ;
; 0.857 ; rst       ; cache:cache1|sets[3].valid[28]     ; clk          ; clk         ; 0.000        ; 3.426      ; 3.469      ;
; 0.857 ; rst       ; cache:cache1|sets[1].valid[17]     ; clk          ; clk         ; 0.000        ; 3.427      ; 3.470      ;
; 0.857 ; rst       ; cache:cache1|sets[1].valid[25]     ; clk          ; clk         ; 0.000        ; 3.427      ; 3.470      ;
; 0.857 ; rst       ; cache:cache1|sets[0].valid[11]     ; clk          ; clk         ; 0.000        ; 3.414      ; 3.457      ;
; 0.857 ; rst       ; cache:cache1|line_count[0]         ; clk          ; clk         ; 0.000        ; 3.441      ; 3.484      ;
; 0.857 ; rst       ; cache:cache1|line_count[1]         ; clk          ; clk         ; 0.000        ; 3.441      ; 3.484      ;
; 0.857 ; rst       ; cache:cache1|line_count[2]         ; clk          ; clk         ; 0.000        ; 3.441      ; 3.484      ;
; 0.857 ; rst       ; cache:cache1|line_count[3]         ; clk          ; clk         ; 0.000        ; 3.441      ; 3.484      ;
; 0.857 ; rst       ; cache:cache1|line_count[4]         ; clk          ; clk         ; 0.000        ; 3.441      ; 3.484      ;
; 0.857 ; rst       ; cache:cache1|line_count[5]         ; clk          ; clk         ; 0.000        ; 3.441      ; 3.484      ;
; 0.857 ; rst       ; cache:cache1|set_count[0]          ; clk          ; clk         ; 0.000        ; 3.441      ; 3.484      ;
; 0.857 ; rst       ; cache:cache1|state[0]              ; clk          ; clk         ; 0.000        ; 3.442      ; 3.485      ;
; 0.857 ; rst       ; cache:cache1|state[2]              ; clk          ; clk         ; 0.000        ; 3.442      ; 3.485      ;
; 0.857 ; rst       ; current_st[1]                      ; clk          ; clk         ; 0.000        ; 3.442      ; 3.485      ;
; 0.857 ; rst       ; current_st[0]                      ; clk          ; clk         ; 0.000        ; 3.442      ; 3.485      ;
; 0.857 ; rst       ; cache:cache1|rep_buf.addr[1]       ; clk          ; clk         ; 0.000        ; 3.438      ; 3.481      ;
; 0.857 ; rst       ; cache:cache1|rep_buf.addr[2]       ; clk          ; clk         ; 0.000        ; 3.438      ; 3.481      ;
; 0.857 ; rst       ; cache:cache1|rep_buf.addr[3]       ; clk          ; clk         ; 0.000        ; 3.450      ; 3.493      ;
; 0.857 ; rst       ; cache:cache1|rep_buf.addr[4]       ; clk          ; clk         ; 0.000        ; 3.450      ; 3.493      ;
; 0.858 ; rst       ; cache:cache1|set_to_replace[2][0]  ; clk          ; clk         ; 0.000        ; 3.432      ; 3.476      ;
; 0.858 ; rst       ; cache:cache1|set_to_replace[6][0]  ; clk          ; clk         ; 0.000        ; 3.432      ; 3.476      ;
; 0.858 ; rst       ; cache:cache1|set_to_replace[3][0]  ; clk          ; clk         ; 0.000        ; 3.436      ; 3.480      ;
; 0.858 ; rst       ; cache:cache1|set_to_replace[7][0]  ; clk          ; clk         ; 0.000        ; 3.435      ; 3.479      ;
; 0.858 ; rst       ; cache:cache1|set_to_replace[11][0] ; clk          ; clk         ; 0.000        ; 3.436      ; 3.480      ;
; 0.858 ; rst       ; cache:cache1|set_to_replace[12][0] ; clk          ; clk         ; 0.000        ; 3.410      ; 3.454      ;
; 0.858 ; rst       ; cache:cache1|set_to_replace[4][0]  ; clk          ; clk         ; 0.000        ; 3.410      ; 3.454      ;
; 0.858 ; rst       ; cache:cache1|set_to_replace[12][1] ; clk          ; clk         ; 0.000        ; 3.410      ; 3.454      ;
; 0.858 ; rst       ; cache:cache1|set_to_replace[4][1]  ; clk          ; clk         ; 0.000        ; 3.410      ; 3.454      ;
; 0.858 ; rst       ; cache:cache1|set_to_replace[2][1]  ; clk          ; clk         ; 0.000        ; 3.432      ; 3.476      ;
; 0.858 ; rst       ; cache:cache1|set_to_replace[6][1]  ; clk          ; clk         ; 0.000        ; 3.432      ; 3.476      ;
; 0.858 ; rst       ; cache:cache1|set_to_replace[11][1] ; clk          ; clk         ; 0.000        ; 3.436      ; 3.480      ;
; 0.858 ; rst       ; cache:cache1|set_to_replace[3][1]  ; clk          ; clk         ; 0.000        ; 3.436      ; 3.480      ;
; 0.858 ; rst       ; addr[11]                           ; clk          ; clk         ; 0.000        ; 3.436      ; 3.480      ;
; 0.858 ; rst       ; cache:cache1|tag_buf[5]            ; clk          ; clk         ; 0.000        ; 3.438      ; 3.482      ;
; 0.858 ; rst       ; addr[10]                           ; clk          ; clk         ; 0.000        ; 3.436      ; 3.480      ;
; 0.858 ; rst       ; cache:cache1|tag_buf[4]            ; clk          ; clk         ; 0.000        ; 3.438      ; 3.482      ;
; 0.858 ; rst       ; cache:cache1|sets[2].valid[19]     ; clk          ; clk         ; 0.000        ; 3.429      ; 3.473      ;
; 0.858 ; rst       ; addr[8]                            ; clk          ; clk         ; 0.000        ; 3.429      ; 3.473      ;
; 0.858 ; rst       ; cache:cache1|tag_buf[2]            ; clk          ; clk         ; 0.000        ; 3.438      ; 3.482      ;
; 0.858 ; rst       ; addr[7]                            ; clk          ; clk         ; 0.000        ; 3.429      ; 3.473      ;
+-------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.382  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.663      ;
; 1.382  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.663      ;
; 1.382  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.663      ;
; 1.382  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.663      ;
; 1.436  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.717      ;
; 1.436  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.717      ;
; 1.436  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.717      ;
; 1.436  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.717      ;
; 1.436  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.717      ;
; 1.436  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.717      ;
; 1.449  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.731      ;
; 1.449  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.731      ;
; 1.449  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.731      ;
; 1.449  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.731      ;
; 1.502  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.779      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.970      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.975      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.975      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.975      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.975      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.975      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.975      ;
; 1.696  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.975      ;
; 1.703  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.980      ;
; 1.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.986      ;
; 1.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.986      ;
; 1.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.986      ;
; 1.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.986      ;
; 1.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.986      ;
; 1.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.986      ;
; 1.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.986      ;
; 1.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.986      ;
; 1.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.986      ;
; 1.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.986      ;
; 1.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.986      ;
; 1.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.986      ;
; 1.745  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.015      ;
; 1.745  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.015      ;
; 1.745  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.015      ;
; 1.745  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.015      ;
; 1.884  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.154      ;
; 1.884  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.154      ;
; 1.884  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.154      ;
; 1.884  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.154      ;
; 51.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.111      ; 2.026      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                                               ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.719 ; 19.954       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a3~porta_address_reg0   ;
; 19.719 ; 19.954       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a493~porta_address_reg0 ;
; 19.720 ; 19.955       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a200~porta_address_reg0 ;
; 19.720 ; 19.955       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a289~porta_address_reg0 ;
; 19.720 ; 19.955       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a302~porta_address_reg0 ;
; 19.720 ; 19.955       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a389~porta_address_reg0 ;
; 19.720 ; 19.955       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a496~porta_address_reg0 ;
; 19.720 ; 19.955       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a97~porta_address_reg0  ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a100~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~porta_address_reg0  ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a176~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a201~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a221~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a230~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a274~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a291~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a292~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a340~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a342~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a351~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a363~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a372~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a38~porta_address_reg0  ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a397~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a3~porta_datain_reg0    ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a428~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a472~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a476~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a493~porta_datain_reg0  ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a495~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a508~porta_address_reg0 ;
; 19.721 ; 19.956       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~porta_address_reg0  ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0   ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a107~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a109~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a124~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a129~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a132~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a155~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a157~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a166~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a175~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a185~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a200~porta_datain_reg0  ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a209~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a215~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a229~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a233~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a236~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a23~porta_address_reg0  ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a289~porta_datain_reg0  ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a300~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a302~porta_datain_reg0  ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a304~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a31~porta_address_reg0  ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a343~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a359~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a367~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a368~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a389~porta_datain_reg0  ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a40~porta_address_reg0  ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a410~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a438~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a440~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a464~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a469~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a474~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a475~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a479~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a496~porta_datain_reg0  ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a514~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a542~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a62~porta_address_reg0  ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a71~porta_address_reg0  ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a79~porta_address_reg0  ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a88~porta_address_reg0  ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a97~porta_datain_reg0   ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a98~porta_address_reg0  ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a100~porta_datain_reg0  ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~porta_datain_reg0   ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a130~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a131~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a139~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a156~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a164~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a165~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a176~porta_datain_reg0  ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a192~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a197~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a198~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a19~porta_address_reg0  ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a201~porta_datain_reg0  ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a203~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a20~porta_address_reg0  ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a216~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a21~porta_address_reg0  ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a221~porta_datain_reg0  ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a224~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a225~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a22~porta_address_reg0  ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                             ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.718 ; 49.953       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a299~portb_address_reg0 ;
; 49.718 ; 49.953       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a299~portb_we_reg       ;
; 49.718 ; 49.953       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a94~portb_address_reg0  ;
; 49.718 ; 49.953       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a94~portb_we_reg        ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a260~portb_address_reg0 ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a260~portb_we_reg       ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a261~portb_address_reg0 ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a261~portb_we_reg       ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a271~portb_address_reg0 ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a271~portb_we_reg       ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a272~portb_address_reg0 ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a272~portb_we_reg       ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a31~portb_address_reg0  ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a31~portb_we_reg        ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a429~portb_address_reg0 ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a429~portb_we_reg       ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a446~portb_address_reg0 ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a446~portb_we_reg       ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a499~portb_address_reg0 ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a499~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a124~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a124~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a153~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a153~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a157~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a157~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a163~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a163~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a198~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a198~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a199~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a199~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a202~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a202~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a209~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a209~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a21~portb_address_reg0  ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a21~portb_we_reg        ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a225~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a225~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a231~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a231~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a269~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a269~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a273~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a273~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a275~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a275~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a283~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a283~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a338~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a338~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a360~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a360~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a361~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a361~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a378~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a378~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a39~portb_address_reg0  ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a39~portb_we_reg        ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a401~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a401~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a434~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a434~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a475~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a475~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a478~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a478~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_address_reg0  ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_we_reg        ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a506~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a506~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a514~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a514~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a520~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a520~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a533~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a533~portb_we_reg       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a56~portb_address_reg0  ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a56~portb_we_reg        ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a63~portb_address_reg0  ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a63~portb_we_reg        ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a85~portb_address_reg0  ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a85~portb_we_reg        ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a89~portb_address_reg0  ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a89~portb_we_reg        ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a96~portb_address_reg0  ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a96~portb_we_reg        ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a100~portb_address_reg0 ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a100~portb_we_reg       ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a105~portb_address_reg0 ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a105~portb_we_reg       ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a107~portb_address_reg0 ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a107~portb_we_reg       ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a130~portb_address_reg0 ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a130~portb_we_reg       ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a135~portb_address_reg0 ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a135~portb_we_reg       ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a136~portb_address_reg0 ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a136~portb_we_reg       ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Times                                                                                     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi  ; altera_reserved_tck ; 2.225  ; 2.409  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms  ; altera_reserved_tck ; 4.142  ; 4.202  ; Rise       ; altera_reserved_tck ;
; mem_res.ack          ; clk                 ; 10.960 ; 11.012 ; Rise       ; clk                 ;
; mem_res.data[0][*]   ; clk                 ; 8.149  ; 8.450  ; Rise       ; clk                 ;
;  mem_res.data[0][0]  ; clk                 ; 7.989  ; 8.450  ; Rise       ; clk                 ;
;  mem_res.data[0][1]  ; clk                 ; 7.577  ; 7.886  ; Rise       ; clk                 ;
;  mem_res.data[0][2]  ; clk                 ; 7.183  ; 7.582  ; Rise       ; clk                 ;
;  mem_res.data[0][3]  ; clk                 ; 7.306  ; 7.584  ; Rise       ; clk                 ;
;  mem_res.data[0][4]  ; clk                 ; 7.273  ; 7.560  ; Rise       ; clk                 ;
;  mem_res.data[0][5]  ; clk                 ; 6.991  ; 7.208  ; Rise       ; clk                 ;
;  mem_res.data[0][6]  ; clk                 ; 8.000  ; 8.251  ; Rise       ; clk                 ;
;  mem_res.data[0][7]  ; clk                 ; 7.356  ; 7.859  ; Rise       ; clk                 ;
;  mem_res.data[0][8]  ; clk                 ; 7.716  ; 8.048  ; Rise       ; clk                 ;
;  mem_res.data[0][9]  ; clk                 ; 6.694  ; 7.108  ; Rise       ; clk                 ;
;  mem_res.data[0][10] ; clk                 ; 6.871  ; 7.261  ; Rise       ; clk                 ;
;  mem_res.data[0][11] ; clk                 ; 7.728  ; 8.021  ; Rise       ; clk                 ;
;  mem_res.data[0][12] ; clk                 ; 7.765  ; 8.094  ; Rise       ; clk                 ;
;  mem_res.data[0][13] ; clk                 ; 7.297  ; 7.587  ; Rise       ; clk                 ;
;  mem_res.data[0][14] ; clk                 ; 7.165  ; 7.537  ; Rise       ; clk                 ;
;  mem_res.data[0][15] ; clk                 ; 6.955  ; 7.280  ; Rise       ; clk                 ;
;  mem_res.data[0][16] ; clk                 ; 7.493  ; 7.772  ; Rise       ; clk                 ;
;  mem_res.data[0][17] ; clk                 ; 8.149  ; 8.382  ; Rise       ; clk                 ;
;  mem_res.data[0][18] ; clk                 ; 6.970  ; 7.389  ; Rise       ; clk                 ;
;  mem_res.data[0][19] ; clk                 ; 6.619  ; 6.921  ; Rise       ; clk                 ;
;  mem_res.data[0][20] ; clk                 ; 7.589  ; 7.896  ; Rise       ; clk                 ;
;  mem_res.data[0][21] ; clk                 ; 6.940  ; 7.454  ; Rise       ; clk                 ;
;  mem_res.data[0][22] ; clk                 ; 7.474  ; 7.843  ; Rise       ; clk                 ;
;  mem_res.data[0][23] ; clk                 ; 7.809  ; 8.062  ; Rise       ; clk                 ;
;  mem_res.data[0][24] ; clk                 ; 7.448  ; 7.615  ; Rise       ; clk                 ;
;  mem_res.data[0][25] ; clk                 ; 7.038  ; 7.275  ; Rise       ; clk                 ;
;  mem_res.data[0][26] ; clk                 ; 7.641  ; 8.057  ; Rise       ; clk                 ;
;  mem_res.data[0][27] ; clk                 ; 6.189  ; 6.460  ; Rise       ; clk                 ;
;  mem_res.data[0][28] ; clk                 ; 7.693  ; 8.166  ; Rise       ; clk                 ;
;  mem_res.data[0][29] ; clk                 ; 7.323  ; 7.727  ; Rise       ; clk                 ;
;  mem_res.data[0][30] ; clk                 ; 7.814  ; 8.184  ; Rise       ; clk                 ;
;  mem_res.data[0][31] ; clk                 ; 7.416  ; 7.652  ; Rise       ; clk                 ;
; mem_res.data[1][*]   ; clk                 ; 9.562  ; 9.809  ; Rise       ; clk                 ;
;  mem_res.data[1][0]  ; clk                 ; 3.905  ; 3.846  ; Rise       ; clk                 ;
;  mem_res.data[1][1]  ; clk                 ; 7.075  ; 7.475  ; Rise       ; clk                 ;
;  mem_res.data[1][2]  ; clk                 ; 8.189  ; 8.546  ; Rise       ; clk                 ;
;  mem_res.data[1][3]  ; clk                 ; 5.911  ; 6.252  ; Rise       ; clk                 ;
;  mem_res.data[1][4]  ; clk                 ; 6.488  ; 6.930  ; Rise       ; clk                 ;
;  mem_res.data[1][5]  ; clk                 ; 8.010  ; 8.429  ; Rise       ; clk                 ;
;  mem_res.data[1][6]  ; clk                 ; 8.019  ; 8.338  ; Rise       ; clk                 ;
;  mem_res.data[1][7]  ; clk                 ; 6.760  ; 7.083  ; Rise       ; clk                 ;
;  mem_res.data[1][8]  ; clk                 ; 8.675  ; 8.968  ; Rise       ; clk                 ;
;  mem_res.data[1][9]  ; clk                 ; 8.299  ; 8.525  ; Rise       ; clk                 ;
;  mem_res.data[1][10] ; clk                 ; 7.028  ; 7.405  ; Rise       ; clk                 ;
;  mem_res.data[1][11] ; clk                 ; 8.289  ; 8.591  ; Rise       ; clk                 ;
;  mem_res.data[1][12] ; clk                 ; 7.307  ; 7.733  ; Rise       ; clk                 ;
;  mem_res.data[1][13] ; clk                 ; 7.171  ; 7.459  ; Rise       ; clk                 ;
;  mem_res.data[1][14] ; clk                 ; 9.562  ; 9.809  ; Rise       ; clk                 ;
;  mem_res.data[1][15] ; clk                 ; 5.993  ; 6.449  ; Rise       ; clk                 ;
;  mem_res.data[1][16] ; clk                 ; 6.796  ; 7.174  ; Rise       ; clk                 ;
;  mem_res.data[1][17] ; clk                 ; 8.980  ; 9.161  ; Rise       ; clk                 ;
;  mem_res.data[1][18] ; clk                 ; 6.920  ; 7.281  ; Rise       ; clk                 ;
;  mem_res.data[1][19] ; clk                 ; 7.335  ; 7.788  ; Rise       ; clk                 ;
;  mem_res.data[1][20] ; clk                 ; 8.693  ; 9.033  ; Rise       ; clk                 ;
;  mem_res.data[1][21] ; clk                 ; 8.538  ; 8.868  ; Rise       ; clk                 ;
;  mem_res.data[1][22] ; clk                 ; 8.527  ; 8.935  ; Rise       ; clk                 ;
;  mem_res.data[1][23] ; clk                 ; 7.656  ; 7.919  ; Rise       ; clk                 ;
;  mem_res.data[1][24] ; clk                 ; 8.136  ; 8.373  ; Rise       ; clk                 ;
;  mem_res.data[1][25] ; clk                 ; 7.114  ; 7.494  ; Rise       ; clk                 ;
;  mem_res.data[1][26] ; clk                 ; 6.371  ; 6.657  ; Rise       ; clk                 ;
;  mem_res.data[1][27] ; clk                 ; 6.452  ; 6.944  ; Rise       ; clk                 ;
;  mem_res.data[1][28] ; clk                 ; 7.796  ; 8.333  ; Rise       ; clk                 ;
;  mem_res.data[1][29] ; clk                 ; 8.401  ; 8.772  ; Rise       ; clk                 ;
;  mem_res.data[1][30] ; clk                 ; 9.026  ; 9.326  ; Rise       ; clk                 ;
;  mem_res.data[1][31] ; clk                 ; 9.097  ; 9.331  ; Rise       ; clk                 ;
; rst                  ; clk                 ; 13.185 ; 13.318 ; Rise       ; clk                 ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi  ; altera_reserved_tck ; 1.025  ; 0.941  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms  ; altera_reserved_tck ; 0.325  ; 0.241  ; Rise       ; altera_reserved_tck ;
; mem_res.ack          ; clk                 ; -0.736 ; -0.746 ; Rise       ; clk                 ;
; mem_res.data[0][*]   ; clk                 ; -1.205 ; -1.585 ; Rise       ; clk                 ;
;  mem_res.data[0][0]  ; clk                 ; -1.364 ; -1.769 ; Rise       ; clk                 ;
;  mem_res.data[0][1]  ; clk                 ; -1.657 ; -2.086 ; Rise       ; clk                 ;
;  mem_res.data[0][2]  ; clk                 ; -1.506 ; -1.926 ; Rise       ; clk                 ;
;  mem_res.data[0][3]  ; clk                 ; -1.518 ; -1.947 ; Rise       ; clk                 ;
;  mem_res.data[0][4]  ; clk                 ; -1.840 ; -2.258 ; Rise       ; clk                 ;
;  mem_res.data[0][5]  ; clk                 ; -1.752 ; -2.194 ; Rise       ; clk                 ;
;  mem_res.data[0][6]  ; clk                 ; -1.568 ; -1.956 ; Rise       ; clk                 ;
;  mem_res.data[0][7]  ; clk                 ; -1.240 ; -1.605 ; Rise       ; clk                 ;
;  mem_res.data[0][8]  ; clk                 ; -1.779 ; -2.151 ; Rise       ; clk                 ;
;  mem_res.data[0][9]  ; clk                 ; -1.597 ; -1.993 ; Rise       ; clk                 ;
;  mem_res.data[0][10] ; clk                 ; -1.940 ; -2.366 ; Rise       ; clk                 ;
;  mem_res.data[0][11] ; clk                 ; -2.495 ; -2.923 ; Rise       ; clk                 ;
;  mem_res.data[0][12] ; clk                 ; -1.427 ; -1.809 ; Rise       ; clk                 ;
;  mem_res.data[0][13] ; clk                 ; -1.537 ; -1.931 ; Rise       ; clk                 ;
;  mem_res.data[0][14] ; clk                 ; -1.647 ; -2.038 ; Rise       ; clk                 ;
;  mem_res.data[0][15] ; clk                 ; -1.461 ; -1.869 ; Rise       ; clk                 ;
;  mem_res.data[0][16] ; clk                 ; -1.683 ; -2.068 ; Rise       ; clk                 ;
;  mem_res.data[0][17] ; clk                 ; -1.666 ; -2.081 ; Rise       ; clk                 ;
;  mem_res.data[0][18] ; clk                 ; -1.820 ; -2.185 ; Rise       ; clk                 ;
;  mem_res.data[0][19] ; clk                 ; -1.622 ; -2.022 ; Rise       ; clk                 ;
;  mem_res.data[0][20] ; clk                 ; -2.139 ; -2.502 ; Rise       ; clk                 ;
;  mem_res.data[0][21] ; clk                 ; -2.463 ; -2.901 ; Rise       ; clk                 ;
;  mem_res.data[0][22] ; clk                 ; -1.672 ; -2.095 ; Rise       ; clk                 ;
;  mem_res.data[0][23] ; clk                 ; -1.438 ; -1.855 ; Rise       ; clk                 ;
;  mem_res.data[0][24] ; clk                 ; -1.436 ; -1.851 ; Rise       ; clk                 ;
;  mem_res.data[0][25] ; clk                 ; -1.789 ; -2.227 ; Rise       ; clk                 ;
;  mem_res.data[0][26] ; clk                 ; -1.205 ; -1.585 ; Rise       ; clk                 ;
;  mem_res.data[0][27] ; clk                 ; -1.330 ; -1.704 ; Rise       ; clk                 ;
;  mem_res.data[0][28] ; clk                 ; -1.922 ; -2.375 ; Rise       ; clk                 ;
;  mem_res.data[0][29] ; clk                 ; -1.477 ; -1.859 ; Rise       ; clk                 ;
;  mem_res.data[0][30] ; clk                 ; -1.890 ; -2.288 ; Rise       ; clk                 ;
;  mem_res.data[0][31] ; clk                 ; -2.001 ; -2.356 ; Rise       ; clk                 ;
; mem_res.data[1][*]   ; clk                 ; -0.035 ; -0.048 ; Rise       ; clk                 ;
;  mem_res.data[1][0]  ; clk                 ; -0.035 ; -0.048 ; Rise       ; clk                 ;
;  mem_res.data[1][1]  ; clk                 ; -1.739 ; -2.137 ; Rise       ; clk                 ;
;  mem_res.data[1][2]  ; clk                 ; -1.555 ; -1.962 ; Rise       ; clk                 ;
;  mem_res.data[1][3]  ; clk                 ; -1.405 ; -1.780 ; Rise       ; clk                 ;
;  mem_res.data[1][4]  ; clk                 ; -1.590 ; -1.975 ; Rise       ; clk                 ;
;  mem_res.data[1][5]  ; clk                 ; -2.419 ; -2.863 ; Rise       ; clk                 ;
;  mem_res.data[1][6]  ; clk                 ; -1.851 ; -2.273 ; Rise       ; clk                 ;
;  mem_res.data[1][7]  ; clk                 ; -1.846 ; -2.252 ; Rise       ; clk                 ;
;  mem_res.data[1][8]  ; clk                 ; -1.663 ; -2.066 ; Rise       ; clk                 ;
;  mem_res.data[1][9]  ; clk                 ; -1.727 ; -2.167 ; Rise       ; clk                 ;
;  mem_res.data[1][10] ; clk                 ; -1.432 ; -1.821 ; Rise       ; clk                 ;
;  mem_res.data[1][11] ; clk                 ; -2.190 ; -2.638 ; Rise       ; clk                 ;
;  mem_res.data[1][12] ; clk                 ; -2.396 ; -2.890 ; Rise       ; clk                 ;
;  mem_res.data[1][13] ; clk                 ; -1.983 ; -2.347 ; Rise       ; clk                 ;
;  mem_res.data[1][14] ; clk                 ; -1.785 ; -2.194 ; Rise       ; clk                 ;
;  mem_res.data[1][15] ; clk                 ; -1.681 ; -2.057 ; Rise       ; clk                 ;
;  mem_res.data[1][16] ; clk                 ; -2.102 ; -2.503 ; Rise       ; clk                 ;
;  mem_res.data[1][17] ; clk                 ; -2.022 ; -2.451 ; Rise       ; clk                 ;
;  mem_res.data[1][18] ; clk                 ; -1.822 ; -2.265 ; Rise       ; clk                 ;
;  mem_res.data[1][19] ; clk                 ; -1.807 ; -2.242 ; Rise       ; clk                 ;
;  mem_res.data[1][20] ; clk                 ; -1.554 ; -1.954 ; Rise       ; clk                 ;
;  mem_res.data[1][21] ; clk                 ; -1.895 ; -2.344 ; Rise       ; clk                 ;
;  mem_res.data[1][22] ; clk                 ; -1.876 ; -2.336 ; Rise       ; clk                 ;
;  mem_res.data[1][23] ; clk                 ; -1.693 ; -2.125 ; Rise       ; clk                 ;
;  mem_res.data[1][24] ; clk                 ; -1.883 ; -2.289 ; Rise       ; clk                 ;
;  mem_res.data[1][25] ; clk                 ; -2.134 ; -2.542 ; Rise       ; clk                 ;
;  mem_res.data[1][26] ; clk                 ; -2.068 ; -2.496 ; Rise       ; clk                 ;
;  mem_res.data[1][27] ; clk                 ; -1.967 ; -2.431 ; Rise       ; clk                 ;
;  mem_res.data[1][28] ; clk                 ; -2.148 ; -2.618 ; Rise       ; clk                 ;
;  mem_res.data[1][29] ; clk                 ; -1.618 ; -2.030 ; Rise       ; clk                 ;
;  mem_res.data[1][30] ; clk                 ; -1.466 ; -1.876 ; Rise       ; clk                 ;
;  mem_res.data[1][31] ; clk                 ; -2.008 ; -2.464 ; Rise       ; clk                 ;
; rst                  ; clk                 ; -0.222 ; -0.172 ; Rise       ; clk                 ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 13.102 ; 13.866 ; Fall       ; altera_reserved_tck ;
; fl_complete          ; clk                 ; 10.911 ; 10.693 ; Rise       ; clk                 ;
; mem_req.addr[*]      ; clk                 ; 13.006 ; 12.830 ; Rise       ; clk                 ;
;  mem_req.addr[1]     ; clk                 ; 12.702 ; 12.594 ; Rise       ; clk                 ;
;  mem_req.addr[2]     ; clk                 ; 12.158 ; 12.066 ; Rise       ; clk                 ;
;  mem_req.addr[3]     ; clk                 ; 13.006 ; 12.830 ; Rise       ; clk                 ;
;  mem_req.addr[4]     ; clk                 ; 12.623 ; 12.562 ; Rise       ; clk                 ;
;  mem_req.addr[5]     ; clk                 ; 12.228 ; 12.118 ; Rise       ; clk                 ;
;  mem_req.addr[6]     ; clk                 ; 10.657 ; 10.580 ; Rise       ; clk                 ;
;  mem_req.addr[7]     ; clk                 ; 11.983 ; 11.829 ; Rise       ; clk                 ;
;  mem_req.addr[8]     ; clk                 ; 11.917 ; 11.761 ; Rise       ; clk                 ;
;  mem_req.addr[9]     ; clk                 ; 11.699 ; 11.818 ; Rise       ; clk                 ;
;  mem_req.addr[10]    ; clk                 ; 10.778 ; 10.824 ; Rise       ; clk                 ;
;  mem_req.addr[11]    ; clk                 ; 11.734 ; 11.679 ; Rise       ; clk                 ;
; mem_req.cs           ; clk                 ; 10.343 ; 10.424 ; Rise       ; clk                 ;
; mem_req.data[0][*]   ; clk                 ; 17.300 ; 17.075 ; Rise       ; clk                 ;
;  mem_req.data[0][0]  ; clk                 ; 13.960 ; 13.818 ; Rise       ; clk                 ;
;  mem_req.data[0][1]  ; clk                 ; 13.404 ; 13.162 ; Rise       ; clk                 ;
;  mem_req.data[0][2]  ; clk                 ; 13.930 ; 13.789 ; Rise       ; clk                 ;
;  mem_req.data[0][3]  ; clk                 ; 13.531 ; 13.403 ; Rise       ; clk                 ;
;  mem_req.data[0][4]  ; clk                 ; 14.195 ; 13.833 ; Rise       ; clk                 ;
;  mem_req.data[0][5]  ; clk                 ; 12.408 ; 12.400 ; Rise       ; clk                 ;
;  mem_req.data[0][6]  ; clk                 ; 13.449 ; 13.283 ; Rise       ; clk                 ;
;  mem_req.data[0][7]  ; clk                 ; 12.258 ; 12.289 ; Rise       ; clk                 ;
;  mem_req.data[0][8]  ; clk                 ; 13.387 ; 13.326 ; Rise       ; clk                 ;
;  mem_req.data[0][9]  ; clk                 ; 12.816 ; 12.754 ; Rise       ; clk                 ;
;  mem_req.data[0][10] ; clk                 ; 14.945 ; 14.704 ; Rise       ; clk                 ;
;  mem_req.data[0][11] ; clk                 ; 15.075 ; 14.729 ; Rise       ; clk                 ;
;  mem_req.data[0][12] ; clk                 ; 12.337 ; 12.267 ; Rise       ; clk                 ;
;  mem_req.data[0][13] ; clk                 ; 12.956 ; 12.822 ; Rise       ; clk                 ;
;  mem_req.data[0][14] ; clk                 ; 13.918 ; 13.639 ; Rise       ; clk                 ;
;  mem_req.data[0][15] ; clk                 ; 13.730 ; 13.579 ; Rise       ; clk                 ;
;  mem_req.data[0][16] ; clk                 ; 15.417 ; 15.089 ; Rise       ; clk                 ;
;  mem_req.data[0][17] ; clk                 ; 14.859 ; 14.634 ; Rise       ; clk                 ;
;  mem_req.data[0][18] ; clk                 ; 13.495 ; 13.367 ; Rise       ; clk                 ;
;  mem_req.data[0][19] ; clk                 ; 14.430 ; 14.019 ; Rise       ; clk                 ;
;  mem_req.data[0][20] ; clk                 ; 12.542 ; 12.339 ; Rise       ; clk                 ;
;  mem_req.data[0][21] ; clk                 ; 12.502 ; 12.388 ; Rise       ; clk                 ;
;  mem_req.data[0][22] ; clk                 ; 13.944 ; 13.766 ; Rise       ; clk                 ;
;  mem_req.data[0][23] ; clk                 ; 15.496 ; 15.168 ; Rise       ; clk                 ;
;  mem_req.data[0][24] ; clk                 ; 13.983 ; 13.726 ; Rise       ; clk                 ;
;  mem_req.data[0][25] ; clk                 ; 15.025 ; 14.777 ; Rise       ; clk                 ;
;  mem_req.data[0][26] ; clk                 ; 15.752 ; 15.415 ; Rise       ; clk                 ;
;  mem_req.data[0][27] ; clk                 ; 14.065 ; 13.878 ; Rise       ; clk                 ;
;  mem_req.data[0][28] ; clk                 ; 14.841 ; 14.595 ; Rise       ; clk                 ;
;  mem_req.data[0][29] ; clk                 ; 12.607 ; 12.561 ; Rise       ; clk                 ;
;  mem_req.data[0][30] ; clk                 ; 15.610 ; 15.243 ; Rise       ; clk                 ;
;  mem_req.data[0][31] ; clk                 ; 17.300 ; 17.075 ; Rise       ; clk                 ;
; mem_req.data[1][*]   ; clk                 ; 16.183 ; 15.666 ; Rise       ; clk                 ;
;  mem_req.data[1][0]  ; clk                 ; 14.309 ; 14.070 ; Rise       ; clk                 ;
;  mem_req.data[1][1]  ; clk                 ; 13.153 ; 13.308 ; Rise       ; clk                 ;
;  mem_req.data[1][2]  ; clk                 ; 15.680 ; 15.557 ; Rise       ; clk                 ;
;  mem_req.data[1][3]  ; clk                 ; 15.437 ; 15.114 ; Rise       ; clk                 ;
;  mem_req.data[1][4]  ; clk                 ; 13.676 ; 13.439 ; Rise       ; clk                 ;
;  mem_req.data[1][5]  ; clk                 ; 13.044 ; 12.830 ; Rise       ; clk                 ;
;  mem_req.data[1][6]  ; clk                 ; 14.665 ; 14.603 ; Rise       ; clk                 ;
;  mem_req.data[1][7]  ; clk                 ; 12.916 ; 12.761 ; Rise       ; clk                 ;
;  mem_req.data[1][8]  ; clk                 ; 12.976 ; 12.705 ; Rise       ; clk                 ;
;  mem_req.data[1][9]  ; clk                 ; 14.036 ; 13.968 ; Rise       ; clk                 ;
;  mem_req.data[1][10] ; clk                 ; 12.058 ; 12.025 ; Rise       ; clk                 ;
;  mem_req.data[1][11] ; clk                 ; 15.056 ; 14.967 ; Rise       ; clk                 ;
;  mem_req.data[1][12] ; clk                 ; 13.619 ; 13.664 ; Rise       ; clk                 ;
;  mem_req.data[1][13] ; clk                 ; 13.120 ; 12.855 ; Rise       ; clk                 ;
;  mem_req.data[1][14] ; clk                 ; 13.483 ; 13.355 ; Rise       ; clk                 ;
;  mem_req.data[1][15] ; clk                 ; 16.183 ; 15.666 ; Rise       ; clk                 ;
;  mem_req.data[1][16] ; clk                 ; 13.386 ; 13.217 ; Rise       ; clk                 ;
;  mem_req.data[1][17] ; clk                 ; 13.393 ; 13.149 ; Rise       ; clk                 ;
;  mem_req.data[1][18] ; clk                 ; 15.130 ; 14.790 ; Rise       ; clk                 ;
;  mem_req.data[1][19] ; clk                 ; 14.152 ; 13.724 ; Rise       ; clk                 ;
;  mem_req.data[1][20] ; clk                 ; 15.853 ; 15.335 ; Rise       ; clk                 ;
;  mem_req.data[1][21] ; clk                 ; 13.365 ; 13.086 ; Rise       ; clk                 ;
;  mem_req.data[1][22] ; clk                 ; 15.760 ; 15.437 ; Rise       ; clk                 ;
;  mem_req.data[1][23] ; clk                 ; 13.145 ; 12.892 ; Rise       ; clk                 ;
;  mem_req.data[1][24] ; clk                 ; 14.012 ; 13.846 ; Rise       ; clk                 ;
;  mem_req.data[1][25] ; clk                 ; 13.635 ; 13.372 ; Rise       ; clk                 ;
;  mem_req.data[1][26] ; clk                 ; 14.695 ; 14.462 ; Rise       ; clk                 ;
;  mem_req.data[1][27] ; clk                 ; 14.559 ; 14.483 ; Rise       ; clk                 ;
;  mem_req.data[1][28] ; clk                 ; 14.521 ; 14.309 ; Rise       ; clk                 ;
;  mem_req.data[1][29] ; clk                 ; 15.379 ; 15.055 ; Rise       ; clk                 ;
;  mem_req.data[1][30] ; clk                 ; 15.162 ; 14.832 ; Rise       ; clk                 ;
;  mem_req.data[1][31] ; clk                 ; 15.373 ; 15.018 ; Rise       ; clk                 ;
; mem_req.rw           ; clk                 ; 11.442 ; 11.386 ; Rise       ; clk                 ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 11.172 ; 11.934 ; Fall       ; altera_reserved_tck ;
; fl_complete          ; clk                 ; 10.125 ; 10.072 ; Rise       ; clk                 ;
; mem_req.addr[*]      ; clk                 ; 9.409  ; 9.342  ; Rise       ; clk                 ;
;  mem_req.addr[1]     ; clk                 ; 10.786 ; 10.737 ; Rise       ; clk                 ;
;  mem_req.addr[2]     ; clk                 ; 10.617 ; 10.521 ; Rise       ; clk                 ;
;  mem_req.addr[3]     ; clk                 ; 10.797 ; 10.605 ; Rise       ; clk                 ;
;  mem_req.addr[4]     ; clk                 ; 10.979 ; 10.813 ; Rise       ; clk                 ;
;  mem_req.addr[5]     ; clk                 ; 9.988  ; 9.889  ; Rise       ; clk                 ;
;  mem_req.addr[6]     ; clk                 ; 9.409  ; 9.342  ; Rise       ; clk                 ;
;  mem_req.addr[7]     ; clk                 ; 10.638 ; 10.496 ; Rise       ; clk                 ;
;  mem_req.addr[8]     ; clk                 ; 10.573 ; 10.429 ; Rise       ; clk                 ;
;  mem_req.addr[9]     ; clk                 ; 10.409 ; 10.534 ; Rise       ; clk                 ;
;  mem_req.addr[10]    ; clk                 ; 9.531  ; 9.471  ; Rise       ; clk                 ;
;  mem_req.addr[11]    ; clk                 ; 10.434 ; 10.290 ; Rise       ; clk                 ;
; mem_req.cs           ; clk                 ; 9.489  ; 9.476  ; Rise       ; clk                 ;
; mem_req.data[0][*]   ; clk                 ; 8.287  ; 8.342  ; Rise       ; clk                 ;
;  mem_req.data[0][0]  ; clk                 ; 11.205 ; 11.067 ; Rise       ; clk                 ;
;  mem_req.data[0][1]  ; clk                 ; 10.644 ; 10.627 ; Rise       ; clk                 ;
;  mem_req.data[0][2]  ; clk                 ; 11.402 ; 11.250 ; Rise       ; clk                 ;
;  mem_req.data[0][3]  ; clk                 ; 10.799 ; 10.656 ; Rise       ; clk                 ;
;  mem_req.data[0][4]  ; clk                 ; 11.164 ; 10.902 ; Rise       ; clk                 ;
;  mem_req.data[0][5]  ; clk                 ; 9.928  ; 9.924  ; Rise       ; clk                 ;
;  mem_req.data[0][6]  ; clk                 ; 10.859 ; 10.773 ; Rise       ; clk                 ;
;  mem_req.data[0][7]  ; clk                 ; 8.287  ; 8.342  ; Rise       ; clk                 ;
;  mem_req.data[0][8]  ; clk                 ; 8.942  ; 8.873  ; Rise       ; clk                 ;
;  mem_req.data[0][9]  ; clk                 ; 10.008 ; 10.018 ; Rise       ; clk                 ;
;  mem_req.data[0][10] ; clk                 ; 13.018 ; 12.848 ; Rise       ; clk                 ;
;  mem_req.data[0][11] ; clk                 ; 12.857 ; 12.675 ; Rise       ; clk                 ;
;  mem_req.data[0][12] ; clk                 ; 9.661  ; 9.567  ; Rise       ; clk                 ;
;  mem_req.data[0][13] ; clk                 ; 10.949 ; 10.768 ; Rise       ; clk                 ;
;  mem_req.data[0][14] ; clk                 ; 11.489 ; 11.210 ; Rise       ; clk                 ;
;  mem_req.data[0][15] ; clk                 ; 10.992 ; 10.827 ; Rise       ; clk                 ;
;  mem_req.data[0][16] ; clk                 ; 12.598 ; 12.407 ; Rise       ; clk                 ;
;  mem_req.data[0][17] ; clk                 ; 11.629 ; 11.461 ; Rise       ; clk                 ;
;  mem_req.data[0][18] ; clk                 ; 10.854 ; 10.747 ; Rise       ; clk                 ;
;  mem_req.data[0][19] ; clk                 ; 11.864 ; 11.542 ; Rise       ; clk                 ;
;  mem_req.data[0][20] ; clk                 ; 10.488 ; 10.524 ; Rise       ; clk                 ;
;  mem_req.data[0][21] ; clk                 ; 10.351 ; 10.244 ; Rise       ; clk                 ;
;  mem_req.data[0][22] ; clk                 ; 11.327 ; 11.172 ; Rise       ; clk                 ;
;  mem_req.data[0][23] ; clk                 ; 12.487 ; 12.417 ; Rise       ; clk                 ;
;  mem_req.data[0][24] ; clk                 ; 11.484 ; 11.383 ; Rise       ; clk                 ;
;  mem_req.data[0][25] ; clk                 ; 12.011 ; 11.824 ; Rise       ; clk                 ;
;  mem_req.data[0][26] ; clk                 ; 12.572 ; 12.501 ; Rise       ; clk                 ;
;  mem_req.data[0][27] ; clk                 ; 11.261 ; 11.104 ; Rise       ; clk                 ;
;  mem_req.data[0][28] ; clk                 ; 12.002 ; 11.873 ; Rise       ; clk                 ;
;  mem_req.data[0][29] ; clk                 ; 9.680  ; 9.699  ; Rise       ; clk                 ;
;  mem_req.data[0][30] ; clk                 ; 12.536 ; 12.307 ; Rise       ; clk                 ;
;  mem_req.data[0][31] ; clk                 ; 13.805 ; 13.805 ; Rise       ; clk                 ;
; mem_req.data[1][*]   ; clk                 ; 9.780  ; 9.687  ; Rise       ; clk                 ;
;  mem_req.data[1][0]  ; clk                 ; 11.954 ; 11.829 ; Rise       ; clk                 ;
;  mem_req.data[1][1]  ; clk                 ; 10.454 ; 10.572 ; Rise       ; clk                 ;
;  mem_req.data[1][2]  ; clk                 ; 14.313 ; 14.197 ; Rise       ; clk                 ;
;  mem_req.data[1][3]  ; clk                 ; 12.241 ; 12.063 ; Rise       ; clk                 ;
;  mem_req.data[1][4]  ; clk                 ; 11.905 ; 11.919 ; Rise       ; clk                 ;
;  mem_req.data[1][5]  ; clk                 ; 10.293 ; 10.291 ; Rise       ; clk                 ;
;  mem_req.data[1][6]  ; clk                 ; 12.660 ; 12.592 ; Rise       ; clk                 ;
;  mem_req.data[1][7]  ; clk                 ; 11.409 ; 11.292 ; Rise       ; clk                 ;
;  mem_req.data[1][8]  ; clk                 ; 11.190 ; 11.255 ; Rise       ; clk                 ;
;  mem_req.data[1][9]  ; clk                 ; 12.691 ; 12.762 ; Rise       ; clk                 ;
;  mem_req.data[1][10] ; clk                 ; 9.780  ; 9.687  ; Rise       ; clk                 ;
;  mem_req.data[1][11] ; clk                 ; 13.755 ; 13.533 ; Rise       ; clk                 ;
;  mem_req.data[1][12] ; clk                 ; 12.436 ; 12.199 ; Rise       ; clk                 ;
;  mem_req.data[1][13] ; clk                 ; 11.084 ; 11.116 ; Rise       ; clk                 ;
;  mem_req.data[1][14] ; clk                 ; 12.490 ; 12.397 ; Rise       ; clk                 ;
;  mem_req.data[1][15] ; clk                 ; 11.483 ; 11.175 ; Rise       ; clk                 ;
;  mem_req.data[1][16] ; clk                 ; 11.056 ; 10.936 ; Rise       ; clk                 ;
;  mem_req.data[1][17] ; clk                 ; 10.795 ; 10.685 ; Rise       ; clk                 ;
;  mem_req.data[1][18] ; clk                 ; 10.963 ; 10.850 ; Rise       ; clk                 ;
;  mem_req.data[1][19] ; clk                 ; 11.530 ; 11.195 ; Rise       ; clk                 ;
;  mem_req.data[1][20] ; clk                 ; 12.145 ; 11.818 ; Rise       ; clk                 ;
;  mem_req.data[1][21] ; clk                 ; 10.588 ; 10.522 ; Rise       ; clk                 ;
;  mem_req.data[1][22] ; clk                 ; 11.489 ; 11.356 ; Rise       ; clk                 ;
;  mem_req.data[1][23] ; clk                 ; 11.848 ; 11.722 ; Rise       ; clk                 ;
;  mem_req.data[1][24] ; clk                 ; 12.091 ; 12.004 ; Rise       ; clk                 ;
;  mem_req.data[1][25] ; clk                 ; 11.725 ; 11.582 ; Rise       ; clk                 ;
;  mem_req.data[1][26] ; clk                 ; 11.355 ; 11.215 ; Rise       ; clk                 ;
;  mem_req.data[1][27] ; clk                 ; 11.428 ; 11.358 ; Rise       ; clk                 ;
;  mem_req.data[1][28] ; clk                 ; 11.380 ; 11.230 ; Rise       ; clk                 ;
;  mem_req.data[1][29] ; clk                 ; 10.720 ; 10.593 ; Rise       ; clk                 ;
;  mem_req.data[1][30] ; clk                 ; 11.350 ; 11.213 ; Rise       ; clk                 ;
;  mem_req.data[1][31] ; clk                 ; 11.525 ; 11.378 ; Rise       ; clk                 ;
; mem_req.rw           ; clk                 ; 10.530 ; 10.511 ; Rise       ; clk                 ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+-------------+---------------------+----+--------+--------+----+
; Input Port  ; Output Port         ; RR ; RF     ; FR     ; FF ;
+-------------+---------------------+----+--------+--------+----+
; mem_res.ack ; mem_req.addr[1]     ;    ; 10.192 ; 10.292 ;    ;
; mem_res.ack ; mem_req.addr[2]     ;    ; 10.168 ; 10.280 ;    ;
; mem_res.ack ; mem_req.addr[3]     ;    ; 10.101 ; 10.222 ;    ;
; mem_res.ack ; mem_req.addr[4]     ;    ; 10.119 ; 10.209 ;    ;
; mem_res.ack ; mem_req.addr[5]     ;    ; 10.126 ; 10.244 ;    ;
; mem_res.ack ; mem_req.addr[6]     ;    ; 8.730  ; 8.800  ;    ;
; mem_res.ack ; mem_req.addr[7]     ;    ; 10.327 ; 10.472 ;    ;
; mem_res.ack ; mem_req.addr[8]     ;    ; 10.259 ; 10.404 ;    ;
; mem_res.ack ; mem_req.addr[9]     ;    ; 10.312 ; 10.181 ;    ;
; mem_res.ack ; mem_req.addr[10]    ;    ; 9.501  ; 9.542  ;    ;
; mem_res.ack ; mem_req.addr[11]    ;    ; 10.354 ; 10.484 ;    ;
; mem_res.ack ; mem_req.cs          ;    ; 9.064  ; 9.012  ;    ;
; mem_res.ack ; mem_req.data[0][0]  ;    ; 12.527 ; 12.699 ;    ;
; mem_res.ack ; mem_req.data[0][1]  ;    ; 11.871 ; 12.143 ;    ;
; mem_res.ack ; mem_req.data[0][2]  ;    ; 12.498 ; 12.669 ;    ;
; mem_res.ack ; mem_req.data[0][3]  ;    ; 12.112 ; 12.270 ;    ;
; mem_res.ack ; mem_req.data[0][4]  ;    ; 12.542 ; 12.934 ;    ;
; mem_res.ack ; mem_req.data[0][5]  ;    ; 11.109 ; 11.147 ;    ;
; mem_res.ack ; mem_req.data[0][6]  ;    ; 11.992 ; 12.188 ;    ;
; mem_res.ack ; mem_req.data[0][7]  ;    ; 10.998 ; 10.997 ;    ;
; mem_res.ack ; mem_req.data[0][8]  ;    ; 12.035 ; 12.126 ;    ;
; mem_res.ack ; mem_req.data[0][9]  ;    ; 11.463 ; 11.555 ;    ;
; mem_res.ack ; mem_req.data[0][10] ;    ; 13.413 ; 13.684 ;    ;
; mem_res.ack ; mem_req.data[0][11] ;    ; 13.438 ; 13.814 ;    ;
; mem_res.ack ; mem_req.data[0][12] ;    ; 10.976 ; 11.076 ;    ;
; mem_res.ack ; mem_req.data[0][13] ;    ; 11.531 ; 11.695 ;    ;
; mem_res.ack ; mem_req.data[0][14] ;    ; 12.348 ; 12.657 ;    ;
; mem_res.ack ; mem_req.data[0][15] ;    ; 12.288 ; 12.469 ;    ;
; mem_res.ack ; mem_req.data[0][16] ;    ; 13.798 ; 14.156 ;    ;
; mem_res.ack ; mem_req.data[0][17] ;    ; 13.343 ; 13.598 ;    ;
; mem_res.ack ; mem_req.data[0][18] ;    ; 12.076 ; 12.234 ;    ;
; mem_res.ack ; mem_req.data[0][19] ;    ; 12.728 ; 13.169 ;    ;
; mem_res.ack ; mem_req.data[0][20] ;    ; 11.048 ; 11.281 ;    ;
; mem_res.ack ; mem_req.data[0][21] ;    ; 11.097 ; 11.241 ;    ;
; mem_res.ack ; mem_req.data[0][22] ;    ; 12.475 ; 12.683 ;    ;
; mem_res.ack ; mem_req.data[0][23] ;    ; 13.877 ; 14.235 ;    ;
; mem_res.ack ; mem_req.data[0][24] ;    ; 12.435 ; 12.722 ;    ;
; mem_res.ack ; mem_req.data[0][25] ;    ; 13.486 ; 13.764 ;    ;
; mem_res.ack ; mem_req.data[0][26] ;    ; 14.124 ; 14.491 ;    ;
; mem_res.ack ; mem_req.data[0][27] ;    ; 12.587 ; 12.804 ;    ;
; mem_res.ack ; mem_req.data[0][28] ;    ; 13.304 ; 13.580 ;    ;
; mem_res.ack ; mem_req.data[0][29] ;    ; 11.270 ; 11.346 ;    ;
; mem_res.ack ; mem_req.data[0][30] ;    ; 13.952 ; 14.349 ;    ;
; mem_res.ack ; mem_req.data[0][31] ;    ; 15.784 ; 16.039 ;    ;
; mem_res.ack ; mem_req.data[1][0]  ;    ; 12.779 ; 13.048 ;    ;
; mem_res.ack ; mem_req.data[1][1]  ;    ; 12.017 ; 11.892 ;    ;
; mem_res.ack ; mem_req.data[1][2]  ;    ; 14.266 ; 14.419 ;    ;
; mem_res.ack ; mem_req.data[1][3]  ;    ; 13.823 ; 14.176 ;    ;
; mem_res.ack ; mem_req.data[1][4]  ;    ; 12.148 ; 12.415 ;    ;
; mem_res.ack ; mem_req.data[1][5]  ;    ; 11.539 ; 11.783 ;    ;
; mem_res.ack ; mem_req.data[1][6]  ;    ; 13.312 ; 13.404 ;    ;
; mem_res.ack ; mem_req.data[1][7]  ;    ; 11.470 ; 11.655 ;    ;
; mem_res.ack ; mem_req.data[1][8]  ;    ; 11.414 ; 11.715 ;    ;
; mem_res.ack ; mem_req.data[1][9]  ;    ; 12.677 ; 12.775 ;    ;
; mem_res.ack ; mem_req.data[1][10] ;    ; 10.734 ; 10.797 ;    ;
; mem_res.ack ; mem_req.data[1][11] ;    ; 13.676 ; 13.795 ;    ;
; mem_res.ack ; mem_req.data[1][12] ;    ; 11.853 ; 12.163 ;    ;
; mem_res.ack ; mem_req.data[1][13] ;    ; 11.564 ; 11.859 ;    ;
; mem_res.ack ; mem_req.data[1][14] ;    ; 12.064 ; 12.222 ;    ;
; mem_res.ack ; mem_req.data[1][15] ;    ; 14.375 ; 14.922 ;    ;
; mem_res.ack ; mem_req.data[1][16] ;    ; 11.926 ; 12.125 ;    ;
; mem_res.ack ; mem_req.data[1][17] ;    ; 11.858 ; 12.132 ;    ;
; mem_res.ack ; mem_req.data[1][18] ;    ; 13.499 ; 13.869 ;    ;
; mem_res.ack ; mem_req.data[1][19] ;    ; 12.433 ; 12.891 ;    ;
; mem_res.ack ; mem_req.data[1][20] ;    ; 14.044 ; 14.592 ;    ;
; mem_res.ack ; mem_req.data[1][21] ;    ; 11.795 ; 12.104 ;    ;
; mem_res.ack ; mem_req.data[1][22] ;    ; 14.146 ; 14.499 ;    ;
; mem_res.ack ; mem_req.data[1][23] ;    ; 11.601 ; 11.884 ;    ;
; mem_res.ack ; mem_req.data[1][24] ;    ; 12.555 ; 12.751 ;    ;
; mem_res.ack ; mem_req.data[1][25] ;    ; 12.081 ; 12.374 ;    ;
; mem_res.ack ; mem_req.data[1][26] ;    ; 13.171 ; 13.434 ;    ;
; mem_res.ack ; mem_req.data[1][27] ;    ; 13.192 ; 13.298 ;    ;
; mem_res.ack ; mem_req.data[1][28] ;    ; 13.018 ; 13.260 ;    ;
; mem_res.ack ; mem_req.data[1][29] ;    ; 13.764 ; 14.118 ;    ;
; mem_res.ack ; mem_req.data[1][30] ;    ; 13.541 ; 13.901 ;    ;
; mem_res.ack ; mem_req.data[1][31] ;    ; 13.727 ; 14.112 ;    ;
; mem_res.ack ; mem_req.rw          ;    ; 10.095 ; 10.181 ;    ;
+-------------+---------------------+----+--------+--------+----+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+-------------+---------------------+----+--------+--------+----+
; Input Port  ; Output Port         ; RR ; RF     ; FR     ; FF ;
+-------------+---------------------+----+--------+--------+----+
; mem_res.ack ; mem_req.addr[1]     ;    ; 9.847  ; 9.950  ;    ;
; mem_res.ack ; mem_req.addr[2]     ;    ; 9.760  ; 9.873  ;    ;
; mem_res.ack ; mem_req.addr[3]     ;    ; 9.696  ; 9.816  ;    ;
; mem_res.ack ; mem_req.addr[4]     ;    ; 9.779  ; 9.871  ;    ;
; mem_res.ack ; mem_req.addr[5]     ;    ; 9.719  ; 9.837  ;    ;
; mem_res.ack ; mem_req.addr[6]     ;    ; 8.448  ; 8.522  ;    ;
; mem_res.ack ; mem_req.addr[7]     ;    ; 9.899  ; 10.049 ;    ;
; mem_res.ack ; mem_req.addr[8]     ;    ; 9.833  ; 9.984  ;    ;
; mem_res.ack ; mem_req.addr[9]     ;    ; 9.936  ; 9.818  ;    ;
; mem_res.ack ; mem_req.addr[10]    ;    ; 9.117  ; 9.176  ;    ;
; mem_res.ack ; mem_req.addr[11]    ;    ; 9.935  ; 10.078 ;    ;
; mem_res.ack ; mem_req.cs          ;    ; 8.772  ; 8.723  ;    ;
; mem_res.ack ; mem_req.data[0][0]  ;    ; 12.021 ; 12.205 ;    ;
; mem_res.ack ; mem_req.data[0][1]  ;    ; 11.439 ; 11.693 ;    ;
; mem_res.ack ; mem_req.data[0][2]  ;    ; 11.992 ; 12.176 ;    ;
; mem_res.ack ; mem_req.data[0][3]  ;    ; 11.695 ; 11.853 ;    ;
; mem_res.ack ; mem_req.data[0][4]  ;    ; 12.076 ; 12.461 ;    ;
; mem_res.ack ; mem_req.data[0][5]  ;    ; 10.657 ; 10.714 ;    ;
; mem_res.ack ; mem_req.data[0][6]  ;    ; 11.506 ; 11.715 ;    ;
; mem_res.ack ; mem_req.data[0][7]  ;    ; 10.623 ; 10.628 ;    ;
; mem_res.ack ; mem_req.data[0][8]  ;    ; 11.595 ; 11.674 ;    ;
; mem_res.ack ; mem_req.data[0][9]  ;    ; 11.043 ; 11.139 ;    ;
; mem_res.ack ; mem_req.data[0][10] ;    ; 12.869 ; 13.149 ;    ;
; mem_res.ack ; mem_req.data[0][11] ;    ; 12.966 ; 13.334 ;    ;
; mem_res.ack ; mem_req.data[0][12] ;    ; 10.606 ; 10.707 ;    ;
; mem_res.ack ; mem_req.data[0][13] ;    ; 11.062 ; 11.238 ;    ;
; mem_res.ack ; mem_req.data[0][14] ;    ; 11.920 ; 12.222 ;    ;
; mem_res.ack ; mem_req.data[0][15] ;    ; 11.865 ; 12.044 ;    ;
; mem_res.ack ; mem_req.data[0][16] ;    ; 13.289 ; 13.625 ;    ;
; mem_res.ack ; mem_req.data[0][17] ;    ; 12.848 ; 13.101 ;    ;
; mem_res.ack ; mem_req.data[0][18] ;    ; 11.660 ; 11.819 ;    ;
; mem_res.ack ; mem_req.data[0][19] ;    ; 12.283 ; 12.714 ;    ;
; mem_res.ack ; mem_req.data[0][20] ;    ; 10.672 ; 10.904 ;    ;
; mem_res.ack ; mem_req.data[0][21] ;    ; 10.714 ; 10.861 ;    ;
; mem_res.ack ; mem_req.data[0][22] ;    ; 12.043 ; 12.248 ;    ;
; mem_res.ack ; mem_req.data[0][23] ;    ; 13.389 ; 13.740 ;    ;
; mem_res.ack ; mem_req.data[0][24] ;    ; 12.005 ; 12.286 ;    ;
; mem_res.ack ; mem_req.data[0][25] ;    ; 12.985 ; 13.260 ;    ;
; mem_res.ack ; mem_req.data[0][26] ;    ; 13.556 ; 13.914 ;    ;
; mem_res.ack ; mem_req.data[0][27] ;    ; 12.077 ; 12.306 ;    ;
; mem_res.ack ; mem_req.data[0][28] ;    ; 12.837 ; 13.109 ;    ;
; mem_res.ack ; mem_req.data[0][29] ;    ; 10.813 ; 10.905 ;    ;
; mem_res.ack ; mem_req.data[0][30] ;    ; 13.437 ; 13.811 ;    ;
; mem_res.ack ; mem_req.data[0][31] ;    ; 15.253 ; 15.487 ;    ;
; mem_res.ack ; mem_req.data[1][0]  ;    ; 12.312 ; 12.563 ;    ;
; mem_res.ack ; mem_req.data[1][1]  ;    ; 11.659 ; 11.544 ;    ;
; mem_res.ack ; mem_req.data[1][2]  ;    ; 13.791 ; 13.942 ;    ;
; mem_res.ack ; mem_req.data[1][3]  ;    ; 13.315 ; 13.645 ;    ;
; mem_res.ack ; mem_req.data[1][4]  ;    ; 11.698 ; 11.962 ;    ;
; mem_res.ack ; mem_req.data[1][5]  ;    ; 11.120 ; 11.348 ;    ;
; mem_res.ack ; mem_req.data[1][6]  ;    ; 12.845 ; 12.941 ;    ;
; mem_res.ack ; mem_req.data[1][7]  ;    ; 11.050 ; 11.234 ;    ;
; mem_res.ack ; mem_req.data[1][8]  ;    ; 11.026 ; 11.321 ;    ;
; mem_res.ack ; mem_req.data[1][9]  ;    ; 12.289 ; 12.386 ;    ;
; mem_res.ack ; mem_req.data[1][10] ;    ; 10.372 ; 10.439 ;    ;
; mem_res.ack ; mem_req.data[1][11] ;    ; 13.173 ; 13.280 ;    ;
; mem_res.ack ; mem_req.data[1][12] ;    ; 11.447 ; 11.751 ;    ;
; mem_res.ack ; mem_req.data[1][13] ;    ; 11.168 ; 11.458 ;    ;
; mem_res.ack ; mem_req.data[1][14] ;    ; 11.645 ; 11.805 ;    ;
; mem_res.ack ; mem_req.data[1][15] ;    ; 13.841 ; 14.359 ;    ;
; mem_res.ack ; mem_req.data[1][16] ;    ; 11.443 ; 11.653 ;    ;
; mem_res.ack ; mem_req.data[1][17] ;    ; 11.427 ; 11.683 ;    ;
; mem_res.ack ; mem_req.data[1][18] ;    ; 13.026 ; 13.388 ;    ;
; mem_res.ack ; mem_req.data[1][19] ;    ; 12.000 ; 12.445 ;    ;
; mem_res.ack ; mem_req.data[1][20] ;    ; 13.547 ; 14.079 ;    ;
; mem_res.ack ; mem_req.data[1][21] ;    ; 11.392 ; 11.695 ;    ;
; mem_res.ack ; mem_req.data[1][22] ;    ; 13.625 ; 13.956 ;    ;
; mem_res.ack ; mem_req.data[1][23] ;    ; 11.203 ; 11.482 ;    ;
; mem_res.ack ; mem_req.data[1][24] ;    ; 12.121 ; 12.315 ;    ;
; mem_res.ack ; mem_req.data[1][25] ;    ; 11.642 ; 11.916 ;    ;
; mem_res.ack ; mem_req.data[1][26] ;    ; 12.682 ; 12.942 ;    ;
; mem_res.ack ; mem_req.data[1][27] ;    ; 12.728 ; 12.839 ;    ;
; mem_res.ack ; mem_req.data[1][28] ;    ; 12.536 ; 12.775 ;    ;
; mem_res.ack ; mem_req.data[1][29] ;    ; 13.258 ; 13.591 ;    ;
; mem_res.ack ; mem_req.data[1][30] ;    ; 13.066 ; 13.419 ;    ;
; mem_res.ack ; mem_req.data[1][31] ;    ; 13.244 ; 13.622 ;    ;
; mem_res.ack ; mem_req.rw          ;    ; 9.759  ; 9.845  ;    ;
+-------------+---------------------+----+--------+--------+----+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 36.64 MHz ; 36.64 MHz       ; altera_reserved_tck ;      ;
; 46.05 MHz ; 46.05 MHz       ; clk                 ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 18.286 ; 0.000         ;
; altera_reserved_tck ; 36.355 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.238 ; 0.000         ;
; clk                 ; 0.336 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 38.732 ; 0.000         ;
; altera_reserved_tck ; 47.992 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.859 ; 0.000         ;
; altera_reserved_tck ; 1.262 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk                 ; 19.724 ; 0.000             ;
; altera_reserved_tck ; 49.713 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                               ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.286 ; addr[3]   ; cache:cache1|sets[3].data[9][1][21]  ; clk          ; clk         ; 40.000       ; -0.061     ; 21.652     ;
; 18.533 ; addr[4]   ; cache:cache1|sets[3].data[9][1][21]  ; clk          ; clk         ; 40.000       ; -0.061     ; 21.405     ;
; 18.763 ; addr[3]   ; cache:cache1|sets[3].data[11][1][21] ; clk          ; clk         ; 40.000       ; -0.061     ; 21.175     ;
; 18.773 ; addr[3]   ; cache:cache1|sets[3].data[20][1][21] ; clk          ; clk         ; 40.000       ; -0.061     ; 21.165     ;
; 18.811 ; addr[3]   ; cache:cache1|sets[3].data[1][0][26]  ; clk          ; clk         ; 40.000       ; -0.097     ; 21.091     ;
; 18.821 ; addr[3]   ; cache:cache1|sets[3].data[28][1][24] ; clk          ; clk         ; 40.000       ; -0.089     ; 21.089     ;
; 18.830 ; addr[3]   ; cache:cache1|sets[2].data[14][1][1]  ; clk          ; clk         ; 40.000       ; -0.088     ; 21.081     ;
; 18.830 ; addr[3]   ; cache:cache1|sets[2].data[14][1][0]  ; clk          ; clk         ; 40.000       ; -0.088     ; 21.081     ;
; 18.830 ; addr[3]   ; cache:cache1|sets[2].data[14][1][2]  ; clk          ; clk         ; 40.000       ; -0.088     ; 21.081     ;
; 18.830 ; addr[3]   ; cache:cache1|sets[2].data[14][1][3]  ; clk          ; clk         ; 40.000       ; -0.088     ; 21.081     ;
; 18.830 ; addr[3]   ; cache:cache1|sets[2].data[14][1][4]  ; clk          ; clk         ; 40.000       ; -0.088     ; 21.081     ;
; 18.830 ; addr[3]   ; cache:cache1|sets[2].data[14][1][5]  ; clk          ; clk         ; 40.000       ; -0.088     ; 21.081     ;
; 18.830 ; addr[3]   ; cache:cache1|sets[2].data[14][1][6]  ; clk          ; clk         ; 40.000       ; -0.088     ; 21.081     ;
; 18.830 ; addr[3]   ; cache:cache1|sets[2].data[14][1][7]  ; clk          ; clk         ; 40.000       ; -0.088     ; 21.081     ;
; 18.838 ; addr[3]   ; cache:cache1|sets[3].data[3][1][22]  ; clk          ; clk         ; 40.000       ; -0.069     ; 21.092     ;
; 19.010 ; addr[4]   ; cache:cache1|sets[3].data[11][1][21] ; clk          ; clk         ; 40.000       ; -0.061     ; 20.928     ;
; 19.020 ; addr[4]   ; cache:cache1|sets[3].data[20][1][21] ; clk          ; clk         ; 40.000       ; -0.061     ; 20.918     ;
; 19.054 ; addr[3]   ; cache:cache1|sets[3].data[18][1][21] ; clk          ; clk         ; 40.000       ; -0.059     ; 20.886     ;
; 19.058 ; addr[4]   ; cache:cache1|sets[3].data[1][0][26]  ; clk          ; clk         ; 40.000       ; -0.097     ; 20.844     ;
; 19.068 ; addr[4]   ; cache:cache1|sets[3].data[28][1][24] ; clk          ; clk         ; 40.000       ; -0.089     ; 20.842     ;
; 19.081 ; addr[4]   ; cache:cache1|sets[2].data[14][1][1]  ; clk          ; clk         ; 40.000       ; -0.088     ; 20.830     ;
; 19.081 ; addr[4]   ; cache:cache1|sets[2].data[14][1][0]  ; clk          ; clk         ; 40.000       ; -0.088     ; 20.830     ;
; 19.081 ; addr[4]   ; cache:cache1|sets[2].data[14][1][2]  ; clk          ; clk         ; 40.000       ; -0.088     ; 20.830     ;
; 19.081 ; addr[4]   ; cache:cache1|sets[2].data[14][1][3]  ; clk          ; clk         ; 40.000       ; -0.088     ; 20.830     ;
; 19.081 ; addr[4]   ; cache:cache1|sets[2].data[14][1][4]  ; clk          ; clk         ; 40.000       ; -0.088     ; 20.830     ;
; 19.081 ; addr[4]   ; cache:cache1|sets[2].data[14][1][5]  ; clk          ; clk         ; 40.000       ; -0.088     ; 20.830     ;
; 19.081 ; addr[4]   ; cache:cache1|sets[2].data[14][1][6]  ; clk          ; clk         ; 40.000       ; -0.088     ; 20.830     ;
; 19.081 ; addr[4]   ; cache:cache1|sets[2].data[14][1][7]  ; clk          ; clk         ; 40.000       ; -0.088     ; 20.830     ;
; 19.085 ; addr[4]   ; cache:cache1|sets[3].data[3][1][22]  ; clk          ; clk         ; 40.000       ; -0.069     ; 20.845     ;
; 19.099 ; addr[3]   ; cache:cache1|sets[2].data[12][0][9]  ; clk          ; clk         ; 40.000       ; -0.089     ; 20.811     ;
; 19.165 ; addr[3]   ; cache:cache1|sets[2].data[14][1][8]  ; clk          ; clk         ; 40.000       ; -0.059     ; 20.775     ;
; 19.165 ; addr[3]   ; cache:cache1|sets[2].data[14][1][9]  ; clk          ; clk         ; 40.000       ; -0.059     ; 20.775     ;
; 19.165 ; addr[3]   ; cache:cache1|sets[2].data[14][1][10] ; clk          ; clk         ; 40.000       ; -0.059     ; 20.775     ;
; 19.165 ; addr[3]   ; cache:cache1|sets[2].data[14][1][11] ; clk          ; clk         ; 40.000       ; -0.059     ; 20.775     ;
; 19.165 ; addr[3]   ; cache:cache1|sets[2].data[14][1][12] ; clk          ; clk         ; 40.000       ; -0.059     ; 20.775     ;
; 19.165 ; addr[3]   ; cache:cache1|sets[2].data[14][1][13] ; clk          ; clk         ; 40.000       ; -0.059     ; 20.775     ;
; 19.165 ; addr[3]   ; cache:cache1|sets[2].data[14][1][14] ; clk          ; clk         ; 40.000       ; -0.059     ; 20.775     ;
; 19.165 ; addr[3]   ; cache:cache1|sets[2].data[14][1][24] ; clk          ; clk         ; 40.000       ; -0.059     ; 20.775     ;
; 19.181 ; addr[3]   ; cache:cache1|sets[3].data[30][1][11] ; clk          ; clk         ; 40.000       ; -0.081     ; 20.737     ;
; 19.202 ; addr[3]   ; cache:cache1|sets[2].data[16][1][14] ; clk          ; clk         ; 40.000       ; -0.078     ; 20.719     ;
; 19.237 ; addr[3]   ; cache:cache1|sets[3].data[0][1][28]  ; clk          ; clk         ; 40.000       ; -0.058     ; 20.704     ;
; 19.237 ; addr[3]   ; cache:cache1|sets[3].data[19][1][24] ; clk          ; clk         ; 40.000       ; -0.097     ; 20.665     ;
; 19.247 ; addr[3]   ; cache:cache1|sets[3].data[13][1][11] ; clk          ; clk         ; 40.000       ; -0.058     ; 20.694     ;
; 19.253 ; addr[3]   ; cache:cache1|sets[3].data[6][0][26]  ; clk          ; clk         ; 40.000       ; -0.113     ; 20.633     ;
; 19.255 ; addr[3]   ; cache:cache1|sets[3].data[3][1][24]  ; clk          ; clk         ; 40.000       ; -0.069     ; 20.675     ;
; 19.255 ; addr[3]   ; cache:cache1|sets[3].data[2][1][24]  ; clk          ; clk         ; 40.000       ; -0.069     ; 20.675     ;
; 19.259 ; addr[3]   ; cache:cache1|sets[2].data[26][1][30] ; clk          ; clk         ; 40.000       ; -0.066     ; 20.674     ;
; 19.274 ; addr[3]   ; cache:cache1|sets[2].data[2][0][9]   ; clk          ; clk         ; 40.000       ; -0.085     ; 20.640     ;
; 19.298 ; addr[3]   ; cache:cache1|sets[2].data[0][0][9]   ; clk          ; clk         ; 40.000       ; -0.083     ; 20.618     ;
; 19.301 ; addr[4]   ; cache:cache1|sets[3].data[18][1][21] ; clk          ; clk         ; 40.000       ; -0.059     ; 20.639     ;
; 19.330 ; addr[3]   ; cache:cache1|sets[3].data[16][0][28] ; clk          ; clk         ; 40.000       ; -0.093     ; 20.576     ;
; 19.350 ; addr[4]   ; cache:cache1|sets[2].data[12][0][9]  ; clk          ; clk         ; 40.000       ; -0.089     ; 20.560     ;
; 19.357 ; addr[3]   ; cache:cache1|sets[3].data[27][1][22] ; clk          ; clk         ; 40.000       ; -0.089     ; 20.553     ;
; 19.369 ; addr[3]   ; cache:cache1|sets[2].data[23][0][9]  ; clk          ; clk         ; 40.000       ; -0.097     ; 20.533     ;
; 19.371 ; addr[3]   ; cache:cache1|sets[2].data[27][0][9]  ; clk          ; clk         ; 40.000       ; -0.092     ; 20.536     ;
; 19.374 ; addr[3]   ; cache:cache1|sets[3].data[17][1][21] ; clk          ; clk         ; 40.000       ; -0.061     ; 20.564     ;
; 19.376 ; addr[3]   ; cache:cache1|sets[3].data[26][1][28] ; clk          ; clk         ; 40.000       ; -0.066     ; 20.557     ;
; 19.384 ; addr[3]   ; cache:cache1|sets[3].data[9][1][22]  ; clk          ; clk         ; 40.000       ; -0.061     ; 20.554     ;
; 19.413 ; addr[3]   ; cache:cache1|sets[3].data[18][1][11] ; clk          ; clk         ; 40.000       ; -0.081     ; 20.505     ;
; 19.416 ; addr[3]   ; cache:cache1|sets[3].data[0][0][26]  ; clk          ; clk         ; 40.000       ; -0.096     ; 20.487     ;
; 19.416 ; addr[4]   ; cache:cache1|sets[2].data[14][1][8]  ; clk          ; clk         ; 40.000       ; -0.059     ; 20.524     ;
; 19.416 ; addr[4]   ; cache:cache1|sets[2].data[14][1][9]  ; clk          ; clk         ; 40.000       ; -0.059     ; 20.524     ;
; 19.416 ; addr[4]   ; cache:cache1|sets[2].data[14][1][10] ; clk          ; clk         ; 40.000       ; -0.059     ; 20.524     ;
; 19.416 ; addr[4]   ; cache:cache1|sets[2].data[14][1][11] ; clk          ; clk         ; 40.000       ; -0.059     ; 20.524     ;
; 19.416 ; addr[4]   ; cache:cache1|sets[2].data[14][1][12] ; clk          ; clk         ; 40.000       ; -0.059     ; 20.524     ;
; 19.416 ; addr[4]   ; cache:cache1|sets[2].data[14][1][13] ; clk          ; clk         ; 40.000       ; -0.059     ; 20.524     ;
; 19.416 ; addr[4]   ; cache:cache1|sets[2].data[14][1][14] ; clk          ; clk         ; 40.000       ; -0.059     ; 20.524     ;
; 19.416 ; addr[4]   ; cache:cache1|sets[2].data[14][1][24] ; clk          ; clk         ; 40.000       ; -0.059     ; 20.524     ;
; 19.425 ; addr[3]   ; cache:cache1|sets[3].data[19][1][22] ; clk          ; clk         ; 40.000       ; -0.063     ; 20.511     ;
; 19.428 ; addr[4]   ; cache:cache1|sets[3].data[30][1][11] ; clk          ; clk         ; 40.000       ; -0.081     ; 20.490     ;
; 19.447 ; addr[3]   ; cache:cache1|sets[3].data[5][1][6]   ; clk          ; clk         ; 40.000       ; -0.069     ; 20.483     ;
; 19.447 ; addr[3]   ; cache:cache1|sets[3].data[5][1][7]   ; clk          ; clk         ; 40.000       ; -0.069     ; 20.483     ;
; 19.447 ; addr[3]   ; cache:cache1|sets[3].data[5][1][8]   ; clk          ; clk         ; 40.000       ; -0.069     ; 20.483     ;
; 19.447 ; addr[3]   ; cache:cache1|sets[3].data[5][1][9]   ; clk          ; clk         ; 40.000       ; -0.069     ; 20.483     ;
; 19.447 ; addr[3]   ; cache:cache1|sets[3].data[5][1][10]  ; clk          ; clk         ; 40.000       ; -0.069     ; 20.483     ;
; 19.447 ; addr[3]   ; cache:cache1|sets[3].data[5][1][11]  ; clk          ; clk         ; 40.000       ; -0.069     ; 20.483     ;
; 19.447 ; addr[3]   ; cache:cache1|sets[3].data[5][1][12]  ; clk          ; clk         ; 40.000       ; -0.069     ; 20.483     ;
; 19.447 ; addr[3]   ; cache:cache1|sets[3].data[5][1][27]  ; clk          ; clk         ; 40.000       ; -0.069     ; 20.483     ;
; 19.451 ; addr[3]   ; cache:cache1|sets[3].data[20][1][28] ; clk          ; clk         ; 40.000       ; -0.061     ; 20.487     ;
; 19.453 ; addr[4]   ; cache:cache1|sets[2].data[16][1][14] ; clk          ; clk         ; 40.000       ; -0.078     ; 20.468     ;
; 19.472 ; addr[3]   ; cache:cache1|sets[2].data[1][1][14]  ; clk          ; clk         ; 40.000       ; -0.079     ; 20.448     ;
; 19.474 ; addr[3]   ; cache:cache1|sets[2].data[28][1][30] ; clk          ; clk         ; 40.000       ; -0.066     ; 20.459     ;
; 19.479 ; addr[3]   ; cache:cache1|sets[2].data[11][1][14] ; clk          ; clk         ; 40.000       ; -0.087     ; 20.433     ;
; 19.479 ; addr[3]   ; cache:cache1|sets[2].data[18][1][14] ; clk          ; clk         ; 40.000       ; -0.081     ; 20.439     ;
; 19.482 ; addr[2]   ; cache:cache1|sets[3].data[9][1][21]  ; clk          ; clk         ; 40.000       ; -0.061     ; 20.456     ;
; 19.484 ; addr[4]   ; cache:cache1|sets[3].data[0][1][28]  ; clk          ; clk         ; 40.000       ; -0.058     ; 20.457     ;
; 19.484 ; addr[4]   ; cache:cache1|sets[3].data[19][1][24] ; clk          ; clk         ; 40.000       ; -0.097     ; 20.418     ;
; 19.492 ; addr[3]   ; cache:cache1|sets[3].data[19][1][28] ; clk          ; clk         ; 40.000       ; -0.063     ; 20.444     ;
; 19.494 ; addr[4]   ; cache:cache1|sets[3].data[13][1][11] ; clk          ; clk         ; 40.000       ; -0.058     ; 20.447     ;
; 19.500 ; addr[4]   ; cache:cache1|sets[3].data[6][0][26]  ; clk          ; clk         ; 40.000       ; -0.113     ; 20.386     ;
; 19.502 ; addr[4]   ; cache:cache1|sets[3].data[3][1][24]  ; clk          ; clk         ; 40.000       ; -0.069     ; 20.428     ;
; 19.502 ; addr[4]   ; cache:cache1|sets[3].data[2][1][24]  ; clk          ; clk         ; 40.000       ; -0.069     ; 20.428     ;
; 19.510 ; addr[4]   ; cache:cache1|sets[2].data[26][1][30] ; clk          ; clk         ; 40.000       ; -0.066     ; 20.423     ;
; 19.512 ; addr[3]   ; cache:cache1|sets[3].data[9][1][28]  ; clk          ; clk         ; 40.000       ; -0.057     ; 20.430     ;
; 19.515 ; addr[3]   ; cache:cache1|sets[2].data[28][1][22] ; clk          ; clk         ; 40.000       ; -0.066     ; 20.418     ;
; 19.525 ; addr[4]   ; cache:cache1|sets[2].data[2][0][9]   ; clk          ; clk         ; 40.000       ; -0.085     ; 20.389     ;
; 19.531 ; addr[3]   ; cache:cache1|sets[3].data[22][1][11] ; clk          ; clk         ; 40.000       ; -0.066     ; 20.402     ;
; 19.541 ; addr[3]   ; cache:cache1|sets[3].data[17][1][24] ; clk          ; clk         ; 40.000       ; -0.084     ; 20.374     ;
; 19.541 ; addr[3]   ; cache:cache1|sets[3].data[29][1][24] ; clk          ; clk         ; 40.000       ; -0.084     ; 20.374     ;
; 19.542 ; addr[3]   ; cache:cache1|sets[3].data[11][1][28] ; clk          ; clk         ; 40.000       ; -0.057     ; 20.400     ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 36.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -2.950     ; 9.675      ;
; 44.398 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 5.539      ;
; 45.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 4.666      ;
; 45.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 4.655      ;
; 45.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 4.098      ;
; 45.997 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 3.933      ;
; 46.596 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 3.334      ;
; 46.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 3.265      ;
; 46.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 3.203      ;
; 46.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 3.132      ;
; 46.943 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 2.990      ;
; 47.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.059     ; 2.737      ;
; 47.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 2.677      ;
; 47.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 2.664      ;
; 47.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 2.536      ;
; 47.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 2.008      ;
; 48.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.051     ; 1.895      ;
; 48.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.059     ; 1.389      ;
; 86.606 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a117~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.362     ; 13.031     ;
; 88.469 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a346~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.224      ; 11.785     ;
; 88.504 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a6~portb_address_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.225      ; 11.751     ;
; 88.522 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a278~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.223      ; 11.731     ;
; 88.578 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a152~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 11.649     ;
; 88.582 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a316~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 11.650     ;
; 88.618 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a150~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 11.602     ;
; 88.619 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a253~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.387     ; 10.993     ;
; 88.642 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a363~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.336     ; 11.021     ;
; 88.647 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a218~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 11.550     ;
; 88.753 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 11.431     ;
; 88.754 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 11.424     ;
; 88.754 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 11.424     ;
; 88.771 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a295~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.329     ; 10.899     ;
; 88.837 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a220~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.220      ; 11.413     ;
; 88.869 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a14~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 11.336     ;
; 88.870 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a16~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.224      ; 11.384     ;
; 88.877 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a336~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[64]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.401     ; 10.721     ;
; 88.898 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a317~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 11.291     ;
; 88.917 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 11.267     ;
; 88.918 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 11.260     ;
; 88.918 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 11.260     ;
; 88.923 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a44~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 11.289     ;
; 88.991 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 11.236     ;
; 88.992 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 11.229     ;
; 88.992 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 11.229     ;
; 89.038 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 11.146     ;
; 89.039 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 11.139     ;
; 89.039 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 11.139     ;
; 89.119 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a316~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 11.113     ;
; 89.138 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 11.055     ;
; 89.139 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 11.048     ;
; 89.139 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 11.048     ;
; 89.151 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a453~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.208      ; 11.087     ;
; 89.155 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 11.072     ;
; 89.156 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a84~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.214      ; 11.088     ;
; 89.156 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 11.065     ;
; 89.156 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 11.065     ;
; 89.176 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a228~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.400     ; 10.423     ;
; 89.177 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 11.031     ;
; 89.178 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 11.024     ;
; 89.178 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 11.024     ;
; 89.189 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.234      ; 11.075     ;
; 89.190 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.228      ; 11.068     ;
; 89.190 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.228      ; 11.068     ;
; 89.203 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.258      ; 11.085     ;
; 89.204 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.252      ; 11.078     ;
; 89.204 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.252      ; 11.078     ;
; 89.229 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a181~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 10.967     ;
; 89.253 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a321~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.314     ; 10.432     ;
; 89.276 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 10.951     ;
; 89.277 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 10.944     ;
; 89.277 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 10.944     ;
; 89.302 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 10.891     ;
; 89.303 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 10.884     ;
; 89.303 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 10.884     ;
; 89.310 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a212~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.227      ; 10.947     ;
; 89.326 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a185~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.338     ; 10.335     ;
; 89.341 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 10.867     ;
; 89.342 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 10.860     ;
; 89.342 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 10.860     ;
; 89.353 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.234      ; 10.911     ;
; 89.354 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.228      ; 10.904     ;
; 89.354 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.228      ; 10.904     ;
; 89.367 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.258      ; 10.921     ;
; 89.368 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.252      ; 10.914     ;
; 89.368 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.252      ; 10.914     ;
; 89.374 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a418~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 10.897     ;
; 89.388 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a152~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 10.839     ;
; 89.423 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 10.770     ;
; 89.424 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 10.763     ;
; 89.424 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 10.763     ;
; 89.445 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a150~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 10.775     ;
; 89.462 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 10.746     ;
; 89.463 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 10.739     ;
; 89.463 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 10.739     ;
; 89.474 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.234      ; 10.790     ;
; 89.475 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a79~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.195      ; 10.750     ;
; 89.475 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.228      ; 10.783     ;
; 89.475 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.228      ; 10.783     ;
; 89.476 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a79~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 10.743     ;
; 89.476 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a79~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 10.743     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.238 ; altera_reserved_tdi                                                                                                                                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.943      ; 2.352      ;
; 0.249 ; altera_reserved_tdi                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.932      ; 2.352      ;
; 0.346 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.355 ; altera_reserved_tdi                                                                                                                                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.980      ; 2.506      ;
; 0.356 ; altera_reserved_tdi                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.940      ; 2.467      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.361 ; altera_reserved_tdi                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.933      ; 2.465      ;
; 0.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.617      ;
; 0.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.617      ;
; 0.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.621      ;
; 0.375 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a411~portb_address_reg0                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.337      ; 0.913      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.627      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.632      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.632      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.385 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.636      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.634      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.635      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.637      ;
; 0.388 ; altera_reserved_tdi                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.947      ; 2.506      ;
; 0.388 ; altera_reserved_tdi                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.947      ; 2.506      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.639      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.640      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.641      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.641      ;
; 0.392 ; altera_reserved_tdi                                                                                                                                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.943      ; 2.506      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.641      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.641      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.641      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.641      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.641      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.643      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.642      ;
; 0.395 ; altera_reserved_tdi                                                                                                                                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.940      ; 2.506      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.647      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.647      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.647      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.648      ;
; 0.400 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a204~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 0.948      ;
; 0.402 ; altera_reserved_tdi                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.933      ; 2.506      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.653      ;
; 0.404 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a276~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.338      ; 0.943      ;
; 0.406 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a314~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.341      ; 0.948      ;
; 0.410 ; altera_reserved_tdi                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.925      ; 2.506      ;
; 0.410 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.660      ;
; 0.411 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a102~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.350      ; 0.962      ;
; 0.413 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a411~portb_address_reg0                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.337      ; 0.951      ;
; 0.415 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a231~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.348      ; 0.964      ;
; 0.415 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a343~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.343      ; 0.959      ;
; 0.418 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a99~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.337      ; 0.956      ;
; 0.421 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[35]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a35~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.349      ; 0.971      ;
; 0.421 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[39]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a447~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 0.969      ;
; 0.422 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a444~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 0.969      ;
; 0.423 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a246~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 0.971      ;
; 0.423 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[47]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a523~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 0.977      ;
; 0.424 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[50]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a458~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.340      ; 0.965      ;
; 0.424 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[58]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a534~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 0.978      ;
; 0.426 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a411~portb_address_reg0                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.337      ; 0.964      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.676      ;
; 0.427 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a205~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.351      ; 0.979      ;
; 0.427 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[37]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a377~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 0.980      ;
; 0.428 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a281~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.953      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.678      ;
; 0.433 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a263~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.340      ; 0.974      ;
; 0.434 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a439~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.342      ; 0.977      ;
; 0.434 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a331~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.350      ; 0.985      ;
; 0.436 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[40]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a448~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 0.989      ;
; 0.441 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a411~portb_address_reg0                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.337      ; 0.979      ;
; 0.442 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a453~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.338      ; 0.981      ;
; 0.442 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a165~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.340      ; 0.983      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.446 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a348~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.335      ; 0.982      ;
; 0.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                            ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.336 ; inst_addr[11]                  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.410      ; 0.947      ;
; 0.343 ; cache:cache1|sets[0].dirty[15] ; cache:cache1|sets[0].dirty[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[0].dirty[6]  ; cache:cache1|sets[0].dirty[6]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[0].dirty[14] ; cache:cache1|sets[0].dirty[14]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[2].dirty[20] ; cache:cache1|sets[2].dirty[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[2].dirty[21] ; cache:cache1|sets[2].dirty[21]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[2].dirty[29] ; cache:cache1|sets[2].dirty[29]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[2].dirty[25] ; cache:cache1|sets[2].dirty[25]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[2].dirty[28] ; cache:cache1|sets[2].dirty[28]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[2].dirty[16] ; cache:cache1|sets[2].dirty[16]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[2].dirty[30] ; cache:cache1|sets[2].dirty[30]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[1].dirty[12] ; cache:cache1|sets[1].dirty[12]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[1].dirty[14] ; cache:cache1|sets[1].dirty[14]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[1].dirty[16] ; cache:cache1|sets[1].dirty[16]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[1].dirty[25] ; cache:cache1|sets[1].dirty[25]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[1].dirty[21] ; cache:cache1|sets[1].dirty[21]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[1].dirty[29] ; cache:cache1|sets[1].dirty[29]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[0].dirty[28] ; cache:cache1|sets[0].dirty[28]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[0].dirty[4]  ; cache:cache1|sets[0].dirty[4]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[0].dirty[0]  ; cache:cache1|sets[0].dirty[0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[0].dirty[12] ; cache:cache1|sets[0].dirty[12]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[3].dirty[16] ; cache:cache1|sets[3].dirty[16]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[3].dirty[20] ; cache:cache1|sets[3].dirty[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[3].dirty[21] ; cache:cache1|sets[3].dirty[21]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|sets[3].dirty[25] ; cache:cache1|sets[3].dirty[25]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cache:cache1|set_count[0]      ; cache:cache1|set_count[0]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; cache:cache1|sets[3].dirty[29] ; cache:cache1|sets[3].dirty[29]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[3].dirty[26] ; cache:cache1|sets[3].dirty[26]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[0].dirty[17] ; cache:cache1|sets[0].dirty[17]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[0].dirty[21] ; cache:cache1|sets[0].dirty[21]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[0].dirty[20] ; cache:cache1|sets[0].dirty[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[0].dirty[16] ; cache:cache1|sets[0].dirty[16]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[18] ; cache:cache1|sets[2].dirty[18]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[0].dirty[18] ; cache:cache1|sets[0].dirty[18]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[22] ; cache:cache1|sets[2].dirty[22]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[0].dirty[22] ; cache:cache1|sets[0].dirty[22]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[0].dirty[19] ; cache:cache1|sets[0].dirty[19]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[19] ; cache:cache1|sets[2].dirty[19]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[23] ; cache:cache1|sets[2].dirty[23]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[0].dirty[23] ; cache:cache1|sets[0].dirty[23]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[0].dirty[29] ; cache:cache1|sets[0].dirty[29]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[0].dirty[24] ; cache:cache1|sets[0].dirty[24]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[0].dirty[25] ; cache:cache1|sets[0].dirty[25]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[26] ; cache:cache1|sets[2].dirty[26]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[0].dirty[26] ; cache:cache1|sets[0].dirty[26]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[31] ; cache:cache1|sets[2].dirty[31]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].dirty[6]  ; cache:cache1|sets[1].dirty[6]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[0].dirty[10] ; cache:cache1|sets[0].dirty[10]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; current_st[0]                  ; current_st[0]                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[17] ; cache:cache1|sets[2].dirty[17]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[24] ; cache:cache1|sets[2].dirty[24]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[27] ; cache:cache1|sets[2].dirty[27]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[10] ; cache:cache1|sets[2].dirty[10]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[11] ; cache:cache1|sets[2].dirty[11]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[13] ; cache:cache1|sets[2].dirty[13]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[15] ; cache:cache1|sets[2].dirty[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[14] ; cache:cache1|sets[2].dirty[14]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[12] ; cache:cache1|sets[2].dirty[12]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[1]  ; cache:cache1|sets[2].dirty[1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[0]  ; cache:cache1|sets[2].dirty[0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[3]  ; cache:cache1|sets[2].dirty[3]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[2]  ; cache:cache1|sets[2].dirty[2]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[6]  ; cache:cache1|sets[2].dirty[6]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[4]  ; cache:cache1|sets[2].dirty[4]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[7]  ; cache:cache1|sets[2].dirty[7]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].dirty[5]  ; cache:cache1|sets[2].dirty[5]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[8]  ; cache:cache1|sets[2].valid[8]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[9]  ; cache:cache1|sets[2].valid[9]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[13] ; cache:cache1|sets[2].valid[13]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[15] ; cache:cache1|sets[2].valid[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[12] ; cache:cache1|sets[2].valid[12]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[14] ; cache:cache1|sets[2].valid[14]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[1]  ; cache:cache1|sets[2].valid[1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[0]  ; cache:cache1|sets[2].valid[0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[3]  ; cache:cache1|sets[2].valid[3]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[20] ; cache:cache1|sets[2].valid[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[16] ; cache:cache1|sets[2].valid[16]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[24] ; cache:cache1|sets[2].valid[24]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[28] ; cache:cache1|sets[2].valid[28]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[25] ; cache:cache1|sets[2].valid[25]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[17] ; cache:cache1|sets[2].valid[17]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[21] ; cache:cache1|sets[2].valid[21]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[29] ; cache:cache1|sets[2].valid[29]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[2].valid[19] ; cache:cache1|sets[2].valid[19]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].valid[1]  ; cache:cache1|sets[1].valid[1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].valid[3]  ; cache:cache1|sets[1].valid[3]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].valid[0]  ; cache:cache1|sets[1].valid[0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].valid[11] ; cache:cache1|sets[1].valid[11]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].valid[8]  ; cache:cache1|sets[1].valid[8]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].valid[10] ; cache:cache1|sets[1].valid[10]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].valid[9]  ; cache:cache1|sets[1].valid[9]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].valid[15] ; cache:cache1|sets[1].valid[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].valid[14] ; cache:cache1|sets[1].valid[14]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].valid[27] ; cache:cache1|sets[1].valid[27]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].valid[19] ; cache:cache1|sets[1].valid[19]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].valid[31] ; cache:cache1|sets[1].valid[31]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].valid[23] ; cache:cache1|sets[1].valid[23]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].valid[26] ; cache:cache1|sets[1].valid[26]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].valid[24] ; cache:cache1|sets[1].valid[24]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cache:cache1|sets[1].valid[20] ; cache:cache1|sets[1].valid[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.597      ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                          ;
+--------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 38.732 ; rst       ; cache:cache1|line_count[0]         ; clk          ; clk         ; 40.000       ; 3.012      ; 3.279      ;
; 38.732 ; rst       ; cache:cache1|line_count[1]         ; clk          ; clk         ; 40.000       ; 3.012      ; 3.279      ;
; 38.732 ; rst       ; cache:cache1|line_count[2]         ; clk          ; clk         ; 40.000       ; 3.012      ; 3.279      ;
; 38.732 ; rst       ; cache:cache1|line_count[3]         ; clk          ; clk         ; 40.000       ; 3.012      ; 3.279      ;
; 38.732 ; rst       ; cache:cache1|line_count[4]         ; clk          ; clk         ; 40.000       ; 3.012      ; 3.279      ;
; 38.732 ; rst       ; cache:cache1|line_count[5]         ; clk          ; clk         ; 40.000       ; 3.012      ; 3.279      ;
; 38.732 ; rst       ; cache:cache1|set_count[0]          ; clk          ; clk         ; 40.000       ; 3.012      ; 3.279      ;
; 38.733 ; rst       ; cache:cache1|set_to_replace[23][0] ; clk          ; clk         ; 40.000       ; 3.015      ; 3.281      ;
; 38.733 ; rst       ; cache:cache1|set_to_replace[31][0] ; clk          ; clk         ; 40.000       ; 3.015      ; 3.281      ;
; 38.733 ; rst       ; cache:cache1|set_to_replace[25][0] ; clk          ; clk         ; 40.000       ; 3.010      ; 3.276      ;
; 38.733 ; rst       ; cache:cache1|set_to_replace[24][0] ; clk          ; clk         ; 40.000       ; 3.010      ; 3.276      ;
; 38.733 ; rst       ; cache:cache1|set_to_replace[24][1] ; clk          ; clk         ; 40.000       ; 3.010      ; 3.276      ;
; 38.733 ; rst       ; cache:cache1|set_to_replace[31][1] ; clk          ; clk         ; 40.000       ; 3.015      ; 3.281      ;
; 38.733 ; rst       ; cache:cache1|set_to_replace[23][1] ; clk          ; clk         ; 40.000       ; 3.015      ; 3.281      ;
; 38.733 ; rst       ; cache:cache1|set_to_replace[25][1] ; clk          ; clk         ; 40.000       ; 3.010      ; 3.276      ;
; 38.733 ; rst       ; cache:cache1|tag_buf[5]            ; clk          ; clk         ; 40.000       ; 3.011      ; 3.277      ;
; 38.733 ; rst       ; cache:cache1|tag_buf[4]            ; clk          ; clk         ; 40.000       ; 3.011      ; 3.277      ;
; 38.733 ; rst       ; addr[8]                            ; clk          ; clk         ; 40.000       ; 3.001      ; 3.267      ;
; 38.733 ; rst       ; cache:cache1|tag_buf[2]            ; clk          ; clk         ; 40.000       ; 3.011      ; 3.277      ;
; 38.733 ; rst       ; addr[7]                            ; clk          ; clk         ; 40.000       ; 3.001      ; 3.267      ;
; 38.733 ; rst       ; cache:cache1|tag_buf[1]            ; clk          ; clk         ; 40.000       ; 3.011      ; 3.277      ;
; 38.733 ; rst       ; cache:cache1|tag_buf[0]            ; clk          ; clk         ; 40.000       ; 3.011      ; 3.277      ;
; 38.733 ; rst       ; addr[9]                            ; clk          ; clk         ; 40.000       ; 3.001      ; 3.267      ;
; 38.733 ; rst       ; cache:cache1|tag_buf[3]            ; clk          ; clk         ; 40.000       ; 3.011      ; 3.277      ;
; 38.733 ; rst       ; cache:cache1|state[1]              ; clk          ; clk         ; 40.000       ; 3.011      ; 3.277      ;
; 38.733 ; rst       ; data[25]                           ; clk          ; clk         ; 40.000       ; 3.001      ; 3.267      ;
; 38.734 ; rst       ; current_st[2]                      ; clk          ; clk         ; 40.000       ; 3.015      ; 3.280      ;
; 38.734 ; rst       ; cache:cache1|line_buf[0]           ; clk          ; clk         ; 40.000       ; 2.988      ; 3.253      ;
; 38.734 ; rst       ; addr[3]                            ; clk          ; clk         ; 40.000       ; 3.000      ; 3.265      ;
; 38.734 ; rst       ; addr[4]                            ; clk          ; clk         ; 40.000       ; 3.000      ; 3.265      ;
; 38.734 ; rst       ; addr[2]                            ; clk          ; clk         ; 40.000       ; 3.000      ; 3.265      ;
; 38.734 ; rst       ; cache:cache1|line_buf[4]           ; clk          ; clk         ; 40.000       ; 2.988      ; 3.253      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[2][0]  ; clk          ; clk         ; 40.000       ; 3.003      ; 3.268      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[6][0]  ; clk          ; clk         ; 40.000       ; 3.003      ; 3.268      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[3][0]  ; clk          ; clk         ; 40.000       ; 3.007      ; 3.272      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[7][0]  ; clk          ; clk         ; 40.000       ; 3.006      ; 3.271      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[11][0] ; clk          ; clk         ; 40.000       ; 3.007      ; 3.272      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[21][0] ; clk          ; clk         ; 40.000       ; 3.010      ; 3.275      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[17][0] ; clk          ; clk         ; 40.000       ; 3.010      ; 3.275      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[19][0] ; clk          ; clk         ; 40.000       ; 2.980      ; 3.245      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[18][0] ; clk          ; clk         ; 40.000       ; 2.980      ; 3.245      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[18][1] ; clk          ; clk         ; 40.000       ; 2.980      ; 3.245      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[19][1] ; clk          ; clk         ; 40.000       ; 2.980      ; 3.245      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[21][1] ; clk          ; clk         ; 40.000       ; 3.010      ; 3.275      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[17][1] ; clk          ; clk         ; 40.000       ; 3.010      ; 3.275      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[13][1] ; clk          ; clk         ; 40.000       ; 2.988      ; 3.253      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[2][1]  ; clk          ; clk         ; 40.000       ; 3.003      ; 3.268      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[6][1]  ; clk          ; clk         ; 40.000       ; 3.003      ; 3.268      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[11][1] ; clk          ; clk         ; 40.000       ; 3.007      ; 3.272      ;
; 38.734 ; rst       ; cache:cache1|set_to_replace[3][1]  ; clk          ; clk         ; 40.000       ; 3.007      ; 3.272      ;
; 38.734 ; rst       ; cache:cache1|sets[2].valid[10]     ; clk          ; clk         ; 40.000       ; 2.987      ; 3.252      ;
; 38.734 ; rst       ; cache:cache1|sets[2].valid[11]     ; clk          ; clk         ; 40.000       ; 2.987      ; 3.252      ;
; 38.734 ; rst       ; cache:cache1|sets[2].valid[30]     ; clk          ; clk         ; 40.000       ; 2.984      ; 3.249      ;
; 38.734 ; rst       ; cache:cache1|sets[2].valid[22]     ; clk          ; clk         ; 40.000       ; 2.984      ; 3.249      ;
; 38.734 ; rst       ; cache:cache1|sets[2].valid[26]     ; clk          ; clk         ; 40.000       ; 2.984      ; 3.249      ;
; 38.734 ; rst       ; cache:cache1|sets[2].valid[18]     ; clk          ; clk         ; 40.000       ; 2.984      ; 3.249      ;
; 38.734 ; rst       ; cache:cache1|sets[3].valid[29]     ; clk          ; clk         ; 40.000       ; 2.978      ; 3.243      ;
; 38.734 ; rst       ; cache:cache1|sets[3].valid[21]     ; clk          ; clk         ; 40.000       ; 2.978      ; 3.243      ;
; 38.734 ; rst       ; cache:cache1|sets[1].valid[1]      ; clk          ; clk         ; 40.000       ; 3.012      ; 3.277      ;
; 38.734 ; rst       ; cache:cache1|sets[1].valid[3]      ; clk          ; clk         ; 40.000       ; 3.012      ; 3.277      ;
; 38.734 ; rst       ; cache:cache1|sets[1].valid[9]      ; clk          ; clk         ; 40.000       ; 3.012      ; 3.277      ;
; 38.734 ; rst       ; cache:cache1|sets[1].valid[12]     ; clk          ; clk         ; 40.000       ; 2.978      ; 3.243      ;
; 38.734 ; rst       ; cache:cache1|sets[1].valid[18]     ; clk          ; clk         ; 40.000       ; 2.985      ; 3.250      ;
; 38.734 ; rst       ; cache:cache1|sets[1].valid[22]     ; clk          ; clk         ; 40.000       ; 2.985      ; 3.250      ;
; 38.734 ; rst       ; cache:cache1|sets[1].valid[30]     ; clk          ; clk         ; 40.000       ; 2.985      ; 3.250      ;
; 38.734 ; rst       ; cache:cache1|sets[1].valid[26]     ; clk          ; clk         ; 40.000       ; 3.012      ; 3.277      ;
; 38.734 ; rst       ; cache:cache1|sets[1].valid[16]     ; clk          ; clk         ; 40.000       ; 2.978      ; 3.243      ;
; 38.734 ; rst       ; cache:cache1|sets[1].valid[20]     ; clk          ; clk         ; 40.000       ; 3.012      ; 3.277      ;
; 38.734 ; rst       ; cache:cache1|sets[1].valid[29]     ; clk          ; clk         ; 40.000       ; 2.978      ; 3.243      ;
; 38.734 ; rst       ; cache:cache1|sets[1].valid[21]     ; clk          ; clk         ; 40.000       ; 2.978      ; 3.243      ;
; 38.734 ; rst       ; cache:cache1|sets[0].valid[3]      ; clk          ; clk         ; 40.000       ; 2.986      ; 3.251      ;
; 38.734 ; rst       ; cache:cache1|sets[0].valid[12]     ; clk          ; clk         ; 40.000       ; 2.978      ; 3.243      ;
; 38.734 ; rst       ; cache:cache1|sets[0].valid[13]     ; clk          ; clk         ; 40.000       ; 2.986      ; 3.251      ;
; 38.734 ; rst       ; cache:cache1|sets[0].valid[11]     ; clk          ; clk         ; 40.000       ; 2.987      ; 3.252      ;
; 38.734 ; rst       ; cache:cache1|sets[0].valid[8]      ; clk          ; clk         ; 40.000       ; 2.986      ; 3.251      ;
; 38.734 ; rst       ; cache:cache1|sets[0].valid[9]      ; clk          ; clk         ; 40.000       ; 2.986      ; 3.251      ;
; 38.734 ; rst       ; cache:cache1|sets[0].valid[29]     ; clk          ; clk         ; 40.000       ; 2.978      ; 3.243      ;
; 38.734 ; rst       ; cache:cache1|sets[0].valid[30]     ; clk          ; clk         ; 40.000       ; 2.985      ; 3.250      ;
; 38.734 ; rst       ; cache:cache1|sets[0].valid[18]     ; clk          ; clk         ; 40.000       ; 2.985      ; 3.250      ;
; 38.734 ; rst       ; cache:cache1|sets[0].valid[26]     ; clk          ; clk         ; 40.000       ; 2.985      ; 3.250      ;
; 38.734 ; rst       ; cache:cache1|sets[0].valid[22]     ; clk          ; clk         ; 40.000       ; 2.985      ; 3.250      ;
; 38.734 ; rst       ; cache:cache1|state[0]              ; clk          ; clk         ; 40.000       ; 3.014      ; 3.279      ;
; 38.734 ; rst       ; cache:cache1|state[2]              ; clk          ; clk         ; 40.000       ; 3.014      ; 3.279      ;
; 38.734 ; rst       ; current_st[1]                      ; clk          ; clk         ; 40.000       ; 3.015      ; 3.280      ;
; 38.734 ; rst       ; current_st[0]                      ; clk          ; clk         ; 40.000       ; 3.015      ; 3.280      ;
; 38.734 ; rst       ; cache:cache1|rep_buf.addr[5]       ; clk          ; clk         ; 40.000       ; 3.004      ; 3.269      ;
; 38.735 ; rst       ; addr[1]                            ; clk          ; clk         ; 40.000       ; 3.011      ; 3.275      ;
; 38.735 ; rst       ; addr[5]                            ; clk          ; clk         ; 40.000       ; 2.975      ; 3.239      ;
; 38.735 ; rst       ; cache:cache1|set_to_replace[5][0]  ; clk          ; clk         ; 40.000       ; 2.982      ; 3.246      ;
; 38.735 ; rst       ; cache:cache1|set_to_replace[1][0]  ; clk          ; clk         ; 40.000       ; 2.982      ; 3.246      ;
; 38.735 ; rst       ; cache:cache1|set_to_replace[30][0] ; clk          ; clk         ; 40.000       ; 2.989      ; 3.253      ;
; 38.735 ; rst       ; cache:cache1|set_to_replace[28][0] ; clk          ; clk         ; 40.000       ; 2.981      ; 3.245      ;
; 38.735 ; rst       ; cache:cache1|set_to_replace[26][0] ; clk          ; clk         ; 40.000       ; 2.989      ; 3.253      ;
; 38.735 ; rst       ; cache:cache1|set_to_replace[16][0] ; clk          ; clk         ; 40.000       ; 2.981      ; 3.245      ;
; 38.735 ; rst       ; cache:cache1|set_to_replace[26][1] ; clk          ; clk         ; 40.000       ; 2.989      ; 3.253      ;
; 38.735 ; rst       ; cache:cache1|set_to_replace[30][1] ; clk          ; clk         ; 40.000       ; 2.989      ; 3.253      ;
; 38.735 ; rst       ; cache:cache1|set_to_replace[28][1] ; clk          ; clk         ; 40.000       ; 2.981      ; 3.245      ;
; 38.735 ; rst       ; cache:cache1|set_to_replace[16][1] ; clk          ; clk         ; 40.000       ; 2.981      ; 3.245      ;
; 38.735 ; rst       ; cache:cache1|set_to_replace[5][1]  ; clk          ; clk         ; 40.000       ; 2.982      ; 3.246      ;
; 38.735 ; rst       ; cache:cache1|set_to_replace[1][1]  ; clk          ; clk         ; 40.000       ; 2.982      ; 3.246      ;
+--------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 1.941      ;
; 97.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.063      ;
; 97.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.063      ;
; 97.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.063      ;
; 97.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.063      ;
; 97.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.954      ;
; 97.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.954      ;
; 97.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.954      ;
; 97.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.954      ;
; 97.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.954      ;
; 97.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.954      ;
; 97.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.954      ;
; 97.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.954      ;
; 97.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.954      ;
; 97.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.954      ;
; 97.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.954      ;
; 97.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.954      ;
; 97.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.927      ;
; 97.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.927      ;
; 97.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.927      ;
; 97.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.927      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.941      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.906      ;
; 98.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.905      ;
; 98.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.905      ;
; 98.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.905      ;
; 98.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.905      ;
; 98.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.905      ;
; 98.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.905      ;
; 98.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.905      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.862      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.862      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.862      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.862      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.862      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.862      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.862      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.862      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.862      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.862      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.862      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.862      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.862      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.862      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.862      ;
; 98.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.862      ;
; 98.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.724      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.663      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.663      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.663      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.663      ;
; 98.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.649      ;
; 98.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.649      ;
; 98.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.649      ;
; 98.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.649      ;
; 98.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.649      ;
; 98.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.649      ;
; 98.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.587      ;
; 98.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.587      ;
; 98.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.587      ;
; 98.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.587      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                          ;
+-------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.859 ; rst       ; data[4]                            ; clk          ; clk         ; 0.000        ; 3.143      ; 3.173      ;
; 0.859 ; rst       ; data[5]                            ; clk          ; clk         ; 0.000        ; 3.143      ; 3.173      ;
; 0.859 ; rst       ; data[11]                           ; clk          ; clk         ; 0.000        ; 3.143      ; 3.173      ;
; 0.860 ; rst       ; addr[11]                           ; clk          ; clk         ; 0.000        ; 3.126      ; 3.157      ;
; 0.860 ; rst       ; addr[10]                           ; clk          ; clk         ; 0.000        ; 3.126      ; 3.157      ;
; 0.860 ; rst       ; data[14]                           ; clk          ; clk         ; 0.000        ; 3.128      ; 3.159      ;
; 0.860 ; rst       ; data[15]                           ; clk          ; clk         ; 0.000        ; 3.128      ; 3.159      ;
; 0.860 ; rst       ; data[16]                           ; clk          ; clk         ; 0.000        ; 3.128      ; 3.159      ;
; 0.860 ; rst       ; data[24]                           ; clk          ; clk         ; 0.000        ; 3.126      ; 3.157      ;
; 0.860 ; rst       ; cache:cache1|rep_buf.addr[1]       ; clk          ; clk         ; 0.000        ; 3.125      ; 3.156      ;
; 0.860 ; rst       ; cache:cache1|rep_buf.addr[2]       ; clk          ; clk         ; 0.000        ; 3.125      ; 3.156      ;
; 0.860 ; rst       ; cache:cache1|rep_buf.addr[3]       ; clk          ; clk         ; 0.000        ; 3.139      ; 3.170      ;
; 0.860 ; rst       ; cache:cache1|rep_buf.addr[4]       ; clk          ; clk         ; 0.000        ; 3.139      ; 3.170      ;
; 0.861 ; rst       ; current_st[2]                      ; clk          ; clk         ; 0.000        ; 3.130      ; 3.162      ;
; 0.861 ; rst       ; addr[1]                            ; clk          ; clk         ; 0.000        ; 3.126      ; 3.158      ;
; 0.861 ; rst       ; cache:cache1|line_buf[2]           ; clk          ; clk         ; 0.000        ; 3.114      ; 3.146      ;
; 0.861 ; rst       ; cache:cache1|line_buf[3]           ; clk          ; clk         ; 0.000        ; 3.114      ; 3.146      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[2][0]  ; clk          ; clk         ; 0.000        ; 3.118      ; 3.150      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[6][0]  ; clk          ; clk         ; 0.000        ; 3.118      ; 3.150      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[23][0] ; clk          ; clk         ; 0.000        ; 3.130      ; 3.162      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[21][0] ; clk          ; clk         ; 0.000        ; 3.125      ; 3.157      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[31][0] ; clk          ; clk         ; 0.000        ; 3.130      ; 3.162      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[25][0] ; clk          ; clk         ; 0.000        ; 3.126      ; 3.158      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[27][0] ; clk          ; clk         ; 0.000        ; 3.114      ; 3.146      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[24][0] ; clk          ; clk         ; 0.000        ; 3.126      ; 3.158      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[17][0] ; clk          ; clk         ; 0.000        ; 3.125      ; 3.157      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[24][1] ; clk          ; clk         ; 0.000        ; 3.126      ; 3.158      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[27][1] ; clk          ; clk         ; 0.000        ; 3.114      ; 3.146      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[31][1] ; clk          ; clk         ; 0.000        ; 3.130      ; 3.162      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[23][1] ; clk          ; clk         ; 0.000        ; 3.130      ; 3.162      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[21][1] ; clk          ; clk         ; 0.000        ; 3.125      ; 3.157      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[17][1] ; clk          ; clk         ; 0.000        ; 3.125      ; 3.157      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[25][1] ; clk          ; clk         ; 0.000        ; 3.126      ; 3.158      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[2][1]  ; clk          ; clk         ; 0.000        ; 3.118      ; 3.150      ;
; 0.861 ; rst       ; cache:cache1|set_to_replace[6][1]  ; clk          ; clk         ; 0.000        ; 3.118      ; 3.150      ;
; 0.861 ; rst       ; cache:cache1|tag_buf[5]            ; clk          ; clk         ; 0.000        ; 3.126      ; 3.158      ;
; 0.861 ; rst       ; cache:cache1|tag_buf[4]            ; clk          ; clk         ; 0.000        ; 3.126      ; 3.158      ;
; 0.861 ; rst       ; cache:cache1|sets[2].valid[9]      ; clk          ; clk         ; 0.000        ; 3.133      ; 3.165      ;
; 0.861 ; rst       ; cache:cache1|sets[2].valid[25]     ; clk          ; clk         ; 0.000        ; 3.133      ; 3.165      ;
; 0.861 ; rst       ; cache:cache1|tag_buf[2]            ; clk          ; clk         ; 0.000        ; 3.126      ; 3.158      ;
; 0.861 ; rst       ; cache:cache1|tag_buf[1]            ; clk          ; clk         ; 0.000        ; 3.126      ; 3.158      ;
; 0.861 ; rst       ; cache:cache1|tag_buf[0]            ; clk          ; clk         ; 0.000        ; 3.126      ; 3.158      ;
; 0.861 ; rst       ; cache:cache1|tag_buf[3]            ; clk          ; clk         ; 0.000        ; 3.126      ; 3.158      ;
; 0.861 ; rst       ; cache:cache1|sets[3].valid[14]     ; clk          ; clk         ; 0.000        ; 3.112      ; 3.144      ;
; 0.861 ; rst       ; cache:cache1|sets[3].valid[11]     ; clk          ; clk         ; 0.000        ; 3.112      ; 3.144      ;
; 0.861 ; rst       ; cache:cache1|sets[3].valid[9]      ; clk          ; clk         ; 0.000        ; 3.112      ; 3.144      ;
; 0.861 ; rst       ; cache:cache1|sets[3].valid[8]      ; clk          ; clk         ; 0.000        ; 3.112      ; 3.144      ;
; 0.861 ; rst       ; cache:cache1|sets[3].valid[10]     ; clk          ; clk         ; 0.000        ; 3.112      ; 3.144      ;
; 0.861 ; rst       ; cache:cache1|sets[3].valid[25]     ; clk          ; clk         ; 0.000        ; 3.112      ; 3.144      ;
; 0.861 ; rst       ; cache:cache1|sets[3].valid[17]     ; clk          ; clk         ; 0.000        ; 3.112      ; 3.144      ;
; 0.861 ; rst       ; cache:cache1|sets[3].valid[27]     ; clk          ; clk         ; 0.000        ; 3.110      ; 3.142      ;
; 0.861 ; rst       ; cache:cache1|sets[3].valid[31]     ; clk          ; clk         ; 0.000        ; 3.110      ; 3.142      ;
; 0.861 ; rst       ; cache:cache1|sets[3].valid[23]     ; clk          ; clk         ; 0.000        ; 3.110      ; 3.142      ;
; 0.861 ; rst       ; cache:cache1|sets[3].valid[20]     ; clk          ; clk         ; 0.000        ; 3.111      ; 3.143      ;
; 0.861 ; rst       ; cache:cache1|sets[3].valid[16]     ; clk          ; clk         ; 0.000        ; 3.111      ; 3.143      ;
; 0.861 ; rst       ; cache:cache1|sets[3].valid[24]     ; clk          ; clk         ; 0.000        ; 3.111      ; 3.143      ;
; 0.861 ; rst       ; cache:cache1|sets[3].valid[28]     ; clk          ; clk         ; 0.000        ; 3.111      ; 3.143      ;
; 0.861 ; rst       ; cache:cache1|sets[1].valid[1]      ; clk          ; clk         ; 0.000        ; 3.127      ; 3.159      ;
; 0.861 ; rst       ; cache:cache1|sets[1].valid[3]      ; clk          ; clk         ; 0.000        ; 3.127      ; 3.159      ;
; 0.861 ; rst       ; cache:cache1|sets[1].valid[9]      ; clk          ; clk         ; 0.000        ; 3.127      ; 3.159      ;
; 0.861 ; rst       ; cache:cache1|sets[1].valid[27]     ; clk          ; clk         ; 0.000        ; 3.110      ; 3.142      ;
; 0.861 ; rst       ; cache:cache1|sets[1].valid[31]     ; clk          ; clk         ; 0.000        ; 3.110      ; 3.142      ;
; 0.861 ; rst       ; cache:cache1|sets[1].valid[23]     ; clk          ; clk         ; 0.000        ; 3.110      ; 3.142      ;
; 0.861 ; rst       ; cache:cache1|sets[1].valid[26]     ; clk          ; clk         ; 0.000        ; 3.127      ; 3.159      ;
; 0.861 ; rst       ; cache:cache1|sets[1].valid[20]     ; clk          ; clk         ; 0.000        ; 3.127      ; 3.159      ;
; 0.861 ; rst       ; cache:cache1|sets[1].valid[17]     ; clk          ; clk         ; 0.000        ; 3.112      ; 3.144      ;
; 0.861 ; rst       ; cache:cache1|sets[1].valid[25]     ; clk          ; clk         ; 0.000        ; 3.112      ; 3.144      ;
; 0.861 ; rst       ; cache:cache1|line_count[0]         ; clk          ; clk         ; 0.000        ; 3.128      ; 3.160      ;
; 0.861 ; rst       ; cache:cache1|line_count[1]         ; clk          ; clk         ; 0.000        ; 3.128      ; 3.160      ;
; 0.861 ; rst       ; cache:cache1|line_count[2]         ; clk          ; clk         ; 0.000        ; 3.128      ; 3.160      ;
; 0.861 ; rst       ; cache:cache1|line_count[3]         ; clk          ; clk         ; 0.000        ; 3.128      ; 3.160      ;
; 0.861 ; rst       ; cache:cache1|line_count[4]         ; clk          ; clk         ; 0.000        ; 3.128      ; 3.160      ;
; 0.861 ; rst       ; cache:cache1|line_count[5]         ; clk          ; clk         ; 0.000        ; 3.128      ; 3.160      ;
; 0.861 ; rst       ; cache:cache1|set_count[0]          ; clk          ; clk         ; 0.000        ; 3.128      ; 3.160      ;
; 0.861 ; rst       ; cache:cache1|set_count[1]          ; clk          ; clk         ; 0.000        ; 3.130      ; 3.162      ;
; 0.861 ; rst       ; cache:cache1|set_count[2]          ; clk          ; clk         ; 0.000        ; 3.130      ; 3.162      ;
; 0.861 ; rst       ; cache:cache1|state[1]              ; clk          ; clk         ; 0.000        ; 3.126      ; 3.158      ;
; 0.861 ; rst       ; current_st[1]                      ; clk          ; clk         ; 0.000        ; 3.130      ; 3.162      ;
; 0.861 ; rst       ; current_st[0]                      ; clk          ; clk         ; 0.000        ; 3.130      ; 3.162      ;
; 0.861 ; rst       ; data[13]                           ; clk          ; clk         ; 0.000        ; 3.130      ; 3.162      ;
; 0.861 ; rst       ; data[18]                           ; clk          ; clk         ; 0.000        ; 3.130      ; 3.162      ;
; 0.861 ; rst       ; data[22]                           ; clk          ; clk         ; 0.000        ; 3.130      ; 3.162      ;
; 0.861 ; rst       ; cache:cache1|rep_buf.addr[6]       ; clk          ; clk         ; 0.000        ; 3.133      ; 3.165      ;
; 0.861 ; rst       ; cache:cache1|rep_buf.addr[8]       ; clk          ; clk         ; 0.000        ; 3.132      ; 3.164      ;
; 0.861 ; rst       ; cache:cache1|rep_buf.addr[9]       ; clk          ; clk         ; 0.000        ; 3.120      ; 3.152      ;
; 0.861 ; rst       ; cache:cache1|rep_buf.addr[10]      ; clk          ; clk         ; 0.000        ; 3.132      ; 3.164      ;
; 0.861 ; rst       ; cache:cache1|rep_buf.addr[11]      ; clk          ; clk         ; 0.000        ; 3.131      ; 3.163      ;
; 0.862 ; rst       ; opCode[2]                          ; clk          ; clk         ; 0.000        ; 3.091      ; 3.124      ;
; 0.862 ; rst       ; opCode[1]                          ; clk          ; clk         ; 0.000        ; 3.091      ; 3.124      ;
; 0.862 ; rst       ; cache:cache1|line_buf[0]           ; clk          ; clk         ; 0.000        ; 3.102      ; 3.135      ;
; 0.862 ; rst       ; addr[3]                            ; clk          ; clk         ; 0.000        ; 3.115      ; 3.148      ;
; 0.862 ; rst       ; addr[4]                            ; clk          ; clk         ; 0.000        ; 3.115      ; 3.148      ;
; 0.862 ; rst       ; addr[2]                            ; clk          ; clk         ; 0.000        ; 3.115      ; 3.148      ;
; 0.862 ; rst       ; cache:cache1|line_buf[4]           ; clk          ; clk         ; 0.000        ; 3.102      ; 3.135      ;
; 0.862 ; rst       ; cache:cache1|set_to_replace[14][0] ; clk          ; clk         ; 0.000        ; 3.109      ; 3.142      ;
; 0.862 ; rst       ; cache:cache1|set_to_replace[10][0] ; clk          ; clk         ; 0.000        ; 3.108      ; 3.141      ;
; 0.862 ; rst       ; cache:cache1|set_to_replace[3][0]  ; clk          ; clk         ; 0.000        ; 3.122      ; 3.155      ;
; 0.862 ; rst       ; cache:cache1|set_to_replace[7][0]  ; clk          ; clk         ; 0.000        ; 3.121      ; 3.154      ;
; 0.862 ; rst       ; cache:cache1|set_to_replace[15][0] ; clk          ; clk         ; 0.000        ; 3.108      ; 3.141      ;
; 0.862 ; rst       ; cache:cache1|set_to_replace[11][0] ; clk          ; clk         ; 0.000        ; 3.122      ; 3.155      ;
+-------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.519      ;
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.519      ;
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.519      ;
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.519      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.574      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.574      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.574      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.574      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.574      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.574      ;
; 1.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.588      ;
; 1.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.588      ;
; 1.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.588      ;
; 1.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.588      ;
; 1.387  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.640      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.784      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.782      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.782      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.782      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.782      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.782      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.782      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.782      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.782      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.782      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.782      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.782      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.782      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.782      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.782      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.782      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.782      ;
; 1.553  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.794      ;
; 1.553  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.794      ;
; 1.553  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.794      ;
; 1.553  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.794      ;
; 1.553  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.794      ;
; 1.553  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.794      ;
; 1.553  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.794      ;
; 1.553  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.794      ;
; 1.553  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.794      ;
; 1.553  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.794      ;
; 1.553  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.794      ;
; 1.553  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.794      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.809      ;
; 1.566  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.819      ;
; 1.566  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.819      ;
; 1.566  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.819      ;
; 1.566  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.819      ;
; 1.566  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.819      ;
; 1.566  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.819      ;
; 1.566  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.819      ;
; 1.600  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.847      ;
; 1.600  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.847      ;
; 1.600  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.847      ;
; 1.600  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.847      ;
; 1.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.976      ;
; 1.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.976      ;
; 1.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.976      ;
; 1.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.976      ;
; 51.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.090      ; 1.858      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.724 ; 19.957       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a497~porta_address_reg0 ;
; 19.725 ; 19.958       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a159~porta_address_reg0 ;
; 19.725 ; 19.958       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a206~porta_address_reg0 ;
; 19.725 ; 19.958       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a227~porta_address_reg0 ;
; 19.725 ; 19.958       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a25~porta_address_reg0  ;
; 19.725 ; 19.958       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a343~porta_address_reg0 ;
; 19.725 ; 19.958       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a431~porta_address_reg0 ;
; 19.725 ; 19.958       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a497~porta_datain_reg0  ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a139~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a141~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a155~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a159~porta_datain_reg0  ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a161~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a174~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a175~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a177~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a205~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a206~porta_datain_reg0  ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a207~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a216~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a227~porta_datain_reg0  ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a243~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a25~porta_datain_reg0   ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a268~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a311~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a321~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a328~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a343~porta_datain_reg0  ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a366~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a377~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a408~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a409~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a431~porta_datain_reg0  ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a433~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a434~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a435~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a443~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a445~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a447~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a500~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a511~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a515~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a534~porta_address_reg0 ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a5~porta_address_reg0   ;
; 19.726 ; 19.959       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a72~porta_address_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0   ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a109~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~porta_address_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a138~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a139~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a141~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a142~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a143~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a153~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a155~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a161~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a164~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a174~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a175~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a177~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a199~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a1~porta_address_reg0   ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a204~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a205~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a207~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a210~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a216~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a221~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a224~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a23~porta_address_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a243~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a253~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a268~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~porta_address_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a283~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a292~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a297~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a299~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a310~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a311~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a312~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a321~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a328~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a339~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a342~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a351~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a359~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a366~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a377~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a379~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a403~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a408~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a409~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a433~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a434~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a435~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a436~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a437~porta_address_reg0 ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a443~porta_datain_reg0  ;
; 19.727 ; 19.960       ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a445~porta_datain_reg0  ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                              ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a379~portb_address_reg0 ;
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a379~portb_we_reg       ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~portb_address_reg0   ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~portb_we_reg         ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a234~portb_address_reg0 ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a234~portb_we_reg       ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a297~portb_address_reg0 ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a297~portb_we_reg       ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a380~portb_address_reg0 ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a380~portb_we_reg       ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a69~portb_address_reg0  ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a69~portb_we_reg        ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a93~portb_address_reg0  ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a93~portb_we_reg        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a177~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a177~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a199~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a199~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a223~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a223~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a235~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a235~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a265~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a265~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a289~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a289~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a292~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a292~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_we_reg        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a311~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a311~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a328~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a328~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a368~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a368~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a379~portb_datain_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a403~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a403~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a419~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a419~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a41~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a41~portb_we_reg        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a438~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a438~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a503~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a503~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a504~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a504~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a64~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a64~portb_we_reg        ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~portb_datain_reg0    ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a106~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a106~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a132~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a132~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a133~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a133~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a165~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a165~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a174~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a174~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a185~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a185~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a198~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a198~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a203~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a203~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a20~portb_address_reg0  ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a20~portb_we_reg        ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a229~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a229~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a234~portb_datain_reg0  ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a297~portb_datain_reg0  ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a300~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a300~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a301~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a301~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a310~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a310~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a380~portb_datain_reg0  ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a389~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a389~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a396~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a396~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a3~portb_address_reg0   ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a3~portb_we_reg         ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a404~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a404~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a407~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a407~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a408~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a408~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a425~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a425~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a427~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a427~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a431~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a431~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a433~portb_address_reg0 ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Times                                                                                     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi  ; altera_reserved_tck ; 2.331  ; 2.445  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms  ; altera_reserved_tck ; 4.186  ; 4.165  ; Rise       ; altera_reserved_tck ;
; mem_res.ack          ; clk                 ; 10.222 ; 9.980  ; Rise       ; clk                 ;
; mem_res.data[0][*]   ; clk                 ; 7.469  ; 7.427  ; Rise       ; clk                 ;
;  mem_res.data[0][0]  ; clk                 ; 7.358  ; 7.427  ; Rise       ; clk                 ;
;  mem_res.data[0][1]  ; clk                 ; 6.951  ; 6.917  ; Rise       ; clk                 ;
;  mem_res.data[0][2]  ; clk                 ; 6.589  ; 6.657  ; Rise       ; clk                 ;
;  mem_res.data[0][3]  ; clk                 ; 6.714  ; 6.670  ; Rise       ; clk                 ;
;  mem_res.data[0][4]  ; clk                 ; 6.690  ; 6.641  ; Rise       ; clk                 ;
;  mem_res.data[0][5]  ; clk                 ; 6.413  ; 6.323  ; Rise       ; clk                 ;
;  mem_res.data[0][6]  ; clk                 ; 7.363  ; 7.252  ; Rise       ; clk                 ;
;  mem_res.data[0][7]  ; clk                 ; 6.736  ; 6.896  ; Rise       ; clk                 ;
;  mem_res.data[0][8]  ; clk                 ; 7.104  ; 7.081  ; Rise       ; clk                 ;
;  mem_res.data[0][9]  ; clk                 ; 6.164  ; 6.214  ; Rise       ; clk                 ;
;  mem_res.data[0][10] ; clk                 ; 6.312  ; 6.363  ; Rise       ; clk                 ;
;  mem_res.data[0][11] ; clk                 ; 7.107  ; 7.049  ; Rise       ; clk                 ;
;  mem_res.data[0][12] ; clk                 ; 7.139  ; 7.115  ; Rise       ; clk                 ;
;  mem_res.data[0][13] ; clk                 ; 6.718  ; 6.665  ; Rise       ; clk                 ;
;  mem_res.data[0][14] ; clk                 ; 6.570  ; 6.626  ; Rise       ; clk                 ;
;  mem_res.data[0][15] ; clk                 ; 6.391  ; 6.377  ; Rise       ; clk                 ;
;  mem_res.data[0][16] ; clk                 ; 6.892  ; 6.831  ; Rise       ; clk                 ;
;  mem_res.data[0][17] ; clk                 ; 7.469  ; 7.369  ; Rise       ; clk                 ;
;  mem_res.data[0][18] ; clk                 ; 6.395  ; 6.497  ; Rise       ; clk                 ;
;  mem_res.data[0][19] ; clk                 ; 6.055  ; 6.077  ; Rise       ; clk                 ;
;  mem_res.data[0][20] ; clk                 ; 6.992  ; 6.933  ; Rise       ; clk                 ;
;  mem_res.data[0][21] ; clk                 ; 6.367  ; 6.561  ; Rise       ; clk                 ;
;  mem_res.data[0][22] ; clk                 ; 6.874  ; 6.881  ; Rise       ; clk                 ;
;  mem_res.data[0][23] ; clk                 ; 7.185  ; 7.087  ; Rise       ; clk                 ;
;  mem_res.data[0][24] ; clk                 ; 6.832  ; 6.687  ; Rise       ; clk                 ;
;  mem_res.data[0][25] ; clk                 ; 6.441  ; 6.366  ; Rise       ; clk                 ;
;  mem_res.data[0][26] ; clk                 ; 7.047  ; 7.081  ; Rise       ; clk                 ;
;  mem_res.data[0][27] ; clk                 ; 5.672  ; 5.642  ; Rise       ; clk                 ;
;  mem_res.data[0][28] ; clk                 ; 7.073  ; 7.197  ; Rise       ; clk                 ;
;  mem_res.data[0][29] ; clk                 ; 6.732  ; 6.799  ; Rise       ; clk                 ;
;  mem_res.data[0][30] ; clk                 ; 7.200  ; 7.185  ; Rise       ; clk                 ;
;  mem_res.data[0][31] ; clk                 ; 6.819  ; 6.715  ; Rise       ; clk                 ;
; mem_res.data[1][*]   ; clk                 ; 8.808  ; 8.651  ; Rise       ; clk                 ;
;  mem_res.data[1][0]  ; clk                 ; 3.604  ; 3.577  ; Rise       ; clk                 ;
;  mem_res.data[1][1]  ; clk                 ; 6.492  ; 6.569  ; Rise       ; clk                 ;
;  mem_res.data[1][2]  ; clk                 ; 7.514  ; 7.538  ; Rise       ; clk                 ;
;  mem_res.data[1][3]  ; clk                 ; 5.405  ; 5.467  ; Rise       ; clk                 ;
;  mem_res.data[1][4]  ; clk                 ; 5.949  ; 6.062  ; Rise       ; clk                 ;
;  mem_res.data[1][5]  ; clk                 ; 7.376  ; 7.410  ; Rise       ; clk                 ;
;  mem_res.data[1][6]  ; clk                 ; 7.396  ; 7.350  ; Rise       ; clk                 ;
;  mem_res.data[1][7]  ; clk                 ; 6.205  ; 6.210  ; Rise       ; clk                 ;
;  mem_res.data[1][8]  ; clk                 ; 7.995  ; 7.899  ; Rise       ; clk                 ;
;  mem_res.data[1][9]  ; clk                 ; 7.633  ; 7.512  ; Rise       ; clk                 ;
;  mem_res.data[1][10] ; clk                 ; 6.468  ; 6.493  ; Rise       ; clk                 ;
;  mem_res.data[1][11] ; clk                 ; 7.644  ; 7.562  ; Rise       ; clk                 ;
;  mem_res.data[1][12] ; clk                 ; 6.725  ; 6.816  ; Rise       ; clk                 ;
;  mem_res.data[1][13] ; clk                 ; 6.563  ; 6.552  ; Rise       ; clk                 ;
;  mem_res.data[1][14] ; clk                 ; 8.808  ; 8.651  ; Rise       ; clk                 ;
;  mem_res.data[1][15] ; clk                 ; 5.491  ; 5.650  ; Rise       ; clk                 ;
;  mem_res.data[1][16] ; clk                 ; 6.244  ; 6.273  ; Rise       ; clk                 ;
;  mem_res.data[1][17] ; clk                 ; 8.295  ; 8.067  ; Rise       ; clk                 ;
;  mem_res.data[1][18] ; clk                 ; 6.358  ; 6.404  ; Rise       ; clk                 ;
;  mem_res.data[1][19] ; clk                 ; 6.745  ; 6.833  ; Rise       ; clk                 ;
;  mem_res.data[1][20] ; clk                 ; 7.996  ; 7.945  ; Rise       ; clk                 ;
;  mem_res.data[1][21] ; clk                 ; 7.868  ; 7.819  ; Rise       ; clk                 ;
;  mem_res.data[1][22] ; clk                 ; 7.855  ; 7.879  ; Rise       ; clk                 ;
;  mem_res.data[1][23] ; clk                 ; 7.034  ; 6.957  ; Rise       ; clk                 ;
;  mem_res.data[1][24] ; clk                 ; 7.444  ; 7.352  ; Rise       ; clk                 ;
;  mem_res.data[1][25] ; clk                 ; 6.526  ; 6.587  ; Rise       ; clk                 ;
;  mem_res.data[1][26] ; clk                 ; 5.827  ; 5.821  ; Rise       ; clk                 ;
;  mem_res.data[1][27] ; clk                 ; 5.920  ; 6.097  ; Rise       ; clk                 ;
;  mem_res.data[1][28] ; clk                 ; 7.168  ; 7.331  ; Rise       ; clk                 ;
;  mem_res.data[1][29] ; clk                 ; 7.727  ; 7.714  ; Rise       ; clk                 ;
;  mem_res.data[1][30] ; clk                 ; 8.314  ; 8.206  ; Rise       ; clk                 ;
;  mem_res.data[1][31] ; clk                 ; 8.398  ; 8.215  ; Rise       ; clk                 ;
; rst                  ; clk                 ; 12.234 ; 12.483 ; Rise       ; clk                 ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi  ; altera_reserved_tck ; 0.762  ; 0.708  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms  ; altera_reserved_tck ; 0.067  ; 0.013  ; Rise       ; altera_reserved_tck ;
; mem_res.ack          ; clk                 ; -0.665 ; -0.769 ; Rise       ; clk                 ;
; mem_res.data[0][*]   ; clk                 ; -1.037 ; -1.283 ; Rise       ; clk                 ;
;  mem_res.data[0][0]  ; clk                 ; -1.177 ; -1.443 ; Rise       ; clk                 ;
;  mem_res.data[0][1]  ; clk                 ; -1.449 ; -1.724 ; Rise       ; clk                 ;
;  mem_res.data[0][2]  ; clk                 ; -1.314 ; -1.589 ; Rise       ; clk                 ;
;  mem_res.data[0][3]  ; clk                 ; -1.318 ; -1.609 ; Rise       ; clk                 ;
;  mem_res.data[0][4]  ; clk                 ; -1.631 ; -1.893 ; Rise       ; clk                 ;
;  mem_res.data[0][5]  ; clk                 ; -1.538 ; -1.831 ; Rise       ; clk                 ;
;  mem_res.data[0][6]  ; clk                 ; -1.375 ; -1.614 ; Rise       ; clk                 ;
;  mem_res.data[0][7]  ; clk                 ; -1.066 ; -1.304 ; Rise       ; clk                 ;
;  mem_res.data[0][8]  ; clk                 ; -1.563 ; -1.791 ; Rise       ; clk                 ;
;  mem_res.data[0][9]  ; clk                 ; -1.398 ; -1.650 ; Rise       ; clk                 ;
;  mem_res.data[0][10] ; clk                 ; -1.722 ; -1.977 ; Rise       ; clk                 ;
;  mem_res.data[0][11] ; clk                 ; -2.231 ; -2.478 ; Rise       ; clk                 ;
;  mem_res.data[0][12] ; clk                 ; -1.239 ; -1.484 ; Rise       ; clk                 ;
;  mem_res.data[0][13] ; clk                 ; -1.343 ; -1.588 ; Rise       ; clk                 ;
;  mem_res.data[0][14] ; clk                 ; -1.450 ; -1.686 ; Rise       ; clk                 ;
;  mem_res.data[0][15] ; clk                 ; -1.280 ; -1.538 ; Rise       ; clk                 ;
;  mem_res.data[0][16] ; clk                 ; -1.483 ; -1.708 ; Rise       ; clk                 ;
;  mem_res.data[0][17] ; clk                 ; -1.460 ; -1.725 ; Rise       ; clk                 ;
;  mem_res.data[0][18] ; clk                 ; -1.615 ; -1.825 ; Rise       ; clk                 ;
;  mem_res.data[0][19] ; clk                 ; -1.422 ; -1.674 ; Rise       ; clk                 ;
;  mem_res.data[0][20] ; clk                 ; -1.914 ; -2.097 ; Rise       ; clk                 ;
;  mem_res.data[0][21] ; clk                 ; -2.201 ; -2.467 ; Rise       ; clk                 ;
;  mem_res.data[0][22] ; clk                 ; -1.467 ; -1.742 ; Rise       ; clk                 ;
;  mem_res.data[0][23] ; clk                 ; -1.257 ; -1.525 ; Rise       ; clk                 ;
;  mem_res.data[0][24] ; clk                 ; -1.256 ; -1.524 ; Rise       ; clk                 ;
;  mem_res.data[0][25] ; clk                 ; -1.570 ; -1.855 ; Rise       ; clk                 ;
;  mem_res.data[0][26] ; clk                 ; -1.037 ; -1.283 ; Rise       ; clk                 ;
;  mem_res.data[0][27] ; clk                 ; -1.160 ; -1.401 ; Rise       ; clk                 ;
;  mem_res.data[0][28] ; clk                 ; -1.705 ; -1.998 ; Rise       ; clk                 ;
;  mem_res.data[0][29] ; clk                 ; -1.288 ; -1.538 ; Rise       ; clk                 ;
;  mem_res.data[0][30] ; clk                 ; -1.672 ; -1.917 ; Rise       ; clk                 ;
;  mem_res.data[0][31] ; clk                 ; -1.784 ; -1.975 ; Rise       ; clk                 ;
; mem_res.data[1][*]   ; clk                 ; -0.032 ; -0.123 ; Rise       ; clk                 ;
;  mem_res.data[1][0]  ; clk                 ; -0.032 ; -0.123 ; Rise       ; clk                 ;
;  mem_res.data[1][1]  ; clk                 ; -1.538 ; -1.787 ; Rise       ; clk                 ;
;  mem_res.data[1][2]  ; clk                 ; -1.359 ; -1.627 ; Rise       ; clk                 ;
;  mem_res.data[1][3]  ; clk                 ; -1.224 ; -1.460 ; Rise       ; clk                 ;
;  mem_res.data[1][4]  ; clk                 ; -1.388 ; -1.629 ; Rise       ; clk                 ;
;  mem_res.data[1][5]  ; clk                 ; -2.169 ; -2.415 ; Rise       ; clk                 ;
;  mem_res.data[1][6]  ; clk                 ; -1.636 ; -1.911 ; Rise       ; clk                 ;
;  mem_res.data[1][7]  ; clk                 ; -1.633 ; -1.883 ; Rise       ; clk                 ;
;  mem_res.data[1][8]  ; clk                 ; -1.457 ; -1.715 ; Rise       ; clk                 ;
;  mem_res.data[1][9]  ; clk                 ; -1.516 ; -1.809 ; Rise       ; clk                 ;
;  mem_res.data[1][10] ; clk                 ; -1.249 ; -1.493 ; Rise       ; clk                 ;
;  mem_res.data[1][11] ; clk                 ; -1.961 ; -2.230 ; Rise       ; clk                 ;
;  mem_res.data[1][12] ; clk                 ; -2.146 ; -2.465 ; Rise       ; clk                 ;
;  mem_res.data[1][13] ; clk                 ; -1.757 ; -1.966 ; Rise       ; clk                 ;
;  mem_res.data[1][14] ; clk                 ; -1.580 ; -1.834 ; Rise       ; clk                 ;
;  mem_res.data[1][15] ; clk                 ; -1.483 ; -1.707 ; Rise       ; clk                 ;
;  mem_res.data[1][16] ; clk                 ; -1.874 ; -2.108 ; Rise       ; clk                 ;
;  mem_res.data[1][17] ; clk                 ; -1.801 ; -2.065 ; Rise       ; clk                 ;
;  mem_res.data[1][18] ; clk                 ; -1.611 ; -1.889 ; Rise       ; clk                 ;
;  mem_res.data[1][19] ; clk                 ; -1.589 ; -1.877 ; Rise       ; clk                 ;
;  mem_res.data[1][20] ; clk                 ; -1.360 ; -1.613 ; Rise       ; clk                 ;
;  mem_res.data[1][21] ; clk                 ; -1.675 ; -1.966 ; Rise       ; clk                 ;
;  mem_res.data[1][22] ; clk                 ; -1.663 ; -1.957 ; Rise       ; clk                 ;
;  mem_res.data[1][23] ; clk                 ; -1.488 ; -1.770 ; Rise       ; clk                 ;
;  mem_res.data[1][24] ; clk                 ; -1.654 ; -1.912 ; Rise       ; clk                 ;
;  mem_res.data[1][25] ; clk                 ; -1.892 ; -2.133 ; Rise       ; clk                 ;
;  mem_res.data[1][26] ; clk                 ; -1.833 ; -2.096 ; Rise       ; clk                 ;
;  mem_res.data[1][27] ; clk                 ; -1.745 ; -2.044 ; Rise       ; clk                 ;
;  mem_res.data[1][28] ; clk                 ; -1.913 ; -2.213 ; Rise       ; clk                 ;
;  mem_res.data[1][29] ; clk                 ; -1.411 ; -1.678 ; Rise       ; clk                 ;
;  mem_res.data[1][30] ; clk                 ; -1.286 ; -1.552 ; Rise       ; clk                 ;
;  mem_res.data[1][31] ; clk                 ; -1.777 ; -2.066 ; Rise       ; clk                 ;
; rst                  ; clk                 ; -0.210 ; -0.244 ; Rise       ; clk                 ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 12.140 ; 12.625 ; Fall       ; altera_reserved_tck ;
; fl_complete          ; clk                 ; 9.902  ; 9.635  ; Rise       ; clk                 ;
; mem_req.addr[*]      ; clk                 ; 11.912 ; 11.537 ; Rise       ; clk                 ;
;  mem_req.addr[1]     ; clk                 ; 11.583 ; 11.316 ; Rise       ; clk                 ;
;  mem_req.addr[2]     ; clk                 ; 11.104 ; 10.850 ; Rise       ; clk                 ;
;  mem_req.addr[3]     ; clk                 ; 11.912 ; 11.537 ; Rise       ; clk                 ;
;  mem_req.addr[4]     ; clk                 ; 11.539 ; 11.302 ; Rise       ; clk                 ;
;  mem_req.addr[5]     ; clk                 ; 11.170 ; 10.887 ; Rise       ; clk                 ;
;  mem_req.addr[6]     ; clk                 ; 9.655  ; 9.532  ; Rise       ; clk                 ;
;  mem_req.addr[7]     ; clk                 ; 10.870 ; 10.677 ; Rise       ; clk                 ;
;  mem_req.addr[8]     ; clk                 ; 10.812 ; 10.613 ; Rise       ; clk                 ;
;  mem_req.addr[9]     ; clk                 ; 10.540 ; 10.591 ; Rise       ; clk                 ;
;  mem_req.addr[10]    ; clk                 ; 9.829  ; 9.711  ; Rise       ; clk                 ;
;  mem_req.addr[11]    ; clk                 ; 10.711 ; 10.503 ; Rise       ; clk                 ;
; mem_req.cs           ; clk                 ; 9.339  ; 9.432  ; Rise       ; clk                 ;
; mem_req.data[0][*]   ; clk                 ; 15.656 ; 15.417 ; Rise       ; clk                 ;
;  mem_req.data[0][0]  ; clk                 ; 12.684 ; 12.503 ; Rise       ; clk                 ;
;  mem_req.data[0][1]  ; clk                 ; 12.140 ; 11.939 ; Rise       ; clk                 ;
;  mem_req.data[0][2]  ; clk                 ; 12.663 ; 12.473 ; Rise       ; clk                 ;
;  mem_req.data[0][3]  ; clk                 ; 12.300 ; 12.127 ; Rise       ; clk                 ;
;  mem_req.data[0][4]  ; clk                 ; 12.927 ; 12.476 ; Rise       ; clk                 ;
;  mem_req.data[0][5]  ; clk                 ; 11.268 ; 11.214 ; Rise       ; clk                 ;
;  mem_req.data[0][6]  ; clk                 ; 12.221 ; 11.991 ; Rise       ; clk                 ;
;  mem_req.data[0][7]  ; clk                 ; 11.127 ; 11.134 ; Rise       ; clk                 ;
;  mem_req.data[0][8]  ; clk                 ; 12.154 ; 12.064 ; Rise       ; clk                 ;
;  mem_req.data[0][9]  ; clk                 ; 11.621 ; 11.517 ; Rise       ; clk                 ;
;  mem_req.data[0][10] ; clk                 ; 13.601 ; 13.289 ; Rise       ; clk                 ;
;  mem_req.data[0][11] ; clk                 ; 13.686 ; 13.352 ; Rise       ; clk                 ;
;  mem_req.data[0][12] ; clk                 ; 11.199 ; 11.096 ; Rise       ; clk                 ;
;  mem_req.data[0][13] ; clk                 ; 11.778 ; 11.587 ; Rise       ; clk                 ;
;  mem_req.data[0][14] ; clk                 ; 12.684 ; 12.316 ; Rise       ; clk                 ;
;  mem_req.data[0][15] ; clk                 ; 12.482 ; 12.285 ; Rise       ; clk                 ;
;  mem_req.data[0][16] ; clk                 ; 13.995 ; 13.692 ; Rise       ; clk                 ;
;  mem_req.data[0][17] ; clk                 ; 13.518 ; 13.236 ; Rise       ; clk                 ;
;  mem_req.data[0][18] ; clk                 ; 12.268 ; 12.093 ; Rise       ; clk                 ;
;  mem_req.data[0][19] ; clk                 ; 13.160 ; 12.648 ; Rise       ; clk                 ;
;  mem_req.data[0][20] ; clk                 ; 11.365 ; 11.186 ; Rise       ; clk                 ;
;  mem_req.data[0][21] ; clk                 ; 11.367 ; 11.190 ; Rise       ; clk                 ;
;  mem_req.data[0][22] ; clk                 ; 12.682 ; 12.448 ; Rise       ; clk                 ;
;  mem_req.data[0][23] ; clk                 ; 14.090 ; 13.763 ; Rise       ; clk                 ;
;  mem_req.data[0][24] ; clk                 ; 12.681 ; 12.457 ; Rise       ; clk                 ;
;  mem_req.data[0][25] ; clk                 ; 13.672 ; 13.357 ; Rise       ; clk                 ;
;  mem_req.data[0][26] ; clk                 ; 14.302 ; 13.989 ; Rise       ; clk                 ;
;  mem_req.data[0][27] ; clk                 ; 12.780 ; 12.542 ; Rise       ; clk                 ;
;  mem_req.data[0][28] ; clk                 ; 13.516 ; 13.189 ; Rise       ; clk                 ;
;  mem_req.data[0][29] ; clk                 ; 11.448 ; 11.354 ; Rise       ; clk                 ;
;  mem_req.data[0][30] ; clk                 ; 14.174 ; 13.823 ; Rise       ; clk                 ;
;  mem_req.data[0][31] ; clk                 ; 15.656 ; 15.417 ; Rise       ; clk                 ;
; mem_req.data[1][*]   ; clk                 ; 14.729 ; 14.193 ; Rise       ; clk                 ;
;  mem_req.data[1][0]  ; clk                 ; 12.972 ; 12.765 ; Rise       ; clk                 ;
;  mem_req.data[1][1]  ; clk                 ; 11.922 ; 11.923 ; Rise       ; clk                 ;
;  mem_req.data[1][2]  ; clk                 ; 14.210 ; 13.994 ; Rise       ; clk                 ;
;  mem_req.data[1][3]  ; clk                 ; 14.006 ; 13.721 ; Rise       ; clk                 ;
;  mem_req.data[1][4]  ; clk                 ; 12.440 ; 12.125 ; Rise       ; clk                 ;
;  mem_req.data[1][5]  ; clk                 ; 11.817 ; 11.631 ; Rise       ; clk                 ;
;  mem_req.data[1][6]  ; clk                 ; 13.355 ; 13.220 ; Rise       ; clk                 ;
;  mem_req.data[1][7]  ; clk                 ; 11.717 ; 11.522 ; Rise       ; clk                 ;
;  mem_req.data[1][8]  ; clk                 ; 11.776 ; 11.514 ; Rise       ; clk                 ;
;  mem_req.data[1][9]  ; clk                 ; 12.693 ; 12.538 ; Rise       ; clk                 ;
;  mem_req.data[1][10] ; clk                 ; 10.932 ; 10.872 ; Rise       ; clk                 ;
;  mem_req.data[1][11] ; clk                 ; 13.711 ; 13.555 ; Rise       ; clk                 ;
;  mem_req.data[1][12] ; clk                 ; 12.470 ; 12.300 ; Rise       ; clk                 ;
;  mem_req.data[1][13] ; clk                 ; 11.899 ; 11.657 ; Rise       ; clk                 ;
;  mem_req.data[1][14] ; clk                 ; 12.255 ; 12.083 ; Rise       ; clk                 ;
;  mem_req.data[1][15] ; clk                 ; 14.729 ; 14.193 ; Rise       ; clk                 ;
;  mem_req.data[1][16] ; clk                 ; 12.161 ; 11.933 ; Rise       ; clk                 ;
;  mem_req.data[1][17] ; clk                 ; 12.131 ; 11.926 ; Rise       ; clk                 ;
;  mem_req.data[1][18] ; clk                 ; 13.745 ; 13.421 ; Rise       ; clk                 ;
;  mem_req.data[1][19] ; clk                 ; 12.906 ; 12.376 ; Rise       ; clk                 ;
;  mem_req.data[1][20] ; clk                 ; 14.437 ; 13.892 ; Rise       ; clk                 ;
;  mem_req.data[1][21] ; clk                 ; 12.131 ; 11.866 ; Rise       ; clk                 ;
;  mem_req.data[1][22] ; clk                 ; 14.317 ; 14.013 ; Rise       ; clk                 ;
;  mem_req.data[1][23] ; clk                 ; 11.921 ; 11.690 ; Rise       ; clk                 ;
;  mem_req.data[1][24] ; clk                 ; 12.744 ; 12.525 ; Rise       ; clk                 ;
;  mem_req.data[1][25] ; clk                 ; 12.365 ; 12.129 ; Rise       ; clk                 ;
;  mem_req.data[1][26] ; clk                 ; 13.366 ; 13.073 ; Rise       ; clk                 ;
;  mem_req.data[1][27] ; clk                 ; 13.237 ; 13.117 ; Rise       ; clk                 ;
;  mem_req.data[1][28] ; clk                 ; 13.200 ; 12.941 ; Rise       ; clk                 ;
;  mem_req.data[1][29] ; clk                 ; 13.958 ; 13.667 ; Rise       ; clk                 ;
;  mem_req.data[1][30] ; clk                 ; 13.779 ; 13.461 ; Rise       ; clk                 ;
;  mem_req.data[1][31] ; clk                 ; 13.964 ; 13.625 ; Rise       ; clk                 ;
; mem_req.rw           ; clk                 ; 10.329 ; 10.330 ; Rise       ; clk                 ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 10.244 ; 10.732 ; Fall       ; altera_reserved_tck ;
; fl_complete          ; clk                 ; 9.196  ; 9.055  ; Rise       ; clk                 ;
; mem_req.addr[*]      ; clk                 ; 8.531  ; 8.380  ; Rise       ; clk                 ;
;  mem_req.addr[1]     ; clk                 ; 9.802  ; 9.647  ; Rise       ; clk                 ;
;  mem_req.addr[2]     ; clk                 ; 9.666  ; 9.455  ; Rise       ; clk                 ;
;  mem_req.addr[3]     ; clk                 ; 9.793  ; 9.563  ; Rise       ; clk                 ;
;  mem_req.addr[4]     ; clk                 ; 9.949  ; 9.748  ; Rise       ; clk                 ;
;  mem_req.addr[5]     ; clk                 ; 9.081  ; 8.884  ; Rise       ; clk                 ;
;  mem_req.addr[6]     ; clk                 ; 8.531  ; 8.380  ; Rise       ; clk                 ;
;  mem_req.addr[7]     ; clk                 ; 9.658  ; 9.424  ; Rise       ; clk                 ;
;  mem_req.addr[8]     ; clk                 ; 9.601  ; 9.361  ; Rise       ; clk                 ;
;  mem_req.addr[9]     ; clk                 ; 9.381  ; 9.383  ; Rise       ; clk                 ;
;  mem_req.addr[10]    ; clk                 ; 8.664  ; 8.488  ; Rise       ; clk                 ;
;  mem_req.addr[11]    ; clk                 ; 9.476  ; 9.245  ; Rise       ; clk                 ;
; mem_req.cs           ; clk                 ; 8.503  ; 8.616  ; Rise       ; clk                 ;
; mem_req.data[0][*]   ; clk                 ; 7.509  ; 7.482  ; Rise       ; clk                 ;
;  mem_req.data[0][0]  ; clk                 ; 10.211 ; 9.942  ; Rise       ; clk                 ;
;  mem_req.data[0][1]  ; clk                 ; 9.704  ; 9.538  ; Rise       ; clk                 ;
;  mem_req.data[0][2]  ; clk                 ; 10.396 ; 10.106 ; Rise       ; clk                 ;
;  mem_req.data[0][3]  ; clk                 ; 9.844  ; 9.572  ; Rise       ; clk                 ;
;  mem_req.data[0][4]  ; clk                 ; 10.211 ; 9.763  ; Rise       ; clk                 ;
;  mem_req.data[0][5]  ; clk                 ; 9.049  ; 8.901  ; Rise       ; clk                 ;
;  mem_req.data[0][6]  ; clk                 ; 9.902  ; 9.657  ; Rise       ; clk                 ;
;  mem_req.data[0][7]  ; clk                 ; 7.509  ; 7.482  ; Rise       ; clk                 ;
;  mem_req.data[0][8]  ; clk                 ; 8.115  ; 7.948  ; Rise       ; clk                 ;
;  mem_req.data[0][9]  ; clk                 ; 9.112  ; 8.973  ; Rise       ; clk                 ;
;  mem_req.data[0][10] ; clk                 ; 11.915 ; 11.534 ; Rise       ; clk                 ;
;  mem_req.data[0][11] ; clk                 ; 11.767 ; 11.373 ; Rise       ; clk                 ;
;  mem_req.data[0][12] ; clk                 ; 8.791  ; 8.581  ; Rise       ; clk                 ;
;  mem_req.data[0][13] ; clk                 ; 10.012 ; 9.652  ; Rise       ; clk                 ;
;  mem_req.data[0][14] ; clk                 ; 10.508 ; 10.050 ; Rise       ; clk                 ;
;  mem_req.data[0][15] ; clk                 ; 10.011 ; 9.724  ; Rise       ; clk                 ;
;  mem_req.data[0][16] ; clk                 ; 11.534 ; 11.144 ; Rise       ; clk                 ;
;  mem_req.data[0][17] ; clk                 ; 10.624 ; 10.299 ; Rise       ; clk                 ;
;  mem_req.data[0][18] ; clk                 ; 9.893  ; 9.658  ; Rise       ; clk                 ;
;  mem_req.data[0][19] ; clk                 ; 10.861 ; 10.345 ; Rise       ; clk                 ;
;  mem_req.data[0][20] ; clk                 ; 9.574  ; 9.432  ; Rise       ; clk                 ;
;  mem_req.data[0][21] ; clk                 ; 9.439  ; 9.176  ; Rise       ; clk                 ;
;  mem_req.data[0][22] ; clk                 ; 10.329 ; 10.034 ; Rise       ; clk                 ;
;  mem_req.data[0][23] ; clk                 ; 11.427 ; 11.157 ; Rise       ; clk                 ;
;  mem_req.data[0][24] ; clk                 ; 10.500 ; 10.218 ; Rise       ; clk                 ;
;  mem_req.data[0][25] ; clk                 ; 10.976 ; 10.616 ; Rise       ; clk                 ;
;  mem_req.data[0][26] ; clk                 ; 11.492 ; 11.228 ; Rise       ; clk                 ;
;  mem_req.data[0][27] ; clk                 ; 10.261 ; 9.964  ; Rise       ; clk                 ;
;  mem_req.data[0][28] ; clk                 ; 10.959 ; 10.666 ; Rise       ; clk                 ;
;  mem_req.data[0][29] ; clk                 ; 8.818  ; 8.692  ; Rise       ; clk                 ;
;  mem_req.data[0][30] ; clk                 ; 11.478 ; 11.046 ; Rise       ; clk                 ;
;  mem_req.data[0][31] ; clk                 ; 12.562 ; 12.333 ; Rise       ; clk                 ;
; mem_req.data[1][*]   ; clk                 ; 8.896  ; 8.686  ; Rise       ; clk                 ;
;  mem_req.data[1][0]  ; clk                 ; 10.914 ; 10.602 ; Rise       ; clk                 ;
;  mem_req.data[1][1]  ; clk                 ; 9.441  ; 9.417  ; Rise       ; clk                 ;
;  mem_req.data[1][2]  ; clk                 ; 13.025 ; 12.683 ; Rise       ; clk                 ;
;  mem_req.data[1][3]  ; clk                 ; 11.181 ; 10.833 ; Rise       ; clk                 ;
;  mem_req.data[1][4]  ; clk                 ; 10.894 ; 10.688 ; Rise       ; clk                 ;
;  mem_req.data[1][5]  ; clk                 ; 9.388  ; 9.219  ; Rise       ; clk                 ;
;  mem_req.data[1][6]  ; clk                 ; 11.562 ; 11.309 ; Rise       ; clk                 ;
;  mem_req.data[1][7]  ; clk                 ; 10.410 ; 10.111 ; Rise       ; clk                 ;
;  mem_req.data[1][8]  ; clk                 ; 10.231 ; 10.100 ; Rise       ; clk                 ;
;  mem_req.data[1][9]  ; clk                 ; 11.515 ; 11.379 ; Rise       ; clk                 ;
;  mem_req.data[1][10] ; clk                 ; 8.896  ; 8.686  ; Rise       ; clk                 ;
;  mem_req.data[1][11] ; clk                 ; 12.625 ; 12.154 ; Rise       ; clk                 ;
;  mem_req.data[1][12] ; clk                 ; 11.261 ; 11.066 ; Rise       ; clk                 ;
;  mem_req.data[1][13] ; clk                 ; 10.111 ; 9.977  ; Rise       ; clk                 ;
;  mem_req.data[1][14] ; clk                 ; 11.326 ; 11.221 ; Rise       ; clk                 ;
;  mem_req.data[1][15] ; clk                 ; 10.504 ; 10.023 ; Rise       ; clk                 ;
;  mem_req.data[1][16] ; clk                 ; 10.076 ; 9.802  ; Rise       ; clk                 ;
;  mem_req.data[1][17] ; clk                 ; 9.844  ; 9.602  ; Rise       ; clk                 ;
;  mem_req.data[1][18] ; clk                 ; 9.998  ; 9.751  ; Rise       ; clk                 ;
;  mem_req.data[1][19] ; clk                 ; 10.545 ; 10.025 ; Rise       ; clk                 ;
;  mem_req.data[1][20] ; clk                 ; 11.112 ; 10.601 ; Rise       ; clk                 ;
;  mem_req.data[1][21] ; clk                 ; 9.653  ; 9.445  ; Rise       ; clk                 ;
;  mem_req.data[1][22] ; clk                 ; 10.490 ; 10.210 ; Rise       ; clk                 ;
;  mem_req.data[1][23] ; clk                 ; 10.820 ; 10.531 ; Rise       ; clk                 ;
;  mem_req.data[1][24] ; clk                 ; 11.036 ; 10.776 ; Rise       ; clk                 ;
;  mem_req.data[1][25] ; clk                 ; 10.713 ; 10.412 ; Rise       ; clk                 ;
;  mem_req.data[1][26] ; clk                 ; 10.359 ; 10.076 ; Rise       ; clk                 ;
;  mem_req.data[1][27] ; clk                 ; 10.421 ; 10.200 ; Rise       ; clk                 ;
;  mem_req.data[1][28] ; clk                 ; 10.371 ; 10.089 ; Rise       ; clk                 ;
;  mem_req.data[1][29] ; clk                 ; 9.772  ; 9.525  ; Rise       ; clk                 ;
;  mem_req.data[1][30] ; clk                 ; 10.362 ; 10.074 ; Rise       ; clk                 ;
;  mem_req.data[1][31] ; clk                 ; 10.517 ; 10.222 ; Rise       ; clk                 ;
; mem_req.rw           ; clk                 ; 9.475  ; 9.539  ; Rise       ; clk                 ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+-------------+---------------------+----+--------+--------+----+
; Input Port  ; Output Port         ; RR ; RF     ; FR     ; FF ;
+-------------+---------------------+----+--------+--------+----+
; mem_res.ack ; mem_req.addr[1]     ;    ; 9.185  ; 9.446  ;    ;
; mem_res.ack ; mem_req.addr[2]     ;    ; 9.167  ; 9.441  ;    ;
; mem_res.ack ; mem_req.addr[3]     ;    ; 9.105  ; 9.387  ;    ;
; mem_res.ack ; mem_req.addr[4]     ;    ; 9.121  ; 9.374  ;    ;
; mem_res.ack ; mem_req.addr[5]     ;    ; 9.128  ; 9.408  ;    ;
; mem_res.ack ; mem_req.addr[6]     ;    ; 7.857  ; 8.077  ;    ;
; mem_res.ack ; mem_req.addr[7]     ;    ; 9.301  ; 9.615  ;    ;
; mem_res.ack ; mem_req.addr[8]     ;    ; 9.235  ; 9.555  ;    ;
; mem_res.ack ; mem_req.addr[9]     ;    ; 9.208  ; 9.279  ;    ;
; mem_res.ack ; mem_req.addr[10]    ;    ; 8.541  ; 8.788  ;    ;
; mem_res.ack ; mem_req.addr[11]    ;    ; 9.331  ; 9.635  ;    ;
; mem_res.ack ; mem_req.cs          ;    ; 8.237  ; 8.199  ;    ;
; mem_res.ack ; mem_req.data[0][0]  ;    ; 11.370 ; 11.602 ;    ;
; mem_res.ack ; mem_req.data[0][1]  ;    ; 10.806 ; 11.058 ;    ;
; mem_res.ack ; mem_req.data[0][2]  ;    ; 11.340 ; 11.581 ;    ;
; mem_res.ack ; mem_req.data[0][3]  ;    ; 10.994 ; 11.218 ;    ;
; mem_res.ack ; mem_req.data[0][4]  ;    ; 11.343 ; 11.845 ;    ;
; mem_res.ack ; mem_req.data[0][5]  ;    ; 10.081 ; 10.186 ;    ;
; mem_res.ack ; mem_req.data[0][6]  ;    ; 10.858 ; 11.139 ;    ;
; mem_res.ack ; mem_req.data[0][7]  ;    ; 10.001 ; 10.045 ;    ;
; mem_res.ack ; mem_req.data[0][8]  ;    ; 10.931 ; 11.072 ;    ;
; mem_res.ack ; mem_req.data[0][9]  ;    ; 10.384 ; 10.539 ;    ;
; mem_res.ack ; mem_req.data[0][10] ;    ; 12.156 ; 12.519 ;    ;
; mem_res.ack ; mem_req.data[0][11] ;    ; 12.219 ; 12.604 ;    ;
; mem_res.ack ; mem_req.data[0][12] ;    ; 9.963  ; 10.117 ;    ;
; mem_res.ack ; mem_req.data[0][13] ;    ; 10.454 ; 10.696 ;    ;
; mem_res.ack ; mem_req.data[0][14] ;    ; 11.183 ; 11.602 ;    ;
; mem_res.ack ; mem_req.data[0][15] ;    ; 11.152 ; 11.400 ;    ;
; mem_res.ack ; mem_req.data[0][16] ;    ; 12.559 ; 12.913 ;    ;
; mem_res.ack ; mem_req.data[0][17] ;    ; 12.103 ; 12.436 ;    ;
; mem_res.ack ; mem_req.data[0][18] ;    ; 10.960 ; 11.186 ;    ;
; mem_res.ack ; mem_req.data[0][19] ;    ; 11.515 ; 12.078 ;    ;
; mem_res.ack ; mem_req.data[0][20] ;    ; 10.053 ; 10.283 ;    ;
; mem_res.ack ; mem_req.data[0][21] ;    ; 10.057 ; 10.285 ;    ;
; mem_res.ack ; mem_req.data[0][22] ;    ; 11.315 ; 11.600 ;    ;
; mem_res.ack ; mem_req.data[0][23] ;    ; 12.630 ; 13.008 ;    ;
; mem_res.ack ; mem_req.data[0][24] ;    ; 11.324 ; 11.599 ;    ;
; mem_res.ack ; mem_req.data[0][25] ;    ; 12.224 ; 12.590 ;    ;
; mem_res.ack ; mem_req.data[0][26] ;    ; 12.856 ; 13.220 ;    ;
; mem_res.ack ; mem_req.data[0][27] ;    ; 11.409 ; 11.698 ;    ;
; mem_res.ack ; mem_req.data[0][28] ;    ; 12.056 ; 12.434 ;    ;
; mem_res.ack ; mem_req.data[0][29] ;    ; 10.221 ; 10.366 ;    ;
; mem_res.ack ; mem_req.data[0][30] ;    ; 12.690 ; 13.092 ;    ;
; mem_res.ack ; mem_req.data[0][31] ;    ; 14.284 ; 14.574 ;    ;
; mem_res.ack ; mem_req.data[1][0]  ;    ; 11.632 ; 11.890 ;    ;
; mem_res.ack ; mem_req.data[1][1]  ;    ; 10.790 ; 10.840 ;    ;
; mem_res.ack ; mem_req.data[1][2]  ;    ; 12.861 ; 13.128 ;    ;
; mem_res.ack ; mem_req.data[1][3]  ;    ; 12.588 ; 12.924 ;    ;
; mem_res.ack ; mem_req.data[1][4]  ;    ; 10.992 ; 11.358 ;    ;
; mem_res.ack ; mem_req.data[1][5]  ;    ; 10.498 ; 10.735 ;    ;
; mem_res.ack ; mem_req.data[1][6]  ;    ; 12.087 ; 12.273 ;    ;
; mem_res.ack ; mem_req.data[1][7]  ;    ; 10.389 ; 10.635 ;    ;
; mem_res.ack ; mem_req.data[1][8]  ;    ; 10.381 ; 10.694 ;    ;
; mem_res.ack ; mem_req.data[1][9]  ;    ; 11.405 ; 11.611 ;    ;
; mem_res.ack ; mem_req.data[1][10] ;    ; 9.739  ; 9.850  ;    ;
; mem_res.ack ; mem_req.data[1][11] ;    ; 12.422 ; 12.629 ;    ;
; mem_res.ack ; mem_req.data[1][12] ;    ; 10.786 ; 11.103 ;    ;
; mem_res.ack ; mem_req.data[1][13] ;    ; 10.524 ; 10.817 ;    ;
; mem_res.ack ; mem_req.data[1][14] ;    ; 10.950 ; 11.173 ;    ;
; mem_res.ack ; mem_req.data[1][15] ;    ; 13.060 ; 13.647 ;    ;
; mem_res.ack ; mem_req.data[1][16] ;    ; 10.800 ; 11.079 ;    ;
; mem_res.ack ; mem_req.data[1][17] ;    ; 10.793 ; 11.049 ;    ;
; mem_res.ack ; mem_req.data[1][18] ;    ; 12.288 ; 12.663 ;    ;
; mem_res.ack ; mem_req.data[1][19] ;    ; 11.243 ; 11.824 ;    ;
; mem_res.ack ; mem_req.data[1][20] ;    ; 12.759 ; 13.355 ;    ;
; mem_res.ack ; mem_req.data[1][21] ;    ; 10.733 ; 11.049 ;    ;
; mem_res.ack ; mem_req.data[1][22] ;    ; 12.880 ; 13.235 ;    ;
; mem_res.ack ; mem_req.data[1][23] ;    ; 10.557 ; 10.839 ;    ;
; mem_res.ack ; mem_req.data[1][24] ;    ; 11.392 ; 11.662 ;    ;
; mem_res.ack ; mem_req.data[1][25] ;    ; 10.996 ; 11.283 ;    ;
; mem_res.ack ; mem_req.data[1][26] ;    ; 11.940 ; 12.284 ;    ;
; mem_res.ack ; mem_req.data[1][27] ;    ; 11.984 ; 12.155 ;    ;
; mem_res.ack ; mem_req.data[1][28] ;    ; 11.808 ; 12.118 ;    ;
; mem_res.ack ; mem_req.data[1][29] ;    ; 12.534 ; 12.876 ;    ;
; mem_res.ack ; mem_req.data[1][30] ;    ; 12.328 ; 12.697 ;    ;
; mem_res.ack ; mem_req.data[1][31] ;    ; 12.492 ; 12.882 ;    ;
; mem_res.ack ; mem_req.rw          ;    ; 9.197  ; 9.247  ;    ;
+-------------+---------------------+----+--------+--------+----+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+-------------+---------------------+----+--------+--------+----+
; Input Port  ; Output Port         ; RR ; RF     ; FR     ; FF ;
+-------------+---------------------+----+--------+--------+----+
; mem_res.ack ; mem_req.addr[1]     ;    ; 8.866  ; 9.121  ;    ;
; mem_res.ack ; mem_req.addr[2]     ;    ; 8.790  ; 9.055  ;    ;
; mem_res.ack ; mem_req.addr[3]     ;    ; 8.731  ; 9.004  ;    ;
; mem_res.ack ; mem_req.addr[4]     ;    ; 8.805  ; 9.053  ;    ;
; mem_res.ack ; mem_req.addr[5]     ;    ; 8.754  ; 9.025  ;    ;
; mem_res.ack ; mem_req.addr[6]     ;    ; 7.595  ; 7.811  ;    ;
; mem_res.ack ; mem_req.addr[7]     ;    ; 8.911  ; 9.218  ;    ;
; mem_res.ack ; mem_req.addr[8]     ;    ; 8.848  ; 9.161  ;    ;
; mem_res.ack ; mem_req.addr[9]     ;    ; 8.867  ; 8.937  ;    ;
; mem_res.ack ; mem_req.addr[10]    ;    ; 8.190  ; 8.437  ;    ;
; mem_res.ack ; mem_req.addr[11]    ;    ; 8.946  ; 9.248  ;    ;
; mem_res.ack ; mem_req.cs          ;    ; 7.959  ; 7.926  ;    ;
; mem_res.ack ; mem_req.data[0][0]  ;    ; 10.904 ; 11.140 ;    ;
; mem_res.ack ; mem_req.data[0][1]  ;    ; 10.408 ; 10.641 ;    ;
; mem_res.ack ; mem_req.data[0][2]  ;    ; 10.874 ; 11.118 ;    ;
; mem_res.ack ; mem_req.data[0][3]  ;    ; 10.607 ; 10.826 ;    ;
; mem_res.ack ; mem_req.data[0][4]  ;    ; 10.918 ; 11.403 ;    ;
; mem_res.ack ; mem_req.data[0][5]  ;    ; 9.664  ; 9.778  ;    ;
; mem_res.ack ; mem_req.data[0][6]  ;    ; 10.412 ; 10.694 ;    ;
; mem_res.ack ; mem_req.data[0][7]  ;    ; 9.649  ; 9.698  ;    ;
; mem_res.ack ; mem_req.data[0][8]  ;    ; 10.525 ; 10.653 ;    ;
; mem_res.ack ; mem_req.data[0][9]  ;    ; 9.999  ; 10.150 ;    ;
; mem_res.ack ; mem_req.data[0][10] ;    ; 11.657 ; 12.018 ;    ;
; mem_res.ack ; mem_req.data[0][11] ;    ; 11.781 ; 12.156 ;    ;
; mem_res.ack ; mem_req.data[0][12] ;    ; 9.616  ; 9.768  ;    ;
; mem_res.ack ; mem_req.data[0][13] ;    ; 10.021 ; 10.267 ;    ;
; mem_res.ack ; mem_req.data[0][14] ;    ; 10.786 ; 11.194 ;    ;
; mem_res.ack ; mem_req.data[0][15] ;    ; 10.757 ; 11.001 ;    ;
; mem_res.ack ; mem_req.data[0][16] ;    ; 12.090 ; 12.422 ;    ;
; mem_res.ack ; mem_req.data[0][17] ;    ; 11.649 ; 11.971 ;    ;
; mem_res.ack ; mem_req.data[0][18] ;    ; 10.573 ; 10.795 ;    ;
; mem_res.ack ; mem_req.data[0][19] ;    ; 11.102 ; 11.650 ;    ;
; mem_res.ack ; mem_req.data[0][20] ;    ; 9.702  ; 9.929  ;    ;
; mem_res.ack ; mem_req.data[0][21] ;    ; 9.701  ; 9.927  ;    ;
; mem_res.ack ; mem_req.data[0][22] ;    ; 10.912 ; 11.191 ;    ;
; mem_res.ack ; mem_req.data[0][23] ;    ; 12.176 ; 12.546 ;    ;
; mem_res.ack ; mem_req.data[0][24] ;    ; 10.923 ; 11.192 ;    ;
; mem_res.ack ; mem_req.data[0][25] ;    ; 11.765 ; 12.118 ;    ;
; mem_res.ack ; mem_req.data[0][26] ;    ; 12.332 ; 12.683 ;    ;
; mem_res.ack ; mem_req.data[0][27] ;    ; 10.939 ; 11.231 ;    ;
; mem_res.ack ; mem_req.data[0][28] ;    ; 11.623 ; 11.992 ;    ;
; mem_res.ack ; mem_req.data[0][29] ;    ; 9.799  ; 9.953  ;    ;
; mem_res.ack ; mem_req.data[0][30] ;    ; 12.217 ; 12.593 ;    ;
; mem_res.ack ; mem_req.data[0][31] ;    ; 13.796 ; 14.063 ;    ;
; mem_res.ack ; mem_req.data[1][0]  ;    ; 11.202 ; 11.440 ;    ;
; mem_res.ack ; mem_req.data[1][1]  ;    ; 10.458 ; 10.510 ;    ;
; mem_res.ack ; mem_req.data[1][2]  ;    ; 12.427 ; 12.682 ;    ;
; mem_res.ack ; mem_req.data[1][3]  ;    ; 12.120 ; 12.432 ;    ;
; mem_res.ack ; mem_req.data[1][4]  ;    ; 10.579 ; 10.934 ;    ;
; mem_res.ack ; mem_req.data[1][5]  ;    ; 10.112 ; 10.331 ;    ;
; mem_res.ack ; mem_req.data[1][6]  ;    ; 11.653 ; 11.839 ;    ;
; mem_res.ack ; mem_req.data[1][7]  ;    ; 10.004 ; 10.242 ;    ;
; mem_res.ack ; mem_req.data[1][8]  ;    ; 10.019 ; 10.324 ;    ;
; mem_res.ack ; mem_req.data[1][9]  ;    ; 11.046 ; 11.246 ;    ;
; mem_res.ack ; mem_req.data[1][10] ;    ; 9.400  ; 9.513  ;    ;
; mem_res.ack ; mem_req.data[1][11] ;    ; 11.960 ; 12.150 ;    ;
; mem_res.ack ; mem_req.data[1][12] ;    ; 10.407 ; 10.717 ;    ;
; mem_res.ack ; mem_req.data[1][13] ;    ; 10.153 ; 10.441 ;    ;
; mem_res.ack ; mem_req.data[1][14] ;    ; 10.562 ; 10.782 ;    ;
; mem_res.ack ; mem_req.data[1][15] ;    ; 12.569 ; 13.124 ;    ;
; mem_res.ack ; mem_req.data[1][16] ;    ; 10.356 ; 10.637 ;    ;
; mem_res.ack ; mem_req.data[1][17] ;    ; 10.397 ; 10.633 ;    ;
; mem_res.ack ; mem_req.data[1][18] ;    ; 11.848 ; 12.214 ;    ;
; mem_res.ack ; mem_req.data[1][19] ;    ; 10.841 ; 11.405 ;    ;
; mem_res.ack ; mem_req.data[1][20] ;    ; 12.297 ; 12.876 ;    ;
; mem_res.ack ; mem_req.data[1][21] ;    ; 10.357 ; 10.666 ;    ;
; mem_res.ack ; mem_req.data[1][22] ;    ; 12.400 ; 12.732 ;    ;
; mem_res.ack ; mem_req.data[1][23] ;    ; 10.186 ; 10.463 ;    ;
; mem_res.ack ; mem_req.data[1][24] ;    ; 10.988 ; 11.252 ;    ;
; mem_res.ack ; mem_req.data[1][25] ;    ; 10.591 ; 10.859 ;    ;
; mem_res.ack ; mem_req.data[1][26] ;    ; 11.494 ; 11.825 ;    ;
; mem_res.ack ; mem_req.data[1][27] ;    ; 11.554 ; 11.725 ;    ;
; mem_res.ack ; mem_req.data[1][28] ;    ; 11.366 ; 11.665 ;    ;
; mem_res.ack ; mem_req.data[1][29] ;    ; 12.068 ; 12.387 ;    ;
; mem_res.ack ; mem_req.data[1][30] ;    ; 11.886 ; 12.247 ;    ;
; mem_res.ack ; mem_req.data[1][31] ;    ; 12.044 ; 12.424 ;    ;
; mem_res.ack ; mem_req.rw          ;    ; 8.880  ; 8.931  ;    ;
+-------------+---------------------+----+--------+--------+----+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 27.578 ; 0.000         ;
; altera_reserved_tck ; 41.294 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.136 ; 0.000         ;
; altera_reserved_tck ; 0.161 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 38.482 ; 0.000         ;
; altera_reserved_tck ; 49.206 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.653 ; 0.000         ;
; clk                 ; 0.942 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk                 ; 19.416 ; 0.000             ;
; altera_reserved_tck ; 49.414 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                               ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 27.578 ; addr[3]   ; cache:cache1|sets[3].data[9][1][21]  ; clk          ; clk         ; 40.000       ; -0.028     ; 12.381     ;
; 27.683 ; addr[4]   ; cache:cache1|sets[3].data[9][1][21]  ; clk          ; clk         ; 40.000       ; -0.028     ; 12.276     ;
; 27.705 ; addr[3]   ; cache:cache1|sets[3].data[1][0][26]  ; clk          ; clk         ; 40.000       ; -0.064     ; 12.218     ;
; 27.810 ; addr[4]   ; cache:cache1|sets[3].data[1][0][26]  ; clk          ; clk         ; 40.000       ; -0.064     ; 12.113     ;
; 27.819 ; addr[3]   ; cache:cache1|sets[2].data[14][1][1]  ; clk          ; clk         ; 40.000       ; -0.056     ; 12.112     ;
; 27.819 ; addr[3]   ; cache:cache1|sets[2].data[14][1][0]  ; clk          ; clk         ; 40.000       ; -0.056     ; 12.112     ;
; 27.819 ; addr[3]   ; cache:cache1|sets[2].data[14][1][2]  ; clk          ; clk         ; 40.000       ; -0.056     ; 12.112     ;
; 27.819 ; addr[3]   ; cache:cache1|sets[2].data[14][1][3]  ; clk          ; clk         ; 40.000       ; -0.056     ; 12.112     ;
; 27.819 ; addr[3]   ; cache:cache1|sets[2].data[14][1][4]  ; clk          ; clk         ; 40.000       ; -0.056     ; 12.112     ;
; 27.819 ; addr[3]   ; cache:cache1|sets[2].data[14][1][5]  ; clk          ; clk         ; 40.000       ; -0.056     ; 12.112     ;
; 27.819 ; addr[3]   ; cache:cache1|sets[2].data[14][1][6]  ; clk          ; clk         ; 40.000       ; -0.056     ; 12.112     ;
; 27.819 ; addr[3]   ; cache:cache1|sets[2].data[14][1][7]  ; clk          ; clk         ; 40.000       ; -0.056     ; 12.112     ;
; 27.823 ; addr[3]   ; cache:cache1|sets[3].data[11][1][21] ; clk          ; clk         ; 40.000       ; -0.030     ; 12.134     ;
; 27.884 ; addr[3]   ; cache:cache1|sets[3].data[3][1][22]  ; clk          ; clk         ; 40.000       ; -0.034     ; 12.069     ;
; 27.890 ; addr[3]   ; cache:cache1|sets[3].data[20][1][21] ; clk          ; clk         ; 40.000       ; -0.028     ; 12.069     ;
; 27.924 ; addr[4]   ; cache:cache1|sets[2].data[14][1][1]  ; clk          ; clk         ; 40.000       ; -0.056     ; 12.007     ;
; 27.924 ; addr[4]   ; cache:cache1|sets[2].data[14][1][0]  ; clk          ; clk         ; 40.000       ; -0.056     ; 12.007     ;
; 27.924 ; addr[4]   ; cache:cache1|sets[2].data[14][1][2]  ; clk          ; clk         ; 40.000       ; -0.056     ; 12.007     ;
; 27.924 ; addr[4]   ; cache:cache1|sets[2].data[14][1][3]  ; clk          ; clk         ; 40.000       ; -0.056     ; 12.007     ;
; 27.924 ; addr[4]   ; cache:cache1|sets[2].data[14][1][4]  ; clk          ; clk         ; 40.000       ; -0.056     ; 12.007     ;
; 27.924 ; addr[4]   ; cache:cache1|sets[2].data[14][1][5]  ; clk          ; clk         ; 40.000       ; -0.056     ; 12.007     ;
; 27.924 ; addr[4]   ; cache:cache1|sets[2].data[14][1][6]  ; clk          ; clk         ; 40.000       ; -0.056     ; 12.007     ;
; 27.924 ; addr[4]   ; cache:cache1|sets[2].data[14][1][7]  ; clk          ; clk         ; 40.000       ; -0.056     ; 12.007     ;
; 27.928 ; addr[4]   ; cache:cache1|sets[3].data[11][1][21] ; clk          ; clk         ; 40.000       ; -0.030     ; 12.029     ;
; 27.935 ; addr[3]   ; cache:cache1|sets[2].data[12][0][9]  ; clk          ; clk         ; 40.000       ; -0.056     ; 11.996     ;
; 27.936 ; addr[3]   ; cache:cache1|sets[3].data[6][0][26]  ; clk          ; clk         ; 40.000       ; -0.079     ; 11.972     ;
; 27.949 ; addr[3]   ; cache:cache1|sets[3].data[28][1][24] ; clk          ; clk         ; 40.000       ; -0.055     ; 11.983     ;
; 27.989 ; addr[4]   ; cache:cache1|sets[3].data[3][1][22]  ; clk          ; clk         ; 40.000       ; -0.034     ; 11.964     ;
; 27.995 ; addr[4]   ; cache:cache1|sets[3].data[20][1][21] ; clk          ; clk         ; 40.000       ; -0.028     ; 11.964     ;
; 28.009 ; addr[3]   ; cache:cache1|sets[3].data[0][0][26]  ; clk          ; clk         ; 40.000       ; -0.062     ; 11.916     ;
; 28.023 ; addr[3]   ; cache:cache1|sets[2].data[2][0][9]   ; clk          ; clk         ; 40.000       ; -0.052     ; 11.912     ;
; 28.035 ; addr[3]   ; cache:cache1|sets[2].data[0][0][9]   ; clk          ; clk         ; 40.000       ; -0.050     ; 11.902     ;
; 28.037 ; addr[3]   ; cache:cache1|sets[2].data[16][1][14] ; clk          ; clk         ; 40.000       ; -0.044     ; 11.906     ;
; 28.040 ; addr[4]   ; cache:cache1|sets[2].data[12][0][9]  ; clk          ; clk         ; 40.000       ; -0.056     ; 11.891     ;
; 28.041 ; addr[4]   ; cache:cache1|sets[3].data[6][0][26]  ; clk          ; clk         ; 40.000       ; -0.079     ; 11.867     ;
; 28.042 ; addr[3]   ; cache:cache1|sets[2].data[14][1][8]  ; clk          ; clk         ; 40.000       ; -0.027     ; 11.918     ;
; 28.042 ; addr[3]   ; cache:cache1|sets[2].data[14][1][9]  ; clk          ; clk         ; 40.000       ; -0.027     ; 11.918     ;
; 28.042 ; addr[3]   ; cache:cache1|sets[2].data[14][1][10] ; clk          ; clk         ; 40.000       ; -0.027     ; 11.918     ;
; 28.042 ; addr[3]   ; cache:cache1|sets[2].data[14][1][11] ; clk          ; clk         ; 40.000       ; -0.027     ; 11.918     ;
; 28.042 ; addr[3]   ; cache:cache1|sets[2].data[14][1][12] ; clk          ; clk         ; 40.000       ; -0.027     ; 11.918     ;
; 28.042 ; addr[3]   ; cache:cache1|sets[2].data[14][1][13] ; clk          ; clk         ; 40.000       ; -0.027     ; 11.918     ;
; 28.042 ; addr[3]   ; cache:cache1|sets[2].data[14][1][14] ; clk          ; clk         ; 40.000       ; -0.027     ; 11.918     ;
; 28.042 ; addr[3]   ; cache:cache1|sets[2].data[14][1][24] ; clk          ; clk         ; 40.000       ; -0.027     ; 11.918     ;
; 28.050 ; addr[3]   ; cache:cache1|sets[3].data[18][1][21] ; clk          ; clk         ; 40.000       ; -0.027     ; 11.910     ;
; 28.054 ; addr[4]   ; cache:cache1|sets[3].data[28][1][24] ; clk          ; clk         ; 40.000       ; -0.055     ; 11.878     ;
; 28.072 ; addr[3]   ; cache:cache1|sets[3].data[16][0][28] ; clk          ; clk         ; 40.000       ; -0.058     ; 11.857     ;
; 28.076 ; addr[3]   ; cache:cache1|sets[2].data[26][1][30] ; clk          ; clk         ; 40.000       ; -0.032     ; 11.879     ;
; 28.087 ; addr[3]   ; cache:cache1|sets[3].data[5][1][6]   ; clk          ; clk         ; 40.000       ; -0.037     ; 11.863     ;
; 28.087 ; addr[3]   ; cache:cache1|sets[3].data[5][1][7]   ; clk          ; clk         ; 40.000       ; -0.037     ; 11.863     ;
; 28.087 ; addr[3]   ; cache:cache1|sets[3].data[5][1][8]   ; clk          ; clk         ; 40.000       ; -0.037     ; 11.863     ;
; 28.087 ; addr[3]   ; cache:cache1|sets[3].data[5][1][9]   ; clk          ; clk         ; 40.000       ; -0.037     ; 11.863     ;
; 28.087 ; addr[3]   ; cache:cache1|sets[3].data[5][1][10]  ; clk          ; clk         ; 40.000       ; -0.037     ; 11.863     ;
; 28.087 ; addr[3]   ; cache:cache1|sets[3].data[5][1][11]  ; clk          ; clk         ; 40.000       ; -0.037     ; 11.863     ;
; 28.087 ; addr[3]   ; cache:cache1|sets[3].data[5][1][12]  ; clk          ; clk         ; 40.000       ; -0.037     ; 11.863     ;
; 28.087 ; addr[3]   ; cache:cache1|sets[3].data[5][1][27]  ; clk          ; clk         ; 40.000       ; -0.037     ; 11.863     ;
; 28.093 ; addr[3]   ; cache:cache1|sets[2].data[23][0][9]  ; clk          ; clk         ; 40.000       ; -0.064     ; 11.830     ;
; 28.098 ; addr[3]   ; cache:cache1|sets[2].data[27][0][9]  ; clk          ; clk         ; 40.000       ; -0.057     ; 11.832     ;
; 28.099 ; addr[3]   ; cache:cache1|sets[3].data[0][1][28]  ; clk          ; clk         ; 40.000       ; -0.026     ; 11.862     ;
; 28.114 ; addr[4]   ; cache:cache1|sets[3].data[0][0][26]  ; clk          ; clk         ; 40.000       ; -0.062     ; 11.811     ;
; 28.128 ; addr[4]   ; cache:cache1|sets[2].data[2][0][9]   ; clk          ; clk         ; 40.000       ; -0.052     ; 11.807     ;
; 28.132 ; addr[3]   ; cache:cache1|sets[3].data[1][1][11]  ; clk          ; clk         ; 40.000       ; -0.032     ; 11.823     ;
; 28.137 ; addr[3]   ; cache:cache1|sets[3].data[2][0][26]  ; clk          ; clk         ; 40.000       ; -0.056     ; 11.794     ;
; 28.140 ; addr[4]   ; cache:cache1|sets[2].data[0][0][9]   ; clk          ; clk         ; 40.000       ; -0.050     ; 11.797     ;
; 28.142 ; addr[4]   ; cache:cache1|sets[2].data[16][1][14] ; clk          ; clk         ; 40.000       ; -0.044     ; 11.801     ;
; 28.143 ; addr[3]   ; cache:cache1|sets[3].data[17][1][21] ; clk          ; clk         ; 40.000       ; -0.029     ; 11.815     ;
; 28.147 ; addr[4]   ; cache:cache1|sets[2].data[14][1][8]  ; clk          ; clk         ; 40.000       ; -0.027     ; 11.813     ;
; 28.147 ; addr[4]   ; cache:cache1|sets[2].data[14][1][9]  ; clk          ; clk         ; 40.000       ; -0.027     ; 11.813     ;
; 28.147 ; addr[4]   ; cache:cache1|sets[2].data[14][1][10] ; clk          ; clk         ; 40.000       ; -0.027     ; 11.813     ;
; 28.147 ; addr[4]   ; cache:cache1|sets[2].data[14][1][11] ; clk          ; clk         ; 40.000       ; -0.027     ; 11.813     ;
; 28.147 ; addr[4]   ; cache:cache1|sets[2].data[14][1][12] ; clk          ; clk         ; 40.000       ; -0.027     ; 11.813     ;
; 28.147 ; addr[4]   ; cache:cache1|sets[2].data[14][1][13] ; clk          ; clk         ; 40.000       ; -0.027     ; 11.813     ;
; 28.147 ; addr[4]   ; cache:cache1|sets[2].data[14][1][14] ; clk          ; clk         ; 40.000       ; -0.027     ; 11.813     ;
; 28.147 ; addr[4]   ; cache:cache1|sets[2].data[14][1][24] ; clk          ; clk         ; 40.000       ; -0.027     ; 11.813     ;
; 28.151 ; addr[3]   ; cache:cache1|sets[3].data[19][1][24] ; clk          ; clk         ; 40.000       ; -0.063     ; 11.773     ;
; 28.155 ; addr[4]   ; cache:cache1|sets[3].data[18][1][21] ; clk          ; clk         ; 40.000       ; -0.027     ; 11.805     ;
; 28.164 ; addr[3]   ; cache:cache1|sets[3].data[30][1][11] ; clk          ; clk         ; 40.000       ; -0.047     ; 11.776     ;
; 28.171 ; addr[3]   ; cache:cache1|sets[3].data[13][1][11] ; clk          ; clk         ; 40.000       ; -0.025     ; 11.791     ;
; 28.173 ; addr[3]   ; cache:cache1|sets[2].data[18][1][14] ; clk          ; clk         ; 40.000       ; -0.047     ; 11.767     ;
; 28.176 ; addr[3]   ; cache:cache1|sets[3].data[3][1][24]  ; clk          ; clk         ; 40.000       ; -0.037     ; 11.774     ;
; 28.177 ; addr[3]   ; cache:cache1|sets[3].data[2][1][24]  ; clk          ; clk         ; 40.000       ; -0.037     ; 11.773     ;
; 28.177 ; addr[4]   ; cache:cache1|sets[3].data[16][0][28] ; clk          ; clk         ; 40.000       ; -0.058     ; 11.752     ;
; 28.181 ; addr[4]   ; cache:cache1|sets[2].data[26][1][30] ; clk          ; clk         ; 40.000       ; -0.032     ; 11.774     ;
; 28.185 ; addr[3]   ; cache:cache1|sets[2].data[13][0][9]  ; clk          ; clk         ; 40.000       ; -0.037     ; 11.765     ;
; 28.188 ; addr[3]   ; cache:cache1|sets[3].data[19][0][28] ; clk          ; clk         ; 40.000       ; -0.066     ; 11.733     ;
; 28.189 ; addr[3]   ; cache:cache1|sets[3].data[28][0][28] ; clk          ; clk         ; 40.000       ; -0.067     ; 11.731     ;
; 28.190 ; addr[3]   ; cache:cache1|sets[2].data[1][1][14]  ; clk          ; clk         ; 40.000       ; -0.046     ; 11.751     ;
; 28.192 ; addr[4]   ; cache:cache1|sets[3].data[5][1][6]   ; clk          ; clk         ; 40.000       ; -0.037     ; 11.758     ;
; 28.192 ; addr[4]   ; cache:cache1|sets[3].data[5][1][7]   ; clk          ; clk         ; 40.000       ; -0.037     ; 11.758     ;
; 28.192 ; addr[4]   ; cache:cache1|sets[3].data[5][1][8]   ; clk          ; clk         ; 40.000       ; -0.037     ; 11.758     ;
; 28.192 ; addr[4]   ; cache:cache1|sets[3].data[5][1][9]   ; clk          ; clk         ; 40.000       ; -0.037     ; 11.758     ;
; 28.192 ; addr[4]   ; cache:cache1|sets[3].data[5][1][10]  ; clk          ; clk         ; 40.000       ; -0.037     ; 11.758     ;
; 28.192 ; addr[4]   ; cache:cache1|sets[3].data[5][1][11]  ; clk          ; clk         ; 40.000       ; -0.037     ; 11.758     ;
; 28.192 ; addr[4]   ; cache:cache1|sets[3].data[5][1][12]  ; clk          ; clk         ; 40.000       ; -0.037     ; 11.758     ;
; 28.192 ; addr[4]   ; cache:cache1|sets[3].data[5][1][27]  ; clk          ; clk         ; 40.000       ; -0.037     ; 11.758     ;
; 28.198 ; addr[4]   ; cache:cache1|sets[2].data[23][0][9]  ; clk          ; clk         ; 40.000       ; -0.064     ; 11.725     ;
; 28.203 ; addr[4]   ; cache:cache1|sets[2].data[27][0][9]  ; clk          ; clk         ; 40.000       ; -0.057     ; 11.727     ;
; 28.204 ; addr[4]   ; cache:cache1|sets[3].data[0][1][28]  ; clk          ; clk         ; 40.000       ; -0.026     ; 11.757     ;
; 28.206 ; addr[3]   ; cache:cache1|sets[3].data[26][1][28] ; clk          ; clk         ; 40.000       ; -0.032     ; 11.749     ;
; 28.206 ; addr[3]   ; cache:cache1|sets[3].data[20][1][28] ; clk          ; clk         ; 40.000       ; -0.028     ; 11.753     ;
; 28.207 ; addr[3]   ; cache:cache1|sets[2].data[5][0][9]   ; clk          ; clk         ; 40.000       ; -0.056     ; 11.724     ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -2.053     ; 5.633      ;
; 47.260 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 3.048      ;
; 47.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 2.550      ;
; 47.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 2.542      ;
; 48.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 2.224      ;
; 48.152 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 2.148      ;
; 48.469 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 1.831      ;
; 48.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.786      ;
; 48.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.772      ;
; 48.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 1.704      ;
; 48.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 1.566      ;
; 48.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.441      ;
; 48.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.324      ; 1.438      ;
; 48.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.405      ;
; 48.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.389      ;
; 49.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.081      ;
; 49.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.333      ; 1.042      ;
; 49.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.324      ; 0.769      ;
; 92.403 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a117~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.212     ; 7.372      ;
; 92.839 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a152~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.115      ; 7.285      ;
; 92.845 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a316~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.122      ; 7.286      ;
; 92.874 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a150~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 7.244      ;
; 92.885 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a218~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.087      ; 7.211      ;
; 92.997 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a220~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 7.150      ;
; 93.014 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a14~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 7.089      ;
; 93.014 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a16~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 7.138      ;
; 93.035 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a317~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 7.051      ;
; 93.050 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a44~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 7.061      ;
; 93.117 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a346~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 7.038      ;
; 93.136 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a6~portb_address_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 7.019      ;
; 93.145 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a278~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 7.009      ;
; 93.163 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.069      ; 6.915      ;
; 93.163 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.069      ; 6.915      ;
; 93.164 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a316~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.122      ; 6.967      ;
; 93.165 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.072      ; 6.916      ;
; 93.180 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a453~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.127      ; 6.956      ;
; 93.185 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a84~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.133      ; 6.957      ;
; 93.239 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a181~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 6.856      ;
; 93.271 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.069      ; 6.807      ;
; 93.271 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.069      ; 6.807      ;
; 93.273 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.072      ; 6.808      ;
; 93.326 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.112      ; 6.795      ;
; 93.326 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.112      ; 6.795      ;
; 93.328 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.115      ; 6.796      ;
; 93.330 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a152~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.115      ; 6.794      ;
; 93.342 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.069      ; 6.736      ;
; 93.342 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.069      ; 6.736      ;
; 93.344 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a27~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.072      ; 6.737      ;
; 93.362 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a150~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 6.756      ;
; 93.372 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 6.716      ;
; 93.372 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 6.716      ;
; 93.374 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 6.717      ;
; 93.406 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 6.694      ;
; 93.406 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 6.694      ;
; 93.408 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 6.695      ;
; 93.428 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 6.728      ;
; 93.428 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 6.728      ;
; 93.430 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 6.729      ;
; 93.434 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.112      ; 6.687      ;
; 93.434 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.112      ; 6.687      ;
; 93.436 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.115      ; 6.688      ;
; 93.441 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 6.736      ;
; 93.441 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 6.736      ;
; 93.443 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 6.737      ;
; 93.480 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 6.608      ;
; 93.480 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 6.608      ;
; 93.481 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a212~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 6.673      ;
; 93.482 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 6.609      ;
; 93.485 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a218~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.087      ; 6.611      ;
; 93.505 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.112      ; 6.616      ;
; 93.505 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.112      ; 6.616      ;
; 93.507 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.115      ; 6.617      ;
; 93.514 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 6.586      ;
; 93.514 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 6.586      ;
; 93.516 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 6.587      ;
; 93.517 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a317~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 6.569      ;
; 93.524 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a14~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 6.579      ;
; 93.536 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 6.620      ;
; 93.536 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 6.620      ;
; 93.538 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a67~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 6.621      ;
; 93.545 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a352~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 6.611      ;
; 93.547 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a53~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 6.563      ;
; 93.549 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 6.628      ;
; 93.549 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 6.628      ;
; 93.551 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 6.537      ;
; 93.551 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 6.537      ;
; 93.551 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 6.629      ;
; 93.553 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a145~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 6.603      ;
; 93.553 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a29~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 6.538      ;
; 93.556 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a253~portb_we_reg                                 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.236     ; 6.195      ;
; 93.556 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a285~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.087      ; 6.540      ;
; 93.565 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a264~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.071      ; 6.515      ;
; 93.567 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a331~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.088      ; 6.530      ;
; 93.570 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a44~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 6.541      ;
; 93.580 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a128~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.081      ; 6.510      ;
; 93.585 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a284~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 6.570      ;
; 93.585 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a53~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 6.525      ;
; 93.585 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 6.515      ;
; 93.585 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 6.515      ;
; 93.587 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                          ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a28~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 6.516      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                            ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.136 ; inst_addr[11]                  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.242      ; 0.482      ;
; 0.144 ; inst_addr[1]                   ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.242      ; 0.490      ;
; 0.144 ; inst_addr[3]                   ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.242      ; 0.490      ;
; 0.147 ; inst_addr[10]                  ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.242      ; 0.493      ;
; 0.148 ; inst_addr[2]                   ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.242      ; 0.494      ;
; 0.155 ; inst_addr[9]                   ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.242      ; 0.501      ;
; 0.156 ; inst_addr[8]                   ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.242      ; 0.502      ;
; 0.163 ; inst_addr[7]                   ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.242      ; 0.509      ;
; 0.168 ; inst_addr[4]                   ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.242      ; 0.514      ;
; 0.174 ; cache:cache1|sets[0].dirty[15] ; cache:cache1|sets[0].dirty[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[6]  ; cache:cache1|sets[0].dirty[6]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[14] ; cache:cache1|sets[0].dirty[14]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[3].dirty[26] ; cache:cache1|sets[3].dirty[26]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[17] ; cache:cache1|sets[0].dirty[17]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[21] ; cache:cache1|sets[0].dirty[21]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[20] ; cache:cache1|sets[0].dirty[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[16] ; cache:cache1|sets[0].dirty[16]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[18] ; cache:cache1|sets[0].dirty[18]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[22] ; cache:cache1|sets[0].dirty[22]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[19] ; cache:cache1|sets[0].dirty[19]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[23] ; cache:cache1|sets[0].dirty[23]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[29] ; cache:cache1|sets[0].dirty[29]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[24] ; cache:cache1|sets[0].dirty[24]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[26] ; cache:cache1|sets[2].dirty[26]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[26] ; cache:cache1|sets[0].dirty[26]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[10] ; cache:cache1|sets[0].dirty[10]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; current_st[0]                  ; current_st[0]                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[20] ; cache:cache1|sets[2].dirty[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[21] ; cache:cache1|sets[2].dirty[21]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[17] ; cache:cache1|sets[2].dirty[17]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[29] ; cache:cache1|sets[2].dirty[29]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[25] ; cache:cache1|sets[2].dirty[25]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[28] ; cache:cache1|sets[2].dirty[28]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[24] ; cache:cache1|sets[2].dirty[24]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[16] ; cache:cache1|sets[2].dirty[16]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[30] ; cache:cache1|sets[2].dirty[30]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[27] ; cache:cache1|sets[2].dirty[27]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[9]  ; cache:cache1|sets[2].dirty[9]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[8]  ; cache:cache1|sets[2].dirty[8]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[11] ; cache:cache1|sets[2].dirty[11]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[13] ; cache:cache1|sets[2].dirty[13]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[15] ; cache:cache1|sets[2].dirty[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[14] ; cache:cache1|sets[2].dirty[14]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].dirty[12] ; cache:cache1|sets[2].dirty[12]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].valid[9]  ; cache:cache1|sets[2].valid[9]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[2].valid[25] ; cache:cache1|sets[2].valid[25]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].valid[1]  ; cache:cache1|sets[1].valid[1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].valid[3]  ; cache:cache1|sets[1].valid[3]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].valid[9]  ; cache:cache1|sets[1].valid[9]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].valid[26] ; cache:cache1|sets[1].valid[26]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].valid[20] ; cache:cache1|sets[1].valid[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[12] ; cache:cache1|sets[1].dirty[12]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[13] ; cache:cache1|sets[1].dirty[13]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[15] ; cache:cache1|sets[1].dirty[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[14] ; cache:cache1|sets[1].dirty[14]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[5]  ; cache:cache1|sets[1].dirty[5]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[7]  ; cache:cache1|sets[1].dirty[7]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[9]  ; cache:cache1|sets[1].dirty[9]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[11] ; cache:cache1|sets[1].dirty[11]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[8]  ; cache:cache1|sets[1].dirty[8]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[10] ; cache:cache1|sets[1].dirty[10]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[24] ; cache:cache1|sets[1].dirty[24]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[28] ; cache:cache1|sets[1].dirty[28]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[20] ; cache:cache1|sets[1].dirty[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[16] ; cache:cache1|sets[1].dirty[16]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[18] ; cache:cache1|sets[1].dirty[18]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[22] ; cache:cache1|sets[1].dirty[22]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[30] ; cache:cache1|sets[1].dirty[30]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[26] ; cache:cache1|sets[1].dirty[26]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[25] ; cache:cache1|sets[1].dirty[25]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[17] ; cache:cache1|sets[1].dirty[17]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[21] ; cache:cache1|sets[1].dirty[21]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[29] ; cache:cache1|sets[1].dirty[29]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[19] ; cache:cache1|sets[1].dirty[19]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[27] ; cache:cache1|sets[1].dirty[27]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[31] ; cache:cache1|sets[1].dirty[31]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[1].dirty[23] ; cache:cache1|sets[1].dirty[23]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[28] ; cache:cache1|sets[0].dirty[28]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[30] ; cache:cache1|sets[0].dirty[30]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[27] ; cache:cache1|sets[0].dirty[27]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[7]  ; cache:cache1|sets[0].dirty[7]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[4]  ; cache:cache1|sets[0].dirty[4]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[5]  ; cache:cache1|sets[0].dirty[5]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[9]  ; cache:cache1|sets[0].dirty[9]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[11] ; cache:cache1|sets[0].dirty[11]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[8]  ; cache:cache1|sets[0].dirty[8]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[0]  ; cache:cache1|sets[0].dirty[0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[1]  ; cache:cache1|sets[0].dirty[1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[13] ; cache:cache1|sets[0].dirty[13]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[0].dirty[12] ; cache:cache1|sets[0].dirty[12]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[3].dirty[14] ; cache:cache1|sets[3].dirty[14]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[3].dirty[10] ; cache:cache1|sets[3].dirty[10]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[3].dirty[12] ; cache:cache1|sets[3].dirty[12]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[3].dirty[8]  ; cache:cache1|sets[3].dirty[8]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[3].dirty[13] ; cache:cache1|sets[3].dirty[13]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[3].dirty[9]  ; cache:cache1|sets[3].dirty[9]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[3].dirty[15] ; cache:cache1|sets[3].dirty[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[3].dirty[11] ; cache:cache1|sets[3].dirty[11]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[3].dirty[30] ; cache:cache1|sets[3].dirty[30]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; cache:cache1|sets[3].dirty[22] ; cache:cache1|sets[3].dirty[22]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.049      ; 0.307      ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.161 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a411~portb_address_reg0                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.458      ;
; 0.168 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a102~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.206      ; 0.478      ;
; 0.173 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a204~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.202      ; 0.479      ;
; 0.175 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a314~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.196      ; 0.475      ;
; 0.177 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a343~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.196      ; 0.477      ;
; 0.177 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a444~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.202      ; 0.485      ;
; 0.179 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[47]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a523~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.207      ; 0.490      ;
; 0.180 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[35]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a35~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.204      ; 0.488      ;
; 0.180 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a205~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.207      ; 0.491      ;
; 0.180 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[40]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a448~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.209      ; 0.493      ;
; 0.181 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[39]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a447~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.202      ; 0.487      ;
; 0.182 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a276~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.191      ; 0.477      ;
; 0.182 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[42]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a246~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.202      ; 0.488      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.312      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.312      ;
; 0.183 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a231~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.201      ; 0.488      ;
; 0.183 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[37]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a377~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.206      ; 0.493      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a99~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.191      ; 0.481      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.187 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[58]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a534~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.206      ; 0.497      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.316      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.318      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.318      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.318      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.319      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.318      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.319      ;
; 0.190 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[50]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a458~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.195      ; 0.489      ;
; 0.190 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a411~portb_address_reg0                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.487      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.320      ;
; 0.191 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a439~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.195      ; 0.490      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.321      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.321      ;
; 0.192 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a263~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.194      ; 0.490      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.321      ;
; 0.193 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a331~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.202      ; 0.499      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.323      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.324      ;
; 0.196 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a165~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.195      ; 0.495      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.197 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a348~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.189      ; 0.490      ;
; 0.197 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a423~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.201      ; 0.502      ;
; 0.197 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[45]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a453~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.192      ; 0.493      ;
; 0.198 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a411~portb_address_reg0                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.495      ;
; 0.199 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a281~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.482      ;
; 0.199 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a411~portb_address_reg0                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.496      ;
; 0.201 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a69~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.215      ; 0.520      ;
; 0.202 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[55]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a531~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.199      ; 0.505      ;
; 0.202 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a411~portb_address_reg0                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.499      ;
; 0.204 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a104~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.199      ; 0.507      ;
; 0.205 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a316~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.496      ;
; 0.205 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a308~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.194      ; 0.503      ;
; 0.206 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a280~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.196      ; 0.506      ;
; 0.206 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a10~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.191      ; 0.501      ;
; 0.207 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.191      ; 0.502      ;
; 0.207 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.336      ;
; 0.207 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a411~portb_address_reg0                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.504      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.337      ;
; 0.210 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.198      ; 0.512      ;
; 0.213 ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                               ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a157~portb_datain_reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.195      ; 0.512      ;
; 0.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.344      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                          ;
+--------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 38.482 ; rst       ; cache:cache1|set_to_replace[3][0]  ; clk          ; clk         ; 40.000       ; 1.760      ; 2.265      ;
; 38.482 ; rst       ; cache:cache1|set_to_replace[11][0] ; clk          ; clk         ; 40.000       ; 1.760      ; 2.265      ;
; 38.482 ; rst       ; cache:cache1|set_to_replace[11][1] ; clk          ; clk         ; 40.000       ; 1.760      ; 2.265      ;
; 38.482 ; rst       ; cache:cache1|set_to_replace[3][1]  ; clk          ; clk         ; 40.000       ; 1.760      ; 2.265      ;
; 38.483 ; rst       ; current_st[2]                      ; clk          ; clk         ; 40.000       ; 1.767      ; 2.271      ;
; 38.483 ; rst       ; addr[3]                            ; clk          ; clk         ; 40.000       ; 1.754      ; 2.258      ;
; 38.483 ; rst       ; cache:cache1|line_buf[2]           ; clk          ; clk         ; 40.000       ; 1.753      ; 2.257      ;
; 38.483 ; rst       ; addr[4]                            ; clk          ; clk         ; 40.000       ; 1.754      ; 2.258      ;
; 38.483 ; rst       ; cache:cache1|line_buf[3]           ; clk          ; clk         ; 40.000       ; 1.753      ; 2.257      ;
; 38.483 ; rst       ; addr[2]                            ; clk          ; clk         ; 40.000       ; 1.754      ; 2.258      ;
; 38.483 ; rst       ; cache:cache1|set_to_replace[7][0]  ; clk          ; clk         ; 40.000       ; 1.760      ; 2.264      ;
; 38.483 ; rst       ; cache:cache1|set_to_replace[23][0] ; clk          ; clk         ; 40.000       ; 1.767      ; 2.271      ;
; 38.483 ; rst       ; cache:cache1|set_to_replace[21][0] ; clk          ; clk         ; 40.000       ; 1.762      ; 2.266      ;
; 38.483 ; rst       ; cache:cache1|set_to_replace[31][0] ; clk          ; clk         ; 40.000       ; 1.767      ; 2.271      ;
; 38.483 ; rst       ; cache:cache1|set_to_replace[25][0] ; clk          ; clk         ; 40.000       ; 1.763      ; 2.267      ;
; 38.483 ; rst       ; cache:cache1|set_to_replace[27][0] ; clk          ; clk         ; 40.000       ; 1.753      ; 2.257      ;
; 38.483 ; rst       ; cache:cache1|set_to_replace[24][0] ; clk          ; clk         ; 40.000       ; 1.763      ; 2.267      ;
; 38.483 ; rst       ; cache:cache1|set_to_replace[17][0] ; clk          ; clk         ; 40.000       ; 1.762      ; 2.266      ;
; 38.483 ; rst       ; cache:cache1|set_to_replace[24][1] ; clk          ; clk         ; 40.000       ; 1.763      ; 2.267      ;
; 38.483 ; rst       ; cache:cache1|set_to_replace[27][1] ; clk          ; clk         ; 40.000       ; 1.753      ; 2.257      ;
; 38.483 ; rst       ; cache:cache1|set_to_replace[31][1] ; clk          ; clk         ; 40.000       ; 1.767      ; 2.271      ;
; 38.483 ; rst       ; cache:cache1|set_to_replace[23][1] ; clk          ; clk         ; 40.000       ; 1.767      ; 2.271      ;
; 38.483 ; rst       ; cache:cache1|set_to_replace[21][1] ; clk          ; clk         ; 40.000       ; 1.762      ; 2.266      ;
; 38.483 ; rst       ; cache:cache1|set_to_replace[17][1] ; clk          ; clk         ; 40.000       ; 1.762      ; 2.266      ;
; 38.483 ; rst       ; cache:cache1|set_to_replace[25][1] ; clk          ; clk         ; 40.000       ; 1.763      ; 2.267      ;
; 38.483 ; rst       ; cache:cache1|tag_buf[5]            ; clk          ; clk         ; 40.000       ; 1.763      ; 2.267      ;
; 38.483 ; rst       ; cache:cache1|tag_buf[4]            ; clk          ; clk         ; 40.000       ; 1.763      ; 2.267      ;
; 38.483 ; rst       ; cache:cache1|sets[2].valid[9]      ; clk          ; clk         ; 40.000       ; 1.771      ; 2.275      ;
; 38.483 ; rst       ; cache:cache1|sets[2].valid[2]      ; clk          ; clk         ; 40.000       ; 1.737      ; 2.241      ;
; 38.483 ; rst       ; cache:cache1|sets[2].valid[4]      ; clk          ; clk         ; 40.000       ; 1.737      ; 2.241      ;
; 38.483 ; rst       ; cache:cache1|sets[2].valid[6]      ; clk          ; clk         ; 40.000       ; 1.737      ; 2.241      ;
; 38.483 ; rst       ; cache:cache1|sets[2].valid[25]     ; clk          ; clk         ; 40.000       ; 1.771      ; 2.275      ;
; 38.483 ; rst       ; cache:cache1|sets[2].valid[19]     ; clk          ; clk         ; 40.000       ; 1.754      ; 2.258      ;
; 38.483 ; rst       ; addr[8]                            ; clk          ; clk         ; 40.000       ; 1.753      ; 2.257      ;
; 38.483 ; rst       ; cache:cache1|tag_buf[2]            ; clk          ; clk         ; 40.000       ; 1.763      ; 2.267      ;
; 38.483 ; rst       ; addr[7]                            ; clk          ; clk         ; 40.000       ; 1.753      ; 2.257      ;
; 38.483 ; rst       ; cache:cache1|tag_buf[1]            ; clk          ; clk         ; 40.000       ; 1.763      ; 2.267      ;
; 38.483 ; rst       ; cache:cache1|tag_buf[0]            ; clk          ; clk         ; 40.000       ; 1.763      ; 2.267      ;
; 38.483 ; rst       ; addr[9]                            ; clk          ; clk         ; 40.000       ; 1.753      ; 2.257      ;
; 38.483 ; rst       ; cache:cache1|tag_buf[3]            ; clk          ; clk         ; 40.000       ; 1.763      ; 2.267      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[14]     ; clk          ; clk         ; 40.000       ; 1.749      ; 2.253      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[6]      ; clk          ; clk         ; 40.000       ; 1.737      ; 2.241      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[2]      ; clk          ; clk         ; 40.000       ; 1.737      ; 2.241      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[11]     ; clk          ; clk         ; 40.000       ; 1.749      ; 2.253      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[9]      ; clk          ; clk         ; 40.000       ; 1.749      ; 2.253      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[8]      ; clk          ; clk         ; 40.000       ; 1.749      ; 2.253      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[10]     ; clk          ; clk         ; 40.000       ; 1.749      ; 2.253      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[25]     ; clk          ; clk         ; 40.000       ; 1.751      ; 2.255      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[17]     ; clk          ; clk         ; 40.000       ; 1.751      ; 2.255      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[19]     ; clk          ; clk         ; 40.000       ; 1.754      ; 2.258      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[27]     ; clk          ; clk         ; 40.000       ; 1.749      ; 2.253      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[31]     ; clk          ; clk         ; 40.000       ; 1.749      ; 2.253      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[23]     ; clk          ; clk         ; 40.000       ; 1.749      ; 2.253      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[20]     ; clk          ; clk         ; 40.000       ; 1.750      ; 2.254      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[16]     ; clk          ; clk         ; 40.000       ; 1.750      ; 2.254      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[24]     ; clk          ; clk         ; 40.000       ; 1.750      ; 2.254      ;
; 38.483 ; rst       ; cache:cache1|sets[3].valid[28]     ; clk          ; clk         ; 40.000       ; 1.750      ; 2.254      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[1]      ; clk          ; clk         ; 40.000       ; 1.764      ; 2.268      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[3]      ; clk          ; clk         ; 40.000       ; 1.764      ; 2.268      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[2]      ; clk          ; clk         ; 40.000       ; 1.737      ; 2.241      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[10]     ; clk          ; clk         ; 40.000       ; 1.750      ; 2.254      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[9]      ; clk          ; clk         ; 40.000       ; 1.764      ; 2.268      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[15]     ; clk          ; clk         ; 40.000       ; 1.750      ; 2.254      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[14]     ; clk          ; clk         ; 40.000       ; 1.750      ; 2.254      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[6]      ; clk          ; clk         ; 40.000       ; 1.737      ; 2.241      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[27]     ; clk          ; clk         ; 40.000       ; 1.749      ; 2.253      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[19]     ; clk          ; clk         ; 40.000       ; 1.754      ; 2.258      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[31]     ; clk          ; clk         ; 40.000       ; 1.749      ; 2.253      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[23]     ; clk          ; clk         ; 40.000       ; 1.749      ; 2.253      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[26]     ; clk          ; clk         ; 40.000       ; 1.764      ; 2.268      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[24]     ; clk          ; clk         ; 40.000       ; 1.750      ; 2.254      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[20]     ; clk          ; clk         ; 40.000       ; 1.764      ; 2.268      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[17]     ; clk          ; clk         ; 40.000       ; 1.751      ; 2.255      ;
; 38.483 ; rst       ; cache:cache1|sets[1].valid[25]     ; clk          ; clk         ; 40.000       ; 1.751      ; 2.255      ;
; 38.483 ; rst       ; cache:cache1|sets[0].valid[15]     ; clk          ; clk         ; 40.000       ; 1.750      ; 2.254      ;
; 38.483 ; rst       ; cache:cache1|sets[0].valid[14]     ; clk          ; clk         ; 40.000       ; 1.750      ; 2.254      ;
; 38.483 ; rst       ; cache:cache1|sets[0].valid[10]     ; clk          ; clk         ; 40.000       ; 1.750      ; 2.254      ;
; 38.483 ; rst       ; cache:cache1|sets[0].valid[19]     ; clk          ; clk         ; 40.000       ; 1.754      ; 2.258      ;
; 38.483 ; rst       ; cache:cache1|line_count[0]         ; clk          ; clk         ; 40.000       ; 1.765      ; 2.269      ;
; 38.483 ; rst       ; cache:cache1|line_count[1]         ; clk          ; clk         ; 40.000       ; 1.765      ; 2.269      ;
; 38.483 ; rst       ; cache:cache1|line_count[2]         ; clk          ; clk         ; 40.000       ; 1.765      ; 2.269      ;
; 38.483 ; rst       ; cache:cache1|line_count[3]         ; clk          ; clk         ; 40.000       ; 1.765      ; 2.269      ;
; 38.483 ; rst       ; cache:cache1|line_count[4]         ; clk          ; clk         ; 40.000       ; 1.765      ; 2.269      ;
; 38.483 ; rst       ; cache:cache1|line_count[5]         ; clk          ; clk         ; 40.000       ; 1.765      ; 2.269      ;
; 38.483 ; rst       ; cache:cache1|set_count[0]          ; clk          ; clk         ; 40.000       ; 1.765      ; 2.269      ;
; 38.483 ; rst       ; cache:cache1|state[0]              ; clk          ; clk         ; 40.000       ; 1.766      ; 2.270      ;
; 38.483 ; rst       ; cache:cache1|state[1]              ; clk          ; clk         ; 40.000       ; 1.763      ; 2.267      ;
; 38.483 ; rst       ; cache:cache1|state[2]              ; clk          ; clk         ; 40.000       ; 1.766      ; 2.270      ;
; 38.483 ; rst       ; current_st[1]                      ; clk          ; clk         ; 40.000       ; 1.767      ; 2.271      ;
; 38.483 ; rst       ; current_st[0]                      ; clk          ; clk         ; 40.000       ; 1.767      ; 2.271      ;
; 38.483 ; rst       ; data[4]                            ; clk          ; clk         ; 40.000       ; 1.775      ; 2.279      ;
; 38.483 ; rst       ; data[5]                            ; clk          ; clk         ; 40.000       ; 1.775      ; 2.279      ;
; 38.483 ; rst       ; data[11]                           ; clk          ; clk         ; 40.000       ; 1.775      ; 2.279      ;
; 38.483 ; rst       ; data[25]                           ; clk          ; clk         ; 40.000       ; 1.753      ; 2.257      ;
; 38.483 ; rst       ; cache:cache1|rep_buf.addr[1]       ; clk          ; clk         ; 40.000       ; 1.762      ; 2.266      ;
; 38.483 ; rst       ; cache:cache1|rep_buf.addr[2]       ; clk          ; clk         ; 40.000       ; 1.762      ; 2.266      ;
; 38.483 ; rst       ; cache:cache1|rep_buf.addr[5]       ; clk          ; clk         ; 40.000       ; 1.757      ; 2.261      ;
; 38.483 ; rst       ; cache:cache1|rep_buf.addr[6]       ; clk          ; clk         ; 40.000       ; 1.771      ; 2.275      ;
; 38.483 ; rst       ; cache:cache1|rep_buf.addr[8]       ; clk          ; clk         ; 40.000       ; 1.770      ; 2.274      ;
; 38.483 ; rst       ; cache:cache1|rep_buf.addr[10]      ; clk          ; clk         ; 40.000       ; 1.770      ; 2.274      ;
+--------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 1.098      ;
; 98.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.149      ;
; 98.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.149      ;
; 98.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.149      ;
; 98.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.149      ;
; 98.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.088      ;
; 98.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.088      ;
; 98.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.088      ;
; 98.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.088      ;
; 98.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.088      ;
; 98.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.088      ;
; 98.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.088      ;
; 98.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.088      ;
; 98.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.088      ;
; 98.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.088      ;
; 98.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.088      ;
; 98.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.088      ;
; 98.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.094      ;
; 98.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.094      ;
; 98.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.094      ;
; 98.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.094      ;
; 98.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.094      ;
; 98.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.094      ;
; 98.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.094      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.085      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.085      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.085      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.085      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.091      ;
; 98.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.078      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.062      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.062      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.062      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.062      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.062      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.062      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.062      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.062      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.062      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.062      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.062      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.062      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.062      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.062      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.062      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.062      ;
; 98.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.977      ;
; 99.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.922      ;
; 99.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.922      ;
; 99.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.922      ;
; 99.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.922      ;
; 99.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.919      ;
; 99.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.919      ;
; 99.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.919      ;
; 99.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.919      ;
; 99.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.919      ;
; 99.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.919      ;
; 99.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.876      ;
; 99.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.876      ;
; 99.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.876      ;
; 99.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.876      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.791      ;
; 0.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.791      ;
; 0.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.791      ;
; 0.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.791      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.815      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.815      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.815      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.815      ;
; 0.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.816      ;
; 0.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.816      ;
; 0.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.816      ;
; 0.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.816      ;
; 0.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.816      ;
; 0.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.816      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.858      ;
; 0.787  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.932      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.951      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.953      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.953      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.953      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.953      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.953      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.953      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.953      ;
; 0.838  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.965      ;
; 0.838  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.965      ;
; 0.838  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.965      ;
; 0.838  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.965      ;
; 0.895  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.022      ;
; 0.895  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.022      ;
; 0.895  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.022      ;
; 0.895  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.022      ;
; 50.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.411      ; 0.967      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                          ;
+-------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.942 ; rst       ; addr[11]                           ; clk          ; clk         ; 0.000        ; 1.828      ; 1.854      ;
; 0.942 ; rst       ; addr[10]                           ; clk          ; clk         ; 0.000        ; 1.828      ; 1.854      ;
; 0.942 ; rst       ; data[14]                           ; clk          ; clk         ; 0.000        ; 1.831      ; 1.857      ;
; 0.942 ; rst       ; data[15]                           ; clk          ; clk         ; 0.000        ; 1.831      ; 1.857      ;
; 0.942 ; rst       ; data[16]                           ; clk          ; clk         ; 0.000        ; 1.831      ; 1.857      ;
; 0.942 ; rst       ; data[24]                           ; clk          ; clk         ; 0.000        ; 1.828      ; 1.854      ;
; 0.942 ; rst       ; cache:cache1|rep_buf.addr[3]       ; clk          ; clk         ; 0.000        ; 1.842      ; 1.868      ;
; 0.942 ; rst       ; cache:cache1|rep_buf.addr[4]       ; clk          ; clk         ; 0.000        ; 1.842      ; 1.868      ;
; 0.943 ; rst       ; current_st[2]                      ; clk          ; clk         ; 0.000        ; 1.837      ; 1.864      ;
; 0.943 ; rst       ; addr[3]                            ; clk          ; clk         ; 0.000        ; 1.824      ; 1.851      ;
; 0.943 ; rst       ; addr[4]                            ; clk          ; clk         ; 0.000        ; 1.824      ; 1.851      ;
; 0.943 ; rst       ; addr[2]                            ; clk          ; clk         ; 0.000        ; 1.824      ; 1.851      ;
; 0.943 ; rst       ; cache:cache1|line_buf[1]           ; clk          ; clk         ; 0.000        ; 1.818      ; 1.845      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[14][0] ; clk          ; clk         ; 0.000        ; 1.817      ; 1.844      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[10][0] ; clk          ; clk         ; 0.000        ; 1.816      ; 1.843      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[15][0] ; clk          ; clk         ; 0.000        ; 1.816      ; 1.843      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[13][0] ; clk          ; clk         ; 0.000        ; 1.818      ; 1.845      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[9][0]  ; clk          ; clk         ; 0.000        ; 1.817      ; 1.844      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[21][0] ; clk          ; clk         ; 0.000        ; 1.832      ; 1.859      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[25][0] ; clk          ; clk         ; 0.000        ; 1.833      ; 1.860      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[24][0] ; clk          ; clk         ; 0.000        ; 1.833      ; 1.860      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[17][0] ; clk          ; clk         ; 0.000        ; 1.832      ; 1.859      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[24][1] ; clk          ; clk         ; 0.000        ; 1.833      ; 1.860      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[21][1] ; clk          ; clk         ; 0.000        ; 1.832      ; 1.859      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[17][1] ; clk          ; clk         ; 0.000        ; 1.832      ; 1.859      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[25][1] ; clk          ; clk         ; 0.000        ; 1.833      ; 1.860      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[9][1]  ; clk          ; clk         ; 0.000        ; 1.817      ; 1.844      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[10][1] ; clk          ; clk         ; 0.000        ; 1.816      ; 1.843      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[14][1] ; clk          ; clk         ; 0.000        ; 1.817      ; 1.844      ;
; 0.943 ; rst       ; cache:cache1|set_to_replace[15][1] ; clk          ; clk         ; 0.000        ; 1.816      ; 1.843      ;
; 0.943 ; rst       ; cache:cache1|sets[2].valid[9]      ; clk          ; clk         ; 0.000        ; 1.841      ; 1.868      ;
; 0.943 ; rst       ; cache:cache1|sets[2].valid[25]     ; clk          ; clk         ; 0.000        ; 1.841      ; 1.868      ;
; 0.943 ; rst       ; cache:cache1|sets[3].valid[13]     ; clk          ; clk         ; 0.000        ; 1.815      ; 1.842      ;
; 0.943 ; rst       ; cache:cache1|sets[3].valid[12]     ; clk          ; clk         ; 0.000        ; 1.815      ; 1.842      ;
; 0.943 ; rst       ; cache:cache1|sets[3].valid[15]     ; clk          ; clk         ; 0.000        ; 1.814      ; 1.841      ;
; 0.943 ; rst       ; cache:cache1|sets[3].valid[7]      ; clk          ; clk         ; 0.000        ; 1.814      ; 1.841      ;
; 0.943 ; rst       ; cache:cache1|sets[3].valid[30]     ; clk          ; clk         ; 0.000        ; 1.815      ; 1.842      ;
; 0.943 ; rst       ; cache:cache1|sets[3].valid[22]     ; clk          ; clk         ; 0.000        ; 1.815      ; 1.842      ;
; 0.943 ; rst       ; cache:cache1|sets[3].valid[18]     ; clk          ; clk         ; 0.000        ; 1.815      ; 1.842      ;
; 0.943 ; rst       ; cache:cache1|sets[3].valid[26]     ; clk          ; clk         ; 0.000        ; 1.815      ; 1.842      ;
; 0.943 ; rst       ; cache:cache1|sets[1].valid[1]      ; clk          ; clk         ; 0.000        ; 1.834      ; 1.861      ;
; 0.943 ; rst       ; cache:cache1|sets[1].valid[3]      ; clk          ; clk         ; 0.000        ; 1.834      ; 1.861      ;
; 0.943 ; rst       ; cache:cache1|sets[1].valid[9]      ; clk          ; clk         ; 0.000        ; 1.834      ; 1.861      ;
; 0.943 ; rst       ; cache:cache1|sets[1].valid[13]     ; clk          ; clk         ; 0.000        ; 1.816      ; 1.843      ;
; 0.943 ; rst       ; cache:cache1|sets[1].valid[7]      ; clk          ; clk         ; 0.000        ; 1.814      ; 1.841      ;
; 0.943 ; rst       ; cache:cache1|sets[1].valid[26]     ; clk          ; clk         ; 0.000        ; 1.834      ; 1.861      ;
; 0.943 ; rst       ; cache:cache1|sets[1].valid[20]     ; clk          ; clk         ; 0.000        ; 1.834      ; 1.861      ;
; 0.943 ; rst       ; cache:cache1|line_count[0]         ; clk          ; clk         ; 0.000        ; 1.835      ; 1.862      ;
; 0.943 ; rst       ; cache:cache1|line_count[1]         ; clk          ; clk         ; 0.000        ; 1.835      ; 1.862      ;
; 0.943 ; rst       ; cache:cache1|line_count[2]         ; clk          ; clk         ; 0.000        ; 1.835      ; 1.862      ;
; 0.943 ; rst       ; cache:cache1|line_count[3]         ; clk          ; clk         ; 0.000        ; 1.835      ; 1.862      ;
; 0.943 ; rst       ; cache:cache1|line_count[4]         ; clk          ; clk         ; 0.000        ; 1.835      ; 1.862      ;
; 0.943 ; rst       ; cache:cache1|line_count[5]         ; clk          ; clk         ; 0.000        ; 1.835      ; 1.862      ;
; 0.943 ; rst       ; cache:cache1|set_count[0]          ; clk          ; clk         ; 0.000        ; 1.835      ; 1.862      ;
; 0.943 ; rst       ; cache:cache1|set_count[1]          ; clk          ; clk         ; 0.000        ; 1.839      ; 1.866      ;
; 0.943 ; rst       ; cache:cache1|set_count[2]          ; clk          ; clk         ; 0.000        ; 1.839      ; 1.866      ;
; 0.943 ; rst       ; cache:cache1|state[0]              ; clk          ; clk         ; 0.000        ; 1.836      ; 1.863      ;
; 0.943 ; rst       ; cache:cache1|state[2]              ; clk          ; clk         ; 0.000        ; 1.836      ; 1.863      ;
; 0.943 ; rst       ; current_st[1]                      ; clk          ; clk         ; 0.000        ; 1.837      ; 1.864      ;
; 0.943 ; rst       ; current_st[0]                      ; clk          ; clk         ; 0.000        ; 1.837      ; 1.864      ;
; 0.943 ; rst       ; data[2]                            ; clk          ; clk         ; 0.000        ; 1.817      ; 1.844      ;
; 0.943 ; rst       ; data[3]                            ; clk          ; clk         ; 0.000        ; 1.817      ; 1.844      ;
; 0.943 ; rst       ; data[4]                            ; clk          ; clk         ; 0.000        ; 1.845      ; 1.872      ;
; 0.943 ; rst       ; data[5]                            ; clk          ; clk         ; 0.000        ; 1.845      ; 1.872      ;
; 0.943 ; rst       ; data[6]                            ; clk          ; clk         ; 0.000        ; 1.819      ; 1.846      ;
; 0.943 ; rst       ; data[7]                            ; clk          ; clk         ; 0.000        ; 1.819      ; 1.846      ;
; 0.943 ; rst       ; data[9]                            ; clk          ; clk         ; 0.000        ; 1.819      ; 1.846      ;
; 0.943 ; rst       ; data[11]                           ; clk          ; clk         ; 0.000        ; 1.845      ; 1.872      ;
; 0.943 ; rst       ; data[13]                           ; clk          ; clk         ; 0.000        ; 1.833      ; 1.860      ;
; 0.943 ; rst       ; data[18]                           ; clk          ; clk         ; 0.000        ; 1.833      ; 1.860      ;
; 0.943 ; rst       ; data[22]                           ; clk          ; clk         ; 0.000        ; 1.833      ; 1.860      ;
; 0.943 ; rst       ; data[31]                           ; clk          ; clk         ; 0.000        ; 1.817      ; 1.844      ;
; 0.943 ; rst       ; cache:cache1|rep_buf.addr[1]       ; clk          ; clk         ; 0.000        ; 1.832      ; 1.859      ;
; 0.943 ; rst       ; cache:cache1|rep_buf.addr[2]       ; clk          ; clk         ; 0.000        ; 1.832      ; 1.859      ;
; 0.943 ; rst       ; cache:cache1|rep_buf.addr[6]       ; clk          ; clk         ; 0.000        ; 1.841      ; 1.868      ;
; 0.943 ; rst       ; cache:cache1|rep_buf.addr[8]       ; clk          ; clk         ; 0.000        ; 1.840      ; 1.867      ;
; 0.943 ; rst       ; cache:cache1|rep_buf.addr[9]       ; clk          ; clk         ; 0.000        ; 1.827      ; 1.854      ;
; 0.943 ; rst       ; cache:cache1|rep_buf.addr[10]      ; clk          ; clk         ; 0.000        ; 1.840      ; 1.867      ;
; 0.943 ; rst       ; cache:cache1|rep_buf.addr[11]      ; clk          ; clk         ; 0.000        ; 1.839      ; 1.866      ;
; 0.944 ; rst       ; addr[1]                            ; clk          ; clk         ; 0.000        ; 1.834      ; 1.862      ;
; 0.944 ; rst       ; cache:cache1|line_buf[0]           ; clk          ; clk         ; 0.000        ; 1.810      ; 1.838      ;
; 0.944 ; rst       ; cache:cache1|line_buf[2]           ; clk          ; clk         ; 0.000        ; 1.822      ; 1.850      ;
; 0.944 ; rst       ; cache:cache1|line_buf[3]           ; clk          ; clk         ; 0.000        ; 1.822      ; 1.850      ;
; 0.944 ; rst       ; cache:cache1|line_buf[4]           ; clk          ; clk         ; 0.000        ; 1.810      ; 1.838      ;
; 0.944 ; rst       ; cache:cache1|set_to_replace[2][0]  ; clk          ; clk         ; 0.000        ; 1.826      ; 1.854      ;
; 0.944 ; rst       ; cache:cache1|set_to_replace[6][0]  ; clk          ; clk         ; 0.000        ; 1.826      ; 1.854      ;
; 0.944 ; rst       ; cache:cache1|set_to_replace[3][0]  ; clk          ; clk         ; 0.000        ; 1.830      ; 1.858      ;
; 0.944 ; rst       ; cache:cache1|set_to_replace[7][0]  ; clk          ; clk         ; 0.000        ; 1.829      ; 1.857      ;
; 0.944 ; rst       ; cache:cache1|set_to_replace[11][0] ; clk          ; clk         ; 0.000        ; 1.830      ; 1.858      ;
; 0.944 ; rst       ; cache:cache1|set_to_replace[5][0]  ; clk          ; clk         ; 0.000        ; 1.805      ; 1.833      ;
; 0.944 ; rst       ; cache:cache1|set_to_replace[1][0]  ; clk          ; clk         ; 0.000        ; 1.805      ; 1.833      ;
; 0.944 ; rst       ; cache:cache1|set_to_replace[8][0]  ; clk          ; clk         ; 0.000        ; 1.806      ; 1.834      ;
; 0.944 ; rst       ; cache:cache1|set_to_replace[12][0] ; clk          ; clk         ; 0.000        ; 1.806      ; 1.834      ;
; 0.944 ; rst       ; cache:cache1|set_to_replace[4][0]  ; clk          ; clk         ; 0.000        ; 1.806      ; 1.834      ;
; 0.944 ; rst       ; cache:cache1|set_to_replace[0][0]  ; clk          ; clk         ; 0.000        ; 1.806      ; 1.834      ;
; 0.944 ; rst       ; cache:cache1|set_to_replace[22][0] ; clk          ; clk         ; 0.000        ; 1.812      ; 1.840      ;
; 0.944 ; rst       ; cache:cache1|set_to_replace[23][0] ; clk          ; clk         ; 0.000        ; 1.837      ; 1.865      ;
; 0.944 ; rst       ; cache:cache1|set_to_replace[20][0] ; clk          ; clk         ; 0.000        ; 1.812      ; 1.840      ;
; 0.944 ; rst       ; cache:cache1|set_to_replace[30][0] ; clk          ; clk         ; 0.000        ; 1.811      ; 1.839      ;
; 0.944 ; rst       ; cache:cache1|set_to_replace[31][0] ; clk          ; clk         ; 0.000        ; 1.837      ; 1.865      ;
+-------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.416 ; 19.646       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a157~porta_address_reg0 ;
; 19.416 ; 19.646       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a225~porta_address_reg0 ;
; 19.416 ; 19.646       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a338~porta_address_reg0 ;
; 19.416 ; 19.646       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a7~porta_address_reg0   ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a137~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a138~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a155~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a166~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a173~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a198~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a19~porta_address_reg0  ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a1~porta_address_reg0   ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a209~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a215~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a216~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a21~porta_address_reg0  ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a223~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a224~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a241~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a253~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a262~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a2~porta_address_reg0   ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a31~porta_address_reg0  ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a351~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a366~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a372~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a389~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a396~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a427~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a443~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a464~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a470~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a471~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a475~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a477~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a480~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a483~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a487~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a495~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~porta_address_reg0  ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a513~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a533~porta_address_reg0 ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a56~porta_address_reg0  ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a85~porta_address_reg0  ;
; 19.417 ; 19.647       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a87~porta_address_reg0  ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a100~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a105~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a108~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~porta_address_reg0  ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a124~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a130~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a133~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a134~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a136~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a141~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a142~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a143~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a156~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a157~porta_datain_reg0  ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a161~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a162~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a163~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a174~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a175~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a185~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a192~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a197~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a202~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a206~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a20~porta_address_reg0  ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a210~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a211~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a225~porta_datain_reg0  ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a22~porta_address_reg0  ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a230~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a231~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a236~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a244~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a25~porta_address_reg0  ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a260~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a261~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a269~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a26~porta_address_reg0  ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a271~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a272~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a273~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a274~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a278~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a279~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a283~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a291~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a292~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a293~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a298~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a302~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a304~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a30~porta_address_reg0  ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a310~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a312~porta_address_reg0 ;
; 19.418 ; 19.648       ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a329~porta_address_reg0 ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                              ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a131~portb_address_reg0 ;
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a131~portb_we_reg       ;
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a274~portb_address_reg0 ;
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a274~portb_we_reg       ;
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a342~portb_address_reg0 ;
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a342~portb_we_reg       ;
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a58~portb_address_reg0  ;
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a58~portb_we_reg        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a100~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a100~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a106~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a106~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_address_reg0  ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a11~portb_we_reg        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a124~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a124~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a135~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a135~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a139~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a139~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a143~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a143~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a155~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a155~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a163~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a163~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a173~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a173~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a209~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a209~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a20~portb_address_reg0  ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a20~portb_we_reg        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a211~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a211~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a216~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a216~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a236~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a236~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a241~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a241~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a242~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a242~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a279~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a279~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a304~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a304~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a344~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a344~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a359~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a359~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a360~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a360~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a375~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a375~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a396~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a396~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a39~portb_address_reg0  ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a39~portb_we_reg        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a402~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a402~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a406~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a406~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a412~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a412~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a414~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a414~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a415~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a415~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a427~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a427~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a430~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a430~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a440~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a440~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a443~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a443~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a475~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a475~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a476~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a476~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a480~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a480~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a482~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a482~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a483~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a483~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a487~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a487~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a495~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a495~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_address_reg0  ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a49~portb_we_reg        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a4~portb_address_reg0   ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a4~portb_we_reg         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a508~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a508~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a511~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a511~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a533~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; inst_ram:inst_ram|altsyncram:altsyncram_component|altsyncram_bd04:auto_generated|altsyncram_d2u2:altsyncram1|ram_block3a533~portb_we_reg       ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi  ; altera_reserved_tck ; 0.835 ; 1.297 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms  ; altera_reserved_tck ; 1.657 ; 2.121 ; Rise       ; altera_reserved_tck ;
; mem_res.ack          ; clk                 ; 5.537 ; 6.430 ; Rise       ; clk                 ;
; mem_res.data[0][*]   ; clk                 ; 3.894 ; 4.952 ; Rise       ; clk                 ;
;  mem_res.data[0][0]  ; clk                 ; 3.879 ; 4.952 ; Rise       ; clk                 ;
;  mem_res.data[0][1]  ; clk                 ; 3.619 ; 4.621 ; Rise       ; clk                 ;
;  mem_res.data[0][2]  ; clk                 ; 3.481 ; 4.486 ; Rise       ; clk                 ;
;  mem_res.data[0][3]  ; clk                 ; 3.537 ; 4.528 ; Rise       ; clk                 ;
;  mem_res.data[0][4]  ; clk                 ; 3.525 ; 4.546 ; Rise       ; clk                 ;
;  mem_res.data[0][5]  ; clk                 ; 3.324 ; 4.254 ; Rise       ; clk                 ;
;  mem_res.data[0][6]  ; clk                 ; 3.818 ; 4.837 ; Rise       ; clk                 ;
;  mem_res.data[0][7]  ; clk                 ; 3.582 ; 4.632 ; Rise       ; clk                 ;
;  mem_res.data[0][8]  ; clk                 ; 3.699 ; 4.730 ; Rise       ; clk                 ;
;  mem_res.data[0][9]  ; clk                 ; 3.211 ; 4.200 ; Rise       ; clk                 ;
;  mem_res.data[0][10] ; clk                 ; 3.313 ; 4.281 ; Rise       ; clk                 ;
;  mem_res.data[0][11] ; clk                 ; 3.775 ; 4.811 ; Rise       ; clk                 ;
;  mem_res.data[0][12] ; clk                 ; 3.770 ; 4.810 ; Rise       ; clk                 ;
;  mem_res.data[0][13] ; clk                 ; 3.522 ; 4.501 ; Rise       ; clk                 ;
;  mem_res.data[0][14] ; clk                 ; 3.520 ; 4.507 ; Rise       ; clk                 ;
;  mem_res.data[0][15] ; clk                 ; 3.374 ; 4.354 ; Rise       ; clk                 ;
;  mem_res.data[0][16] ; clk                 ; 3.618 ; 4.578 ; Rise       ; clk                 ;
;  mem_res.data[0][17] ; clk                 ; 3.894 ; 4.902 ; Rise       ; clk                 ;
;  mem_res.data[0][18] ; clk                 ; 3.421 ; 4.416 ; Rise       ; clk                 ;
;  mem_res.data[0][19] ; clk                 ; 3.186 ; 4.127 ; Rise       ; clk                 ;
;  mem_res.data[0][20] ; clk                 ; 3.688 ; 4.715 ; Rise       ; clk                 ;
;  mem_res.data[0][21] ; clk                 ; 3.426 ; 4.455 ; Rise       ; clk                 ;
;  mem_res.data[0][22] ; clk                 ; 3.640 ; 4.673 ; Rise       ; clk                 ;
;  mem_res.data[0][23] ; clk                 ; 3.759 ; 4.764 ; Rise       ; clk                 ;
;  mem_res.data[0][24] ; clk                 ; 3.587 ; 4.533 ; Rise       ; clk                 ;
;  mem_res.data[0][25] ; clk                 ; 3.337 ; 4.274 ; Rise       ; clk                 ;
;  mem_res.data[0][26] ; clk                 ; 3.706 ; 4.740 ; Rise       ; clk                 ;
;  mem_res.data[0][27] ; clk                 ; 2.965 ; 3.853 ; Rise       ; clk                 ;
;  mem_res.data[0][28] ; clk                 ; 3.815 ; 4.878 ; Rise       ; clk                 ;
;  mem_res.data[0][29] ; clk                 ; 3.586 ; 4.604 ; Rise       ; clk                 ;
;  mem_res.data[0][30] ; clk                 ; 3.800 ; 4.857 ; Rise       ; clk                 ;
;  mem_res.data[0][31] ; clk                 ; 3.590 ; 4.570 ; Rise       ; clk                 ;
; mem_res.data[1][*]   ; clk                 ; 4.642 ; 5.808 ; Rise       ; clk                 ;
;  mem_res.data[1][0]  ; clk                 ; 1.954 ; 2.281 ; Rise       ; clk                 ;
;  mem_res.data[1][1]  ; clk                 ; 3.427 ; 4.424 ; Rise       ; clk                 ;
;  mem_res.data[1][2]  ; clk                 ; 3.997 ; 5.064 ; Rise       ; clk                 ;
;  mem_res.data[1][3]  ; clk                 ; 2.835 ; 3.719 ; Rise       ; clk                 ;
;  mem_res.data[1][4]  ; clk                 ; 3.185 ; 4.158 ; Rise       ; clk                 ;
;  mem_res.data[1][5]  ; clk                 ; 3.863 ; 4.942 ; Rise       ; clk                 ;
;  mem_res.data[1][6]  ; clk                 ; 3.910 ; 4.946 ; Rise       ; clk                 ;
;  mem_res.data[1][7]  ; clk                 ; 3.267 ; 4.254 ; Rise       ; clk                 ;
;  mem_res.data[1][8]  ; clk                 ; 4.202 ; 5.300 ; Rise       ; clk                 ;
;  mem_res.data[1][9]  ; clk                 ; 3.995 ; 5.051 ; Rise       ; clk                 ;
;  mem_res.data[1][10] ; clk                 ; 3.382 ; 4.360 ; Rise       ; clk                 ;
;  mem_res.data[1][11] ; clk                 ; 4.020 ; 5.059 ; Rise       ; clk                 ;
;  mem_res.data[1][12] ; clk                 ; 3.597 ; 4.631 ; Rise       ; clk                 ;
;  mem_res.data[1][13] ; clk                 ; 3.455 ; 4.419 ; Rise       ; clk                 ;
;  mem_res.data[1][14] ; clk                 ; 4.642 ; 5.808 ; Rise       ; clk                 ;
;  mem_res.data[1][15] ; clk                 ; 2.916 ; 3.854 ; Rise       ; clk                 ;
;  mem_res.data[1][16] ; clk                 ; 3.292 ; 4.296 ; Rise       ; clk                 ;
;  mem_res.data[1][17] ; clk                 ; 4.366 ; 5.461 ; Rise       ; clk                 ;
;  mem_res.data[1][18] ; clk                 ; 3.395 ; 4.384 ; Rise       ; clk                 ;
;  mem_res.data[1][19] ; clk                 ; 3.581 ; 4.631 ; Rise       ; clk                 ;
;  mem_res.data[1][20] ; clk                 ; 4.245 ; 5.346 ; Rise       ; clk                 ;
;  mem_res.data[1][21] ; clk                 ; 4.138 ; 5.216 ; Rise       ; clk                 ;
;  mem_res.data[1][22] ; clk                 ; 4.182 ; 5.273 ; Rise       ; clk                 ;
;  mem_res.data[1][23] ; clk                 ; 3.716 ; 4.731 ; Rise       ; clk                 ;
;  mem_res.data[1][24] ; clk                 ; 3.887 ; 4.891 ; Rise       ; clk                 ;
;  mem_res.data[1][25] ; clk                 ; 3.455 ; 4.452 ; Rise       ; clk                 ;
;  mem_res.data[1][26] ; clk                 ; 3.061 ; 3.995 ; Rise       ; clk                 ;
;  mem_res.data[1][27] ; clk                 ; 3.212 ; 4.210 ; Rise       ; clk                 ;
;  mem_res.data[1][28] ; clk                 ; 3.828 ; 4.901 ; Rise       ; clk                 ;
;  mem_res.data[1][29] ; clk                 ; 4.148 ; 5.251 ; Rise       ; clk                 ;
;  mem_res.data[1][30] ; clk                 ; 4.369 ; 5.483 ; Rise       ; clk                 ;
;  mem_res.data[1][31] ; clk                 ; 4.342 ; 5.439 ; Rise       ; clk                 ;
; rst                  ; clk                 ; 7.249 ; 7.289 ; Rise       ; clk                 ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi  ; altera_reserved_tck ; 0.664  ; 0.284  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms  ; altera_reserved_tck ; 0.462  ; 0.082  ; Rise       ; altera_reserved_tck ;
; mem_res.ack          ; clk                 ; -0.416 ; -0.574 ; Rise       ; clk                 ;
; mem_res.data[0][*]   ; clk                 ; -0.540 ; -1.172 ; Rise       ; clk                 ;
;  mem_res.data[0][0]  ; clk                 ; -0.635 ; -1.282 ; Rise       ; clk                 ;
;  mem_res.data[0][1]  ; clk                 ; -0.757 ; -1.431 ; Rise       ; clk                 ;
;  mem_res.data[0][2]  ; clk                 ; -0.716 ; -1.382 ; Rise       ; clk                 ;
;  mem_res.data[0][3]  ; clk                 ; -0.711 ; -1.388 ; Rise       ; clk                 ;
;  mem_res.data[0][4]  ; clk                 ; -0.891 ; -1.590 ; Rise       ; clk                 ;
;  mem_res.data[0][5]  ; clk                 ; -0.824 ; -1.506 ; Rise       ; clk                 ;
;  mem_res.data[0][6]  ; clk                 ; -0.725 ; -1.384 ; Rise       ; clk                 ;
;  mem_res.data[0][7]  ; clk                 ; -0.568 ; -1.195 ; Rise       ; clk                 ;
;  mem_res.data[0][8]  ; clk                 ; -0.827 ; -1.478 ; Rise       ; clk                 ;
;  mem_res.data[0][9]  ; clk                 ; -0.729 ; -1.386 ; Rise       ; clk                 ;
;  mem_res.data[0][10] ; clk                 ; -0.916 ; -1.609 ; Rise       ; clk                 ;
;  mem_res.data[0][11] ; clk                 ; -1.200 ; -1.918 ; Rise       ; clk                 ;
;  mem_res.data[0][12] ; clk                 ; -0.650 ; -1.284 ; Rise       ; clk                 ;
;  mem_res.data[0][13] ; clk                 ; -0.699 ; -1.362 ; Rise       ; clk                 ;
;  mem_res.data[0][14] ; clk                 ; -0.788 ; -1.453 ; Rise       ; clk                 ;
;  mem_res.data[0][15] ; clk                 ; -0.684 ; -1.345 ; Rise       ; clk                 ;
;  mem_res.data[0][16] ; clk                 ; -0.787 ; -1.447 ; Rise       ; clk                 ;
;  mem_res.data[0][17] ; clk                 ; -0.786 ; -1.462 ; Rise       ; clk                 ;
;  mem_res.data[0][18] ; clk                 ; -0.856 ; -1.527 ; Rise       ; clk                 ;
;  mem_res.data[0][19] ; clk                 ; -0.761 ; -1.432 ; Rise       ; clk                 ;
;  mem_res.data[0][20] ; clk                 ; -1.004 ; -1.684 ; Rise       ; clk                 ;
;  mem_res.data[0][21] ; clk                 ; -1.198 ; -1.939 ; Rise       ; clk                 ;
;  mem_res.data[0][22] ; clk                 ; -0.773 ; -1.437 ; Rise       ; clk                 ;
;  mem_res.data[0][23] ; clk                 ; -0.678 ; -1.338 ; Rise       ; clk                 ;
;  mem_res.data[0][24] ; clk                 ; -0.677 ; -1.333 ; Rise       ; clk                 ;
;  mem_res.data[0][25] ; clk                 ; -0.845 ; -1.519 ; Rise       ; clk                 ;
;  mem_res.data[0][26] ; clk                 ; -0.540 ; -1.172 ; Rise       ; clk                 ;
;  mem_res.data[0][27] ; clk                 ; -0.639 ; -1.273 ; Rise       ; clk                 ;
;  mem_res.data[0][28] ; clk                 ; -0.948 ; -1.647 ; Rise       ; clk                 ;
;  mem_res.data[0][29] ; clk                 ; -0.722 ; -1.374 ; Rise       ; clk                 ;
;  mem_res.data[0][30] ; clk                 ; -0.899 ; -1.585 ; Rise       ; clk                 ;
;  mem_res.data[0][31] ; clk                 ; -0.934 ; -1.613 ; Rise       ; clk                 ;
; mem_res.data[1][*]   ; clk                 ; -0.026 ; -0.231 ; Rise       ; clk                 ;
;  mem_res.data[1][0]  ; clk                 ; -0.026 ; -0.231 ; Rise       ; clk                 ;
;  mem_res.data[1][1]  ; clk                 ; -0.839 ; -1.512 ; Rise       ; clk                 ;
;  mem_res.data[1][2]  ; clk                 ; -0.739 ; -1.386 ; Rise       ; clk                 ;
;  mem_res.data[1][3]  ; clk                 ; -0.656 ; -1.299 ; Rise       ; clk                 ;
;  mem_res.data[1][4]  ; clk                 ; -0.747 ; -1.383 ; Rise       ; clk                 ;
;  mem_res.data[1][5]  ; clk                 ; -1.147 ; -1.886 ; Rise       ; clk                 ;
;  mem_res.data[1][6]  ; clk                 ; -0.899 ; -1.574 ; Rise       ; clk                 ;
;  mem_res.data[1][7]  ; clk                 ; -0.878 ; -1.554 ; Rise       ; clk                 ;
;  mem_res.data[1][8]  ; clk                 ; -0.760 ; -1.422 ; Rise       ; clk                 ;
;  mem_res.data[1][9]  ; clk                 ; -0.817 ; -1.493 ; Rise       ; clk                 ;
;  mem_res.data[1][10] ; clk                 ; -0.662 ; -1.312 ; Rise       ; clk                 ;
;  mem_res.data[1][11] ; clk                 ; -1.071 ; -1.799 ; Rise       ; clk                 ;
;  mem_res.data[1][12] ; clk                 ; -1.182 ; -1.932 ; Rise       ; clk                 ;
;  mem_res.data[1][13] ; clk                 ; -0.935 ; -1.622 ; Rise       ; clk                 ;
;  mem_res.data[1][14] ; clk                 ; -0.864 ; -1.545 ; Rise       ; clk                 ;
;  mem_res.data[1][15] ; clk                 ; -0.795 ; -1.456 ; Rise       ; clk                 ;
;  mem_res.data[1][16] ; clk                 ; -1.006 ; -1.688 ; Rise       ; clk                 ;
;  mem_res.data[1][17] ; clk                 ; -1.003 ; -1.693 ; Rise       ; clk                 ;
;  mem_res.data[1][18] ; clk                 ; -0.877 ; -1.567 ; Rise       ; clk                 ;
;  mem_res.data[1][19] ; clk                 ; -0.867 ; -1.542 ; Rise       ; clk                 ;
;  mem_res.data[1][20] ; clk                 ; -0.731 ; -1.386 ; Rise       ; clk                 ;
;  mem_res.data[1][21] ; clk                 ; -0.898 ; -1.589 ; Rise       ; clk                 ;
;  mem_res.data[1][22] ; clk                 ; -0.922 ; -1.622 ; Rise       ; clk                 ;
;  mem_res.data[1][23] ; clk                 ; -0.795 ; -1.463 ; Rise       ; clk                 ;
;  mem_res.data[1][24] ; clk                 ; -0.882 ; -1.556 ; Rise       ; clk                 ;
;  mem_res.data[1][25] ; clk                 ; -0.987 ; -1.682 ; Rise       ; clk                 ;
;  mem_res.data[1][26] ; clk                 ; -0.982 ; -1.677 ; Rise       ; clk                 ;
;  mem_res.data[1][27] ; clk                 ; -0.951 ; -1.653 ; Rise       ; clk                 ;
;  mem_res.data[1][28] ; clk                 ; -1.045 ; -1.758 ; Rise       ; clk                 ;
;  mem_res.data[1][29] ; clk                 ; -0.774 ; -1.428 ; Rise       ; clk                 ;
;  mem_res.data[1][30] ; clk                 ; -0.725 ; -1.378 ; Rise       ; clk                 ;
;  mem_res.data[1][31] ; clk                 ; -0.963 ; -1.659 ; Rise       ; clk                 ;
; rst                  ; clk                 ; -0.143 ; -0.312 ; Rise       ; clk                 ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 7.056 ; 7.686 ; Fall       ; altera_reserved_tck ;
; fl_complete          ; clk                 ; 5.738 ; 5.905 ; Rise       ; clk                 ;
; mem_req.addr[*]      ; clk                 ; 6.731 ; 7.137 ; Rise       ; clk                 ;
;  mem_req.addr[1]     ; clk                 ; 6.543 ; 6.943 ; Rise       ; clk                 ;
;  mem_req.addr[2]     ; clk                 ; 6.298 ; 6.647 ; Rise       ; clk                 ;
;  mem_req.addr[3]     ; clk                 ; 6.731 ; 7.137 ; Rise       ; clk                 ;
;  mem_req.addr[4]     ; clk                 ; 6.566 ; 6.994 ; Rise       ; clk                 ;
;  mem_req.addr[5]     ; clk                 ; 6.321 ; 6.664 ; Rise       ; clk                 ;
;  mem_req.addr[6]     ; clk                 ; 5.596 ; 5.748 ; Rise       ; clk                 ;
;  mem_req.addr[7]     ; clk                 ; 6.247 ; 6.409 ; Rise       ; clk                 ;
;  mem_req.addr[8]     ; clk                 ; 6.220 ; 6.372 ; Rise       ; clk                 ;
;  mem_req.addr[9]     ; clk                 ; 6.371 ; 6.513 ; Rise       ; clk                 ;
;  mem_req.addr[10]    ; clk                 ; 5.677 ; 5.882 ; Rise       ; clk                 ;
;  mem_req.addr[11]    ; clk                 ; 6.161 ; 6.435 ; Rise       ; clk                 ;
; mem_req.cs           ; clk                 ; 5.563 ; 5.524 ; Rise       ; clk                 ;
; mem_req.data[0][*]   ; clk                 ; 9.392 ; 9.495 ; Rise       ; clk                 ;
;  mem_req.data[0][0]  ; clk                 ; 7.382 ; 7.485 ; Rise       ; clk                 ;
;  mem_req.data[0][1]  ; clk                 ; 7.148 ; 7.098 ; Rise       ; clk                 ;
;  mem_req.data[0][2]  ; clk                 ; 7.358 ; 7.455 ; Rise       ; clk                 ;
;  mem_req.data[0][3]  ; clk                 ; 7.167 ; 7.275 ; Rise       ; clk                 ;
;  mem_req.data[0][4]  ; clk                 ; 7.370 ; 7.431 ; Rise       ; clk                 ;
;  mem_req.data[0][5]  ; clk                 ; 6.627 ; 6.660 ; Rise       ; clk                 ;
;  mem_req.data[0][6]  ; clk                 ; 7.069 ; 7.125 ; Rise       ; clk                 ;
;  mem_req.data[0][7]  ; clk                 ; 6.512 ; 6.542 ; Rise       ; clk                 ;
;  mem_req.data[0][8]  ; clk                 ; 7.051 ; 7.085 ; Rise       ; clk                 ;
;  mem_req.data[0][9]  ; clk                 ; 6.778 ; 6.822 ; Rise       ; clk                 ;
;  mem_req.data[0][10] ; clk                 ; 7.839 ; 7.997 ; Rise       ; clk                 ;
;  mem_req.data[0][11] ; clk                 ; 7.987 ; 7.990 ; Rise       ; clk                 ;
;  mem_req.data[0][12] ; clk                 ; 6.559 ; 6.590 ; Rise       ; clk                 ;
;  mem_req.data[0][13] ; clk                 ; 6.826 ; 6.874 ; Rise       ; clk                 ;
;  mem_req.data[0][14] ; clk                 ; 7.268 ; 7.356 ; Rise       ; clk                 ;
;  mem_req.data[0][15] ; clk                 ; 7.257 ; 7.366 ; Rise       ; clk                 ;
;  mem_req.data[0][16] ; clk                 ; 8.181 ; 8.188 ; Rise       ; clk                 ;
;  mem_req.data[0][17] ; clk                 ; 7.826 ; 7.991 ; Rise       ; clk                 ;
;  mem_req.data[0][18] ; clk                 ; 7.146 ; 7.253 ; Rise       ; clk                 ;
;  mem_req.data[0][19] ; clk                 ; 7.484 ; 7.587 ; Rise       ; clk                 ;
;  mem_req.data[0][20] ; clk                 ; 6.710 ; 6.642 ; Rise       ; clk                 ;
;  mem_req.data[0][21] ; clk                 ; 6.603 ; 6.633 ; Rise       ; clk                 ;
;  mem_req.data[0][22] ; clk                 ; 7.337 ; 7.460 ; Rise       ; clk                 ;
;  mem_req.data[0][23] ; clk                 ; 8.236 ; 8.285 ; Rise       ; clk                 ;
;  mem_req.data[0][24] ; clk                 ; 7.470 ; 7.417 ; Rise       ; clk                 ;
;  mem_req.data[0][25] ; clk                 ; 7.878 ; 8.048 ; Rise       ; clk                 ;
;  mem_req.data[0][26] ; clk                 ; 8.349 ; 8.374 ; Rise       ; clk                 ;
;  mem_req.data[0][27] ; clk                 ; 7.383 ; 7.475 ; Rise       ; clk                 ;
;  mem_req.data[0][28] ; clk                 ; 7.790 ; 7.984 ; Rise       ; clk                 ;
;  mem_req.data[0][29] ; clk                 ; 6.706 ; 6.740 ; Rise       ; clk                 ;
;  mem_req.data[0][30] ; clk                 ; 8.260 ; 8.264 ; Rise       ; clk                 ;
;  mem_req.data[0][31] ; clk                 ; 9.392 ; 9.495 ; Rise       ; clk                 ;
; mem_req.data[1][*]   ; clk                 ; 8.472 ; 8.637 ; Rise       ; clk                 ;
;  mem_req.data[1][0]  ; clk                 ; 7.625 ; 7.568 ; Rise       ; clk                 ;
;  mem_req.data[1][1]  ; clk                 ; 7.092 ; 7.339 ; Rise       ; clk                 ;
;  mem_req.data[1][2]  ; clk                 ; 8.462 ; 8.637 ; Rise       ; clk                 ;
;  mem_req.data[1][3]  ; clk                 ; 8.204 ; 8.210 ; Rise       ; clk                 ;
;  mem_req.data[1][4]  ; clk                 ; 7.144 ; 7.217 ; Rise       ; clk                 ;
;  mem_req.data[1][5]  ; clk                 ; 6.954 ; 6.881 ; Rise       ; clk                 ;
;  mem_req.data[1][6]  ; clk                 ; 7.742 ; 7.972 ; Rise       ; clk                 ;
;  mem_req.data[1][7]  ; clk                 ; 6.788 ; 6.819 ; Rise       ; clk                 ;
;  mem_req.data[1][8]  ; clk                 ; 6.909 ; 6.853 ; Rise       ; clk                 ;
;  mem_req.data[1][9]  ; clk                 ; 7.600 ; 7.702 ; Rise       ; clk                 ;
;  mem_req.data[1][10] ; clk                 ; 6.402 ; 6.428 ; Rise       ; clk                 ;
;  mem_req.data[1][11] ; clk                 ; 7.942 ; 8.148 ; Rise       ; clk                 ;
;  mem_req.data[1][12] ; clk                 ; 7.160 ; 7.675 ; Rise       ; clk                 ;
;  mem_req.data[1][13] ; clk                 ; 6.984 ; 6.951 ; Rise       ; clk                 ;
;  mem_req.data[1][14] ; clk                 ; 7.132 ; 7.415 ; Rise       ; clk                 ;
;  mem_req.data[1][15] ; clk                 ; 8.472 ; 8.464 ; Rise       ; clk                 ;
;  mem_req.data[1][16] ; clk                 ; 7.033 ; 7.083 ; Rise       ; clk                 ;
;  mem_req.data[1][17] ; clk                 ; 7.145 ; 7.093 ; Rise       ; clk                 ;
;  mem_req.data[1][18] ; clk                 ; 8.041 ; 8.058 ; Rise       ; clk                 ;
;  mem_req.data[1][19] ; clk                 ; 7.317 ; 7.401 ; Rise       ; clk                 ;
;  mem_req.data[1][20] ; clk                 ; 8.320 ; 8.310 ; Rise       ; clk                 ;
;  mem_req.data[1][21] ; clk                 ; 7.144 ; 7.107 ; Rise       ; clk                 ;
;  mem_req.data[1][22] ; clk                 ; 8.383 ; 8.412 ; Rise       ; clk                 ;
;  mem_req.data[1][23] ; clk                 ; 7.015 ; 6.980 ; Rise       ; clk                 ;
;  mem_req.data[1][24] ; clk                 ; 7.406 ; 7.529 ; Rise       ; clk                 ;
;  mem_req.data[1][25] ; clk                 ; 7.277 ; 7.231 ; Rise       ; clk                 ;
;  mem_req.data[1][26] ; clk                 ; 7.732 ; 7.875 ; Rise       ; clk                 ;
;  mem_req.data[1][27] ; clk                 ; 7.691 ; 7.833 ; Rise       ; clk                 ;
;  mem_req.data[1][28] ; clk                 ; 7.643 ; 7.793 ; Rise       ; clk                 ;
;  mem_req.data[1][29] ; clk                 ; 8.171 ; 8.174 ; Rise       ; clk                 ;
;  mem_req.data[1][30] ; clk                 ; 8.047 ; 8.077 ; Rise       ; clk                 ;
;  mem_req.data[1][31] ; clk                 ; 8.157 ; 8.187 ; Rise       ; clk                 ;
; mem_req.rw           ; clk                 ; 6.198 ; 6.047 ; Rise       ; clk                 ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 6.047 ; 6.672 ; Fall       ; altera_reserved_tck ;
; fl_complete          ; clk                 ; 5.315 ; 5.578 ; Rise       ; clk                 ;
; mem_req.addr[*]      ; clk                 ; 4.919 ; 5.088 ; Rise       ; clk                 ;
;  mem_req.addr[1]     ; clk                 ; 5.634 ; 5.933 ; Rise       ; clk                 ;
;  mem_req.addr[2]     ; clk                 ; 5.552 ; 5.820 ; Rise       ; clk                 ;
;  mem_req.addr[3]     ; clk                 ; 5.683 ; 5.807 ; Rise       ; clk                 ;
;  mem_req.addr[4]     ; clk                 ; 5.779 ; 5.928 ; Rise       ; clk                 ;
;  mem_req.addr[5]     ; clk                 ; 5.228 ; 5.467 ; Rise       ; clk                 ;
;  mem_req.addr[6]     ; clk                 ; 4.919 ; 5.088 ; Rise       ; clk                 ;
;  mem_req.addr[7]     ; clk                 ; 5.528 ; 5.763 ; Rise       ; clk                 ;
;  mem_req.addr[8]     ; clk                 ; 5.500 ; 5.727 ; Rise       ; clk                 ;
;  mem_req.addr[9]     ; clk                 ; 5.679 ; 5.898 ; Rise       ; clk                 ;
;  mem_req.addr[10]    ; clk                 ; 5.001 ; 5.169 ; Rise       ; clk                 ;
;  mem_req.addr[11]    ; clk                 ; 5.463 ; 5.696 ; Rise       ; clk                 ;
; mem_req.cs           ; clk                 ; 5.194 ; 4.968 ; Rise       ; clk                 ;
; mem_req.data[0][*]   ; clk                 ; 4.375 ; 4.527 ; Rise       ; clk                 ;
;  mem_req.data[0][0]  ; clk                 ; 5.825 ; 6.126 ; Rise       ; clk                 ;
;  mem_req.data[0][1]  ; clk                 ; 5.562 ; 5.865 ; Rise       ; clk                 ;
;  mem_req.data[0][2]  ; clk                 ; 5.917 ; 6.220 ; Rise       ; clk                 ;
;  mem_req.data[0][3]  ; clk                 ; 5.623 ; 5.911 ; Rise       ; clk                 ;
;  mem_req.data[0][4]  ; clk                 ; 5.724 ; 5.990 ; Rise       ; clk                 ;
;  mem_req.data[0][5]  ; clk                 ; 5.204 ; 5.459 ; Rise       ; clk                 ;
;  mem_req.data[0][6]  ; clk                 ; 5.638 ; 5.915 ; Rise       ; clk                 ;
;  mem_req.data[0][7]  ; clk                 ; 4.375 ; 4.527 ; Rise       ; clk                 ;
;  mem_req.data[0][8]  ; clk                 ; 4.678 ; 4.841 ; Rise       ; clk                 ;
;  mem_req.data[0][9]  ; clk                 ; 5.225 ; 5.472 ; Rise       ; clk                 ;
;  mem_req.data[0][10] ; clk                 ; 6.719 ; 7.140 ; Rise       ; clk                 ;
;  mem_req.data[0][11] ; clk                 ; 6.619 ; 7.018 ; Rise       ; clk                 ;
;  mem_req.data[0][12] ; clk                 ; 5.028 ; 5.240 ; Rise       ; clk                 ;
;  mem_req.data[0][13] ; clk                 ; 5.636 ; 5.918 ; Rise       ; clk                 ;
;  mem_req.data[0][14] ; clk                 ; 5.906 ; 6.194 ; Rise       ; clk                 ;
;  mem_req.data[0][15] ; clk                 ; 5.718 ; 6.001 ; Rise       ; clk                 ;
;  mem_req.data[0][16] ; clk                 ; 6.536 ; 6.933 ; Rise       ; clk                 ;
;  mem_req.data[0][17] ; clk                 ; 6.041 ; 6.381 ; Rise       ; clk                 ;
;  mem_req.data[0][18] ; clk                 ; 5.674 ; 5.977 ; Rise       ; clk                 ;
;  mem_req.data[0][19] ; clk                 ; 6.057 ; 6.342 ; Rise       ; clk                 ;
;  mem_req.data[0][20] ; clk                 ; 5.463 ; 5.760 ; Rise       ; clk                 ;
;  mem_req.data[0][21] ; clk                 ; 5.354 ; 5.592 ; Rise       ; clk                 ;
;  mem_req.data[0][22] ; clk                 ; 5.883 ; 6.201 ; Rise       ; clk                 ;
;  mem_req.data[0][23] ; clk                 ; 6.503 ; 6.916 ; Rise       ; clk                 ;
;  mem_req.data[0][24] ; clk                 ; 5.956 ; 6.273 ; Rise       ; clk                 ;
;  mem_req.data[0][25] ; clk                 ; 6.203 ; 6.560 ; Rise       ; clk                 ;
;  mem_req.data[0][26] ; clk                 ; 6.513 ; 6.941 ; Rise       ; clk                 ;
;  mem_req.data[0][27] ; clk                 ; 5.819 ; 6.112 ; Rise       ; clk                 ;
;  mem_req.data[0][28] ; clk                 ; 6.215 ; 6.582 ; Rise       ; clk                 ;
;  mem_req.data[0][29] ; clk                 ; 5.067 ; 5.306 ; Rise       ; clk                 ;
;  mem_req.data[0][30] ; clk                 ; 6.471 ; 6.849 ; Rise       ; clk                 ;
;  mem_req.data[0][31] ; clk                 ; 7.391 ; 7.867 ; Rise       ; clk                 ;
; mem_req.data[1][*]   ; clk                 ; 5.090 ; 5.298 ; Rise       ; clk                 ;
;  mem_req.data[1][0]  ; clk                 ; 6.179 ; 6.525 ; Rise       ; clk                 ;
;  mem_req.data[1][1]  ; clk                 ; 5.710 ; 5.947 ; Rise       ; clk                 ;
;  mem_req.data[1][2]  ; clk                 ; 7.613 ; 8.081 ; Rise       ; clk                 ;
;  mem_req.data[1][3]  ; clk                 ; 6.330 ; 6.706 ; Rise       ; clk                 ;
;  mem_req.data[1][4]  ; clk                 ; 6.217 ; 6.633 ; Rise       ; clk                 ;
;  mem_req.data[1][5]  ; clk                 ; 5.360 ; 5.634 ; Rise       ; clk                 ;
;  mem_req.data[1][6]  ; clk                 ; 6.584 ; 7.006 ; Rise       ; clk                 ;
;  mem_req.data[1][7]  ; clk                 ; 5.869 ; 6.189 ; Rise       ; clk                 ;
;  mem_req.data[1][8]  ; clk                 ; 5.857 ; 6.203 ; Rise       ; clk                 ;
;  mem_req.data[1][9]  ; clk                 ; 6.799 ; 7.188 ; Rise       ; clk                 ;
;  mem_req.data[1][10] ; clk                 ; 5.090 ; 5.298 ; Rise       ; clk                 ;
;  mem_req.data[1][11] ; clk                 ; 7.099 ; 7.574 ; Rise       ; clk                 ;
;  mem_req.data[1][12] ; clk                 ; 6.663 ; 6.620 ; Rise       ; clk                 ;
;  mem_req.data[1][13] ; clk                 ; 5.784 ; 6.119 ; Rise       ; clk                 ;
;  mem_req.data[1][14] ; clk                 ; 6.634 ; 6.716 ; Rise       ; clk                 ;
;  mem_req.data[1][15] ; clk                 ; 5.893 ; 6.163 ; Rise       ; clk                 ;
;  mem_req.data[1][16] ; clk                 ; 5.717 ; 5.988 ; Rise       ; clk                 ;
;  mem_req.data[1][17] ; clk                 ; 5.640 ; 5.933 ; Rise       ; clk                 ;
;  mem_req.data[1][18] ; clk                 ; 5.707 ; 6.009 ; Rise       ; clk                 ;
;  mem_req.data[1][19] ; clk                 ; 5.856 ; 6.115 ; Rise       ; clk                 ;
;  mem_req.data[1][20] ; clk                 ; 6.213 ; 6.499 ; Rise       ; clk                 ;
;  mem_req.data[1][21] ; clk                 ; 5.537 ; 5.802 ; Rise       ; clk                 ;
;  mem_req.data[1][22] ; clk                 ; 6.015 ; 6.349 ; Rise       ; clk                 ;
;  mem_req.data[1][23] ; clk                 ; 6.158 ; 6.469 ; Rise       ; clk                 ;
;  mem_req.data[1][24] ; clk                 ; 6.299 ; 6.680 ; Rise       ; clk                 ;
;  mem_req.data[1][25] ; clk                 ; 6.132 ; 6.481 ; Rise       ; clk                 ;
;  mem_req.data[1][26] ; clk                 ; 5.921 ; 6.240 ; Rise       ; clk                 ;
;  mem_req.data[1][27] ; clk                 ; 5.958 ; 6.300 ; Rise       ; clk                 ;
;  mem_req.data[1][28] ; clk                 ; 5.921 ; 6.251 ; Rise       ; clk                 ;
;  mem_req.data[1][29] ; clk                 ; 5.611 ; 5.887 ; Rise       ; clk                 ;
;  mem_req.data[1][30] ; clk                 ; 5.891 ; 6.203 ; Rise       ; clk                 ;
;  mem_req.data[1][31] ; clk                 ; 5.983 ; 6.301 ; Rise       ; clk                 ;
; mem_req.rw           ; clk                 ; 5.738 ; 5.572 ; Rise       ; clk                 ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+-------------------------------------------------------------+
; Propagation Delay                                           ;
+-------------+---------------------+----+-------+-------+----+
; Input Port  ; Output Port         ; RR ; RF    ; FR    ; FF ;
+-------------+---------------------+----+-------+-------+----+
; mem_res.ack ; mem_req.addr[1]     ;    ; 5.753 ; 5.672 ;    ;
; mem_res.ack ; mem_req.addr[2]     ;    ; 5.733 ; 5.683 ;    ;
; mem_res.ack ; mem_req.addr[3]     ;    ; 5.690 ; 5.649 ;    ;
; mem_res.ack ; mem_req.addr[4]     ;    ; 5.717 ; 5.643 ;    ;
; mem_res.ack ; mem_req.addr[5]     ;    ; 5.702 ; 5.655 ;    ;
; mem_res.ack ; mem_req.addr[6]     ;    ; 4.889 ; 4.914 ;    ;
; mem_res.ack ; mem_req.addr[7]     ;    ; 5.788 ; 5.724 ;    ;
; mem_res.ack ; mem_req.addr[8]     ;    ; 5.750 ; 5.697 ;    ;
; mem_res.ack ; mem_req.addr[9]     ;    ; 5.887 ; 5.843 ;    ;
; mem_res.ack ; mem_req.addr[10]    ;    ; 5.283 ; 5.283 ;    ;
; mem_res.ack ; mem_req.addr[11]    ;    ; 5.832 ; 5.765 ;    ;
; mem_res.ack ; mem_req.cs          ;    ; 4.876 ; 5.185 ;    ;
; mem_res.ack ; mem_req.data[0][0]  ;    ; 6.872 ; 7.036 ;    ;
; mem_res.ack ; mem_req.data[0][1]  ;    ; 6.485 ; 6.802 ;    ;
; mem_res.ack ; mem_req.data[0][2]  ;    ; 6.842 ; 7.012 ;    ;
; mem_res.ack ; mem_req.data[0][3]  ;    ; 6.662 ; 6.821 ;    ;
; mem_res.ack ; mem_req.data[0][4]  ;    ; 6.818 ; 7.024 ;    ;
; mem_res.ack ; mem_req.data[0][5]  ;    ; 6.047 ; 6.281 ;    ;
; mem_res.ack ; mem_req.data[0][6]  ;    ; 6.512 ; 6.723 ;    ;
; mem_res.ack ; mem_req.data[0][7]  ;    ; 5.929 ; 6.166 ;    ;
; mem_res.ack ; mem_req.data[0][8]  ;    ; 6.472 ; 6.705 ;    ;
; mem_res.ack ; mem_req.data[0][9]  ;    ; 6.209 ; 6.432 ;    ;
; mem_res.ack ; mem_req.data[0][10] ;    ; 7.384 ; 7.493 ;    ;
; mem_res.ack ; mem_req.data[0][11] ;    ; 7.377 ; 7.641 ;    ;
; mem_res.ack ; mem_req.data[0][12] ;    ; 5.977 ; 6.213 ;    ;
; mem_res.ack ; mem_req.data[0][13] ;    ; 6.261 ; 6.480 ;    ;
; mem_res.ack ; mem_req.data[0][14] ;    ; 6.743 ; 6.922 ;    ;
; mem_res.ack ; mem_req.data[0][15] ;    ; 6.753 ; 6.911 ;    ;
; mem_res.ack ; mem_req.data[0][16] ;    ; 7.575 ; 7.835 ;    ;
; mem_res.ack ; mem_req.data[0][17] ;    ; 7.378 ; 7.480 ;    ;
; mem_res.ack ; mem_req.data[0][18] ;    ; 6.640 ; 6.800 ;    ;
; mem_res.ack ; mem_req.data[0][19] ;    ; 6.974 ; 7.138 ;    ;
; mem_res.ack ; mem_req.data[0][20] ;    ; 6.029 ; 6.364 ;    ;
; mem_res.ack ; mem_req.data[0][21] ;    ; 6.020 ; 6.257 ;    ;
; mem_res.ack ; mem_req.data[0][22] ;    ; 6.847 ; 6.991 ;    ;
; mem_res.ack ; mem_req.data[0][23] ;    ; 7.672 ; 7.890 ;    ;
; mem_res.ack ; mem_req.data[0][24] ;    ; 6.804 ; 7.124 ;    ;
; mem_res.ack ; mem_req.data[0][25] ;    ; 7.435 ; 7.532 ;    ;
; mem_res.ack ; mem_req.data[0][26] ;    ; 7.761 ; 8.003 ;    ;
; mem_res.ack ; mem_req.data[0][27] ;    ; 6.862 ; 7.037 ;    ;
; mem_res.ack ; mem_req.data[0][28] ;    ; 7.371 ; 7.444 ;    ;
; mem_res.ack ; mem_req.data[0][29] ;    ; 6.127 ; 6.360 ;    ;
; mem_res.ack ; mem_req.data[0][30] ;    ; 7.651 ; 7.914 ;    ;
; mem_res.ack ; mem_req.data[0][31] ;    ; 8.882 ; 9.046 ;    ;
; mem_res.ack ; mem_req.data[1][0]  ;    ; 6.955 ; 7.279 ;    ;
; mem_res.ack ; mem_req.data[1][1]  ;    ; 6.726 ; 6.746 ;    ;
; mem_res.ack ; mem_req.data[1][2]  ;    ; 8.024 ; 8.116 ;    ;
; mem_res.ack ; mem_req.data[1][3]  ;    ; 7.597 ; 7.858 ;    ;
; mem_res.ack ; mem_req.data[1][4]  ;    ; 6.604 ; 6.798 ;    ;
; mem_res.ack ; mem_req.data[1][5]  ;    ; 6.268 ; 6.608 ;    ;
; mem_res.ack ; mem_req.data[1][6]  ;    ; 7.359 ; 7.396 ;    ;
; mem_res.ack ; mem_req.data[1][7]  ;    ; 6.206 ; 6.442 ;    ;
; mem_res.ack ; mem_req.data[1][8]  ;    ; 6.240 ; 6.563 ;    ;
; mem_res.ack ; mem_req.data[1][9]  ;    ; 7.089 ; 7.254 ;    ;
; mem_res.ack ; mem_req.data[1][10] ;    ; 5.815 ; 6.056 ;    ;
; mem_res.ack ; mem_req.data[1][11] ;    ; 7.535 ; 7.596 ;    ;
; mem_res.ack ; mem_req.data[1][12] ;    ; 6.522 ; 6.814 ;    ;
; mem_res.ack ; mem_req.data[1][13] ;    ; 6.338 ; 6.638 ;    ;
; mem_res.ack ; mem_req.data[1][14] ;    ; 6.627 ; 6.786 ;    ;
; mem_res.ack ; mem_req.data[1][15] ;    ; 7.851 ; 8.126 ;    ;
; mem_res.ack ; mem_req.data[1][16] ;    ; 6.470 ; 6.687 ;    ;
; mem_res.ack ; mem_req.data[1][17] ;    ; 6.480 ; 6.799 ;    ;
; mem_res.ack ; mem_req.data[1][18] ;    ; 7.445 ; 7.695 ;    ;
; mem_res.ack ; mem_req.data[1][19] ;    ; 6.788 ; 6.971 ;    ;
; mem_res.ack ; mem_req.data[1][20] ;    ; 7.697 ; 7.974 ;    ;
; mem_res.ack ; mem_req.data[1][21] ;    ; 6.494 ; 6.798 ;    ;
; mem_res.ack ; mem_req.data[1][22] ;    ; 7.799 ; 8.037 ;    ;
; mem_res.ack ; mem_req.data[1][23] ;    ; 6.367 ; 6.669 ;    ;
; mem_res.ack ; mem_req.data[1][24] ;    ; 6.916 ; 7.060 ;    ;
; mem_res.ack ; mem_req.data[1][25] ;    ; 6.618 ; 6.931 ;    ;
; mem_res.ack ; mem_req.data[1][26] ;    ; 7.262 ; 7.386 ;    ;
; mem_res.ack ; mem_req.data[1][27] ;    ; 7.220 ; 7.345 ;    ;
; mem_res.ack ; mem_req.data[1][28] ;    ; 7.180 ; 7.297 ;    ;
; mem_res.ack ; mem_req.data[1][29] ;    ; 7.561 ; 7.825 ;    ;
; mem_res.ack ; mem_req.data[1][30] ;    ; 7.464 ; 7.701 ;    ;
; mem_res.ack ; mem_req.data[1][31] ;    ; 7.574 ; 7.811 ;    ;
; mem_res.ack ; mem_req.rw          ;    ; 5.434 ; 5.852 ;    ;
+-------------+---------------------+----+-------+-------+----+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+-------------+---------------------+----+-------+-------+----+
; Input Port  ; Output Port         ; RR ; RF    ; FR    ; FF ;
+-------------+---------------------+----+-------+-------+----+
; mem_res.ack ; mem_req.addr[1]     ;    ; 5.554 ; 5.491 ;    ;
; mem_res.ack ; mem_req.addr[2]     ;    ; 5.503 ; 5.463 ;    ;
; mem_res.ack ; mem_req.addr[3]     ;    ; 5.461 ; 5.431 ;    ;
; mem_res.ack ; mem_req.addr[4]     ;    ; 5.520 ; 5.464 ;    ;
; mem_res.ack ; mem_req.addr[5]     ;    ; 5.471 ; 5.437 ;    ;
; mem_res.ack ; mem_req.addr[6]     ;    ; 4.729 ; 4.766 ;    ;
; mem_res.ack ; mem_req.addr[7]     ;    ; 5.546 ; 5.504 ;    ;
; mem_res.ack ; mem_req.addr[8]     ;    ; 5.512 ; 5.477 ;    ;
; mem_res.ack ; mem_req.addr[9]     ;    ; 5.680 ; 5.654 ;    ;
; mem_res.ack ; mem_req.addr[10]    ;    ; 5.070 ; 5.090 ;    ;
; mem_res.ack ; mem_req.addr[11]    ;    ; 5.596 ; 5.551 ;    ;
; mem_res.ack ; mem_req.cs          ;    ; 4.715 ; 5.028 ;    ;
; mem_res.ack ; mem_req.data[0][0]  ;    ; 6.594 ; 6.773 ;    ;
; mem_res.ack ; mem_req.data[0][1]  ;    ; 6.246 ; 6.556 ;    ;
; mem_res.ack ; mem_req.data[0][2]  ;    ; 6.565 ; 6.749 ;    ;
; mem_res.ack ; mem_req.data[0][3]  ;    ; 6.430 ; 6.597 ;    ;
; mem_res.ack ; mem_req.data[0][4]  ;    ; 6.565 ; 6.778 ;    ;
; mem_res.ack ; mem_req.data[0][5]  ;    ; 5.803 ; 6.049 ;    ;
; mem_res.ack ; mem_req.data[0][6]  ;    ; 6.248 ; 6.472 ;    ;
; mem_res.ack ; mem_req.data[0][7]  ;    ; 5.727 ; 5.969 ;    ;
; mem_res.ack ; mem_req.data[0][8]  ;    ; 6.236 ; 6.465 ;    ;
; mem_res.ack ; mem_req.data[0][9]  ;    ; 5.979 ; 6.209 ;    ;
; mem_res.ack ; mem_req.data[0][10] ;    ; 7.085 ; 7.209 ;    ;
; mem_res.ack ; mem_req.data[0][11] ;    ; 7.116 ; 7.384 ;    ;
; mem_res.ack ; mem_req.data[0][12] ;    ; 5.773 ; 6.013 ;    ;
; mem_res.ack ; mem_req.data[0][13] ;    ; 6.008 ; 6.239 ;    ;
; mem_res.ack ; mem_req.data[0][14] ;    ; 6.510 ; 6.696 ;    ;
; mem_res.ack ; mem_req.data[0][15] ;    ; 6.519 ; 6.685 ;    ;
; mem_res.ack ; mem_req.data[0][16] ;    ; 7.294 ; 7.547 ;    ;
; mem_res.ack ; mem_req.data[0][17] ;    ; 7.102 ; 7.215 ;    ;
; mem_res.ack ; mem_req.data[0][18] ;    ; 6.408 ; 6.578 ;    ;
; mem_res.ack ; mem_req.data[0][19] ;    ; 6.732 ; 6.903 ;    ;
; mem_res.ack ; mem_req.data[0][20] ;    ; 5.823 ; 6.159 ;    ;
; mem_res.ack ; mem_req.data[0][21] ;    ; 5.813 ; 6.055 ;    ;
; mem_res.ack ; mem_req.data[0][22] ;    ; 6.606 ; 6.760 ;    ;
; mem_res.ack ; mem_req.data[0][23] ;    ; 7.400 ; 7.625 ;    ;
; mem_res.ack ; mem_req.data[0][24] ;    ; 6.567 ; 6.889 ;    ;
; mem_res.ack ; mem_req.data[0][25] ;    ; 7.155 ; 7.265 ;    ;
; mem_res.ack ; mem_req.data[0][26] ;    ; 7.449 ; 7.692 ;    ;
; mem_res.ack ; mem_req.data[0][27] ;    ; 6.584 ; 6.773 ;    ;
; mem_res.ack ; mem_req.data[0][28] ;    ; 7.110 ; 7.195 ;    ;
; mem_res.ack ; mem_req.data[0][29] ;    ; 5.880 ; 6.125 ;    ;
; mem_res.ack ; mem_req.data[0][30] ;    ; 7.367 ; 7.624 ;    ;
; mem_res.ack ; mem_req.data[0][31] ;    ; 8.587 ; 8.746 ;    ;
; mem_res.ack ; mem_req.data[1][0]  ;    ; 6.699 ; 7.015 ;    ;
; mem_res.ack ; mem_req.data[1][1]  ;    ; 6.530 ; 6.562 ;    ;
; mem_res.ack ; mem_req.data[1][2]  ;    ; 7.759 ; 7.861 ;    ;
; mem_res.ack ; mem_req.data[1][3]  ;    ; 7.316 ; 7.571 ;    ;
; mem_res.ack ; mem_req.data[1][4]  ;    ; 6.360 ; 6.560 ;    ;
; mem_res.ack ; mem_req.data[1][5]  ;    ; 6.039 ; 6.370 ;    ;
; mem_res.ack ; mem_req.data[1][6]  ;    ; 7.099 ; 7.149 ;    ;
; mem_res.ack ; mem_req.data[1][7]  ;    ; 5.976 ; 6.219 ;    ;
; mem_res.ack ; mem_req.data[1][8]  ;    ; 6.027 ; 6.351 ;    ;
; mem_res.ack ; mem_req.data[1][9]  ;    ; 6.878 ; 7.050 ;    ;
; mem_res.ack ; mem_req.data[1][10] ;    ; 5.615 ; 5.862 ;    ;
; mem_res.ack ; mem_req.data[1][11] ;    ; 7.257 ; 7.320 ;    ;
; mem_res.ack ; mem_req.data[1][12] ;    ; 6.298 ; 6.592 ;    ;
; mem_res.ack ; mem_req.data[1][13] ;    ; 6.119 ; 6.422 ;    ;
; mem_res.ack ; mem_req.data[1][14] ;    ; 6.394 ; 6.563 ;    ;
; mem_res.ack ; mem_req.data[1][15] ;    ; 7.559 ; 7.827 ;    ;
; mem_res.ack ; mem_req.data[1][16] ;    ; 6.206 ; 6.438 ;    ;
; mem_res.ack ; mem_req.data[1][17] ;    ; 6.242 ; 6.555 ;    ;
; mem_res.ack ; mem_req.data[1][18] ;    ; 7.184 ; 7.436 ;    ;
; mem_res.ack ; mem_req.data[1][19] ;    ; 6.552 ; 6.742 ;    ;
; mem_res.ack ; mem_req.data[1][20] ;    ; 7.426 ; 7.705 ;    ;
; mem_res.ack ; mem_req.data[1][21] ;    ; 6.271 ; 6.577 ;    ;
; mem_res.ack ; mem_req.data[1][22] ;    ; 7.510 ; 7.744 ;    ;
; mem_res.ack ; mem_req.data[1][23] ;    ; 6.147 ; 6.452 ;    ;
; mem_res.ack ; mem_req.data[1][24] ;    ; 6.673 ; 6.826 ;    ;
; mem_res.ack ; mem_req.data[1][25] ;    ; 6.377 ; 6.682 ;    ;
; mem_res.ack ; mem_req.data[1][26] ;    ; 6.991 ; 7.126 ;    ;
; mem_res.ack ; mem_req.data[1][27] ;    ; 6.963 ; 7.099 ;    ;
; mem_res.ack ; mem_req.data[1][28] ;    ; 6.911 ; 7.040 ;    ;
; mem_res.ack ; mem_req.data[1][29] ;    ; 7.281 ; 7.539 ;    ;
; mem_res.ack ; mem_req.data[1][30] ;    ; 7.201 ; 7.443 ;    ;
; mem_res.ack ; mem_req.data[1][31] ;    ; 7.307 ; 7.549 ;    ;
; mem_res.ack ; mem_req.rw          ;    ; 5.250 ; 5.667 ;    ;
+-------------+---------------------+----+-------+-------+----+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+----------------------+--------+--------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack     ; 16.634 ; -0.025 ; 38.482   ; 0.653   ; 19.416              ;
;  altera_reserved_tck ; 35.114 ; -0.025 ; 47.778   ; 0.653   ; 49.414              ;
;  clk                 ; 16.634 ; 0.136  ; 38.482   ; 0.854   ; 19.416              ;
; Design-wide TNS      ; 0.0    ; -0.039 ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; -0.039 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                 ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Times                                                                                     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi  ; altera_reserved_tck ; 2.331  ; 2.445  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms  ; altera_reserved_tck ; 4.186  ; 4.202  ; Rise       ; altera_reserved_tck ;
; mem_res.ack          ; clk                 ; 10.960 ; 11.012 ; Rise       ; clk                 ;
; mem_res.data[0][*]   ; clk                 ; 8.149  ; 8.450  ; Rise       ; clk                 ;
;  mem_res.data[0][0]  ; clk                 ; 7.989  ; 8.450  ; Rise       ; clk                 ;
;  mem_res.data[0][1]  ; clk                 ; 7.577  ; 7.886  ; Rise       ; clk                 ;
;  mem_res.data[0][2]  ; clk                 ; 7.183  ; 7.582  ; Rise       ; clk                 ;
;  mem_res.data[0][3]  ; clk                 ; 7.306  ; 7.584  ; Rise       ; clk                 ;
;  mem_res.data[0][4]  ; clk                 ; 7.273  ; 7.560  ; Rise       ; clk                 ;
;  mem_res.data[0][5]  ; clk                 ; 6.991  ; 7.208  ; Rise       ; clk                 ;
;  mem_res.data[0][6]  ; clk                 ; 8.000  ; 8.251  ; Rise       ; clk                 ;
;  mem_res.data[0][7]  ; clk                 ; 7.356  ; 7.859  ; Rise       ; clk                 ;
;  mem_res.data[0][8]  ; clk                 ; 7.716  ; 8.048  ; Rise       ; clk                 ;
;  mem_res.data[0][9]  ; clk                 ; 6.694  ; 7.108  ; Rise       ; clk                 ;
;  mem_res.data[0][10] ; clk                 ; 6.871  ; 7.261  ; Rise       ; clk                 ;
;  mem_res.data[0][11] ; clk                 ; 7.728  ; 8.021  ; Rise       ; clk                 ;
;  mem_res.data[0][12] ; clk                 ; 7.765  ; 8.094  ; Rise       ; clk                 ;
;  mem_res.data[0][13] ; clk                 ; 7.297  ; 7.587  ; Rise       ; clk                 ;
;  mem_res.data[0][14] ; clk                 ; 7.165  ; 7.537  ; Rise       ; clk                 ;
;  mem_res.data[0][15] ; clk                 ; 6.955  ; 7.280  ; Rise       ; clk                 ;
;  mem_res.data[0][16] ; clk                 ; 7.493  ; 7.772  ; Rise       ; clk                 ;
;  mem_res.data[0][17] ; clk                 ; 8.149  ; 8.382  ; Rise       ; clk                 ;
;  mem_res.data[0][18] ; clk                 ; 6.970  ; 7.389  ; Rise       ; clk                 ;
;  mem_res.data[0][19] ; clk                 ; 6.619  ; 6.921  ; Rise       ; clk                 ;
;  mem_res.data[0][20] ; clk                 ; 7.589  ; 7.896  ; Rise       ; clk                 ;
;  mem_res.data[0][21] ; clk                 ; 6.940  ; 7.454  ; Rise       ; clk                 ;
;  mem_res.data[0][22] ; clk                 ; 7.474  ; 7.843  ; Rise       ; clk                 ;
;  mem_res.data[0][23] ; clk                 ; 7.809  ; 8.062  ; Rise       ; clk                 ;
;  mem_res.data[0][24] ; clk                 ; 7.448  ; 7.615  ; Rise       ; clk                 ;
;  mem_res.data[0][25] ; clk                 ; 7.038  ; 7.275  ; Rise       ; clk                 ;
;  mem_res.data[0][26] ; clk                 ; 7.641  ; 8.057  ; Rise       ; clk                 ;
;  mem_res.data[0][27] ; clk                 ; 6.189  ; 6.460  ; Rise       ; clk                 ;
;  mem_res.data[0][28] ; clk                 ; 7.693  ; 8.166  ; Rise       ; clk                 ;
;  mem_res.data[0][29] ; clk                 ; 7.323  ; 7.727  ; Rise       ; clk                 ;
;  mem_res.data[0][30] ; clk                 ; 7.814  ; 8.184  ; Rise       ; clk                 ;
;  mem_res.data[0][31] ; clk                 ; 7.416  ; 7.652  ; Rise       ; clk                 ;
; mem_res.data[1][*]   ; clk                 ; 9.562  ; 9.809  ; Rise       ; clk                 ;
;  mem_res.data[1][0]  ; clk                 ; 3.905  ; 3.846  ; Rise       ; clk                 ;
;  mem_res.data[1][1]  ; clk                 ; 7.075  ; 7.475  ; Rise       ; clk                 ;
;  mem_res.data[1][2]  ; clk                 ; 8.189  ; 8.546  ; Rise       ; clk                 ;
;  mem_res.data[1][3]  ; clk                 ; 5.911  ; 6.252  ; Rise       ; clk                 ;
;  mem_res.data[1][4]  ; clk                 ; 6.488  ; 6.930  ; Rise       ; clk                 ;
;  mem_res.data[1][5]  ; clk                 ; 8.010  ; 8.429  ; Rise       ; clk                 ;
;  mem_res.data[1][6]  ; clk                 ; 8.019  ; 8.338  ; Rise       ; clk                 ;
;  mem_res.data[1][7]  ; clk                 ; 6.760  ; 7.083  ; Rise       ; clk                 ;
;  mem_res.data[1][8]  ; clk                 ; 8.675  ; 8.968  ; Rise       ; clk                 ;
;  mem_res.data[1][9]  ; clk                 ; 8.299  ; 8.525  ; Rise       ; clk                 ;
;  mem_res.data[1][10] ; clk                 ; 7.028  ; 7.405  ; Rise       ; clk                 ;
;  mem_res.data[1][11] ; clk                 ; 8.289  ; 8.591  ; Rise       ; clk                 ;
;  mem_res.data[1][12] ; clk                 ; 7.307  ; 7.733  ; Rise       ; clk                 ;
;  mem_res.data[1][13] ; clk                 ; 7.171  ; 7.459  ; Rise       ; clk                 ;
;  mem_res.data[1][14] ; clk                 ; 9.562  ; 9.809  ; Rise       ; clk                 ;
;  mem_res.data[1][15] ; clk                 ; 5.993  ; 6.449  ; Rise       ; clk                 ;
;  mem_res.data[1][16] ; clk                 ; 6.796  ; 7.174  ; Rise       ; clk                 ;
;  mem_res.data[1][17] ; clk                 ; 8.980  ; 9.161  ; Rise       ; clk                 ;
;  mem_res.data[1][18] ; clk                 ; 6.920  ; 7.281  ; Rise       ; clk                 ;
;  mem_res.data[1][19] ; clk                 ; 7.335  ; 7.788  ; Rise       ; clk                 ;
;  mem_res.data[1][20] ; clk                 ; 8.693  ; 9.033  ; Rise       ; clk                 ;
;  mem_res.data[1][21] ; clk                 ; 8.538  ; 8.868  ; Rise       ; clk                 ;
;  mem_res.data[1][22] ; clk                 ; 8.527  ; 8.935  ; Rise       ; clk                 ;
;  mem_res.data[1][23] ; clk                 ; 7.656  ; 7.919  ; Rise       ; clk                 ;
;  mem_res.data[1][24] ; clk                 ; 8.136  ; 8.373  ; Rise       ; clk                 ;
;  mem_res.data[1][25] ; clk                 ; 7.114  ; 7.494  ; Rise       ; clk                 ;
;  mem_res.data[1][26] ; clk                 ; 6.371  ; 6.657  ; Rise       ; clk                 ;
;  mem_res.data[1][27] ; clk                 ; 6.452  ; 6.944  ; Rise       ; clk                 ;
;  mem_res.data[1][28] ; clk                 ; 7.796  ; 8.333  ; Rise       ; clk                 ;
;  mem_res.data[1][29] ; clk                 ; 8.401  ; 8.772  ; Rise       ; clk                 ;
;  mem_res.data[1][30] ; clk                 ; 9.026  ; 9.326  ; Rise       ; clk                 ;
;  mem_res.data[1][31] ; clk                 ; 9.097  ; 9.331  ; Rise       ; clk                 ;
; rst                  ; clk                 ; 13.185 ; 13.318 ; Rise       ; clk                 ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi  ; altera_reserved_tck ; 1.025  ; 0.941  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms  ; altera_reserved_tck ; 0.462  ; 0.241  ; Rise       ; altera_reserved_tck ;
; mem_res.ack          ; clk                 ; -0.416 ; -0.574 ; Rise       ; clk                 ;
; mem_res.data[0][*]   ; clk                 ; -0.540 ; -1.172 ; Rise       ; clk                 ;
;  mem_res.data[0][0]  ; clk                 ; -0.635 ; -1.282 ; Rise       ; clk                 ;
;  mem_res.data[0][1]  ; clk                 ; -0.757 ; -1.431 ; Rise       ; clk                 ;
;  mem_res.data[0][2]  ; clk                 ; -0.716 ; -1.382 ; Rise       ; clk                 ;
;  mem_res.data[0][3]  ; clk                 ; -0.711 ; -1.388 ; Rise       ; clk                 ;
;  mem_res.data[0][4]  ; clk                 ; -0.891 ; -1.590 ; Rise       ; clk                 ;
;  mem_res.data[0][5]  ; clk                 ; -0.824 ; -1.506 ; Rise       ; clk                 ;
;  mem_res.data[0][6]  ; clk                 ; -0.725 ; -1.384 ; Rise       ; clk                 ;
;  mem_res.data[0][7]  ; clk                 ; -0.568 ; -1.195 ; Rise       ; clk                 ;
;  mem_res.data[0][8]  ; clk                 ; -0.827 ; -1.478 ; Rise       ; clk                 ;
;  mem_res.data[0][9]  ; clk                 ; -0.729 ; -1.386 ; Rise       ; clk                 ;
;  mem_res.data[0][10] ; clk                 ; -0.916 ; -1.609 ; Rise       ; clk                 ;
;  mem_res.data[0][11] ; clk                 ; -1.200 ; -1.918 ; Rise       ; clk                 ;
;  mem_res.data[0][12] ; clk                 ; -0.650 ; -1.284 ; Rise       ; clk                 ;
;  mem_res.data[0][13] ; clk                 ; -0.699 ; -1.362 ; Rise       ; clk                 ;
;  mem_res.data[0][14] ; clk                 ; -0.788 ; -1.453 ; Rise       ; clk                 ;
;  mem_res.data[0][15] ; clk                 ; -0.684 ; -1.345 ; Rise       ; clk                 ;
;  mem_res.data[0][16] ; clk                 ; -0.787 ; -1.447 ; Rise       ; clk                 ;
;  mem_res.data[0][17] ; clk                 ; -0.786 ; -1.462 ; Rise       ; clk                 ;
;  mem_res.data[0][18] ; clk                 ; -0.856 ; -1.527 ; Rise       ; clk                 ;
;  mem_res.data[0][19] ; clk                 ; -0.761 ; -1.432 ; Rise       ; clk                 ;
;  mem_res.data[0][20] ; clk                 ; -1.004 ; -1.684 ; Rise       ; clk                 ;
;  mem_res.data[0][21] ; clk                 ; -1.198 ; -1.939 ; Rise       ; clk                 ;
;  mem_res.data[0][22] ; clk                 ; -0.773 ; -1.437 ; Rise       ; clk                 ;
;  mem_res.data[0][23] ; clk                 ; -0.678 ; -1.338 ; Rise       ; clk                 ;
;  mem_res.data[0][24] ; clk                 ; -0.677 ; -1.333 ; Rise       ; clk                 ;
;  mem_res.data[0][25] ; clk                 ; -0.845 ; -1.519 ; Rise       ; clk                 ;
;  mem_res.data[0][26] ; clk                 ; -0.540 ; -1.172 ; Rise       ; clk                 ;
;  mem_res.data[0][27] ; clk                 ; -0.639 ; -1.273 ; Rise       ; clk                 ;
;  mem_res.data[0][28] ; clk                 ; -0.948 ; -1.647 ; Rise       ; clk                 ;
;  mem_res.data[0][29] ; clk                 ; -0.722 ; -1.374 ; Rise       ; clk                 ;
;  mem_res.data[0][30] ; clk                 ; -0.899 ; -1.585 ; Rise       ; clk                 ;
;  mem_res.data[0][31] ; clk                 ; -0.934 ; -1.613 ; Rise       ; clk                 ;
; mem_res.data[1][*]   ; clk                 ; -0.026 ; -0.048 ; Rise       ; clk                 ;
;  mem_res.data[1][0]  ; clk                 ; -0.026 ; -0.048 ; Rise       ; clk                 ;
;  mem_res.data[1][1]  ; clk                 ; -0.839 ; -1.512 ; Rise       ; clk                 ;
;  mem_res.data[1][2]  ; clk                 ; -0.739 ; -1.386 ; Rise       ; clk                 ;
;  mem_res.data[1][3]  ; clk                 ; -0.656 ; -1.299 ; Rise       ; clk                 ;
;  mem_res.data[1][4]  ; clk                 ; -0.747 ; -1.383 ; Rise       ; clk                 ;
;  mem_res.data[1][5]  ; clk                 ; -1.147 ; -1.886 ; Rise       ; clk                 ;
;  mem_res.data[1][6]  ; clk                 ; -0.899 ; -1.574 ; Rise       ; clk                 ;
;  mem_res.data[1][7]  ; clk                 ; -0.878 ; -1.554 ; Rise       ; clk                 ;
;  mem_res.data[1][8]  ; clk                 ; -0.760 ; -1.422 ; Rise       ; clk                 ;
;  mem_res.data[1][9]  ; clk                 ; -0.817 ; -1.493 ; Rise       ; clk                 ;
;  mem_res.data[1][10] ; clk                 ; -0.662 ; -1.312 ; Rise       ; clk                 ;
;  mem_res.data[1][11] ; clk                 ; -1.071 ; -1.799 ; Rise       ; clk                 ;
;  mem_res.data[1][12] ; clk                 ; -1.182 ; -1.932 ; Rise       ; clk                 ;
;  mem_res.data[1][13] ; clk                 ; -0.935 ; -1.622 ; Rise       ; clk                 ;
;  mem_res.data[1][14] ; clk                 ; -0.864 ; -1.545 ; Rise       ; clk                 ;
;  mem_res.data[1][15] ; clk                 ; -0.795 ; -1.456 ; Rise       ; clk                 ;
;  mem_res.data[1][16] ; clk                 ; -1.006 ; -1.688 ; Rise       ; clk                 ;
;  mem_res.data[1][17] ; clk                 ; -1.003 ; -1.693 ; Rise       ; clk                 ;
;  mem_res.data[1][18] ; clk                 ; -0.877 ; -1.567 ; Rise       ; clk                 ;
;  mem_res.data[1][19] ; clk                 ; -0.867 ; -1.542 ; Rise       ; clk                 ;
;  mem_res.data[1][20] ; clk                 ; -0.731 ; -1.386 ; Rise       ; clk                 ;
;  mem_res.data[1][21] ; clk                 ; -0.898 ; -1.589 ; Rise       ; clk                 ;
;  mem_res.data[1][22] ; clk                 ; -0.922 ; -1.622 ; Rise       ; clk                 ;
;  mem_res.data[1][23] ; clk                 ; -0.795 ; -1.463 ; Rise       ; clk                 ;
;  mem_res.data[1][24] ; clk                 ; -0.882 ; -1.556 ; Rise       ; clk                 ;
;  mem_res.data[1][25] ; clk                 ; -0.987 ; -1.682 ; Rise       ; clk                 ;
;  mem_res.data[1][26] ; clk                 ; -0.982 ; -1.677 ; Rise       ; clk                 ;
;  mem_res.data[1][27] ; clk                 ; -0.951 ; -1.653 ; Rise       ; clk                 ;
;  mem_res.data[1][28] ; clk                 ; -1.045 ; -1.758 ; Rise       ; clk                 ;
;  mem_res.data[1][29] ; clk                 ; -0.774 ; -1.428 ; Rise       ; clk                 ;
;  mem_res.data[1][30] ; clk                 ; -0.725 ; -1.378 ; Rise       ; clk                 ;
;  mem_res.data[1][31] ; clk                 ; -0.963 ; -1.659 ; Rise       ; clk                 ;
; rst                  ; clk                 ; -0.143 ; -0.172 ; Rise       ; clk                 ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 13.102 ; 13.866 ; Fall       ; altera_reserved_tck ;
; fl_complete          ; clk                 ; 10.911 ; 10.693 ; Rise       ; clk                 ;
; mem_req.addr[*]      ; clk                 ; 13.006 ; 12.830 ; Rise       ; clk                 ;
;  mem_req.addr[1]     ; clk                 ; 12.702 ; 12.594 ; Rise       ; clk                 ;
;  mem_req.addr[2]     ; clk                 ; 12.158 ; 12.066 ; Rise       ; clk                 ;
;  mem_req.addr[3]     ; clk                 ; 13.006 ; 12.830 ; Rise       ; clk                 ;
;  mem_req.addr[4]     ; clk                 ; 12.623 ; 12.562 ; Rise       ; clk                 ;
;  mem_req.addr[5]     ; clk                 ; 12.228 ; 12.118 ; Rise       ; clk                 ;
;  mem_req.addr[6]     ; clk                 ; 10.657 ; 10.580 ; Rise       ; clk                 ;
;  mem_req.addr[7]     ; clk                 ; 11.983 ; 11.829 ; Rise       ; clk                 ;
;  mem_req.addr[8]     ; clk                 ; 11.917 ; 11.761 ; Rise       ; clk                 ;
;  mem_req.addr[9]     ; clk                 ; 11.699 ; 11.818 ; Rise       ; clk                 ;
;  mem_req.addr[10]    ; clk                 ; 10.778 ; 10.824 ; Rise       ; clk                 ;
;  mem_req.addr[11]    ; clk                 ; 11.734 ; 11.679 ; Rise       ; clk                 ;
; mem_req.cs           ; clk                 ; 10.343 ; 10.424 ; Rise       ; clk                 ;
; mem_req.data[0][*]   ; clk                 ; 17.300 ; 17.075 ; Rise       ; clk                 ;
;  mem_req.data[0][0]  ; clk                 ; 13.960 ; 13.818 ; Rise       ; clk                 ;
;  mem_req.data[0][1]  ; clk                 ; 13.404 ; 13.162 ; Rise       ; clk                 ;
;  mem_req.data[0][2]  ; clk                 ; 13.930 ; 13.789 ; Rise       ; clk                 ;
;  mem_req.data[0][3]  ; clk                 ; 13.531 ; 13.403 ; Rise       ; clk                 ;
;  mem_req.data[0][4]  ; clk                 ; 14.195 ; 13.833 ; Rise       ; clk                 ;
;  mem_req.data[0][5]  ; clk                 ; 12.408 ; 12.400 ; Rise       ; clk                 ;
;  mem_req.data[0][6]  ; clk                 ; 13.449 ; 13.283 ; Rise       ; clk                 ;
;  mem_req.data[0][7]  ; clk                 ; 12.258 ; 12.289 ; Rise       ; clk                 ;
;  mem_req.data[0][8]  ; clk                 ; 13.387 ; 13.326 ; Rise       ; clk                 ;
;  mem_req.data[0][9]  ; clk                 ; 12.816 ; 12.754 ; Rise       ; clk                 ;
;  mem_req.data[0][10] ; clk                 ; 14.945 ; 14.704 ; Rise       ; clk                 ;
;  mem_req.data[0][11] ; clk                 ; 15.075 ; 14.729 ; Rise       ; clk                 ;
;  mem_req.data[0][12] ; clk                 ; 12.337 ; 12.267 ; Rise       ; clk                 ;
;  mem_req.data[0][13] ; clk                 ; 12.956 ; 12.822 ; Rise       ; clk                 ;
;  mem_req.data[0][14] ; clk                 ; 13.918 ; 13.639 ; Rise       ; clk                 ;
;  mem_req.data[0][15] ; clk                 ; 13.730 ; 13.579 ; Rise       ; clk                 ;
;  mem_req.data[0][16] ; clk                 ; 15.417 ; 15.089 ; Rise       ; clk                 ;
;  mem_req.data[0][17] ; clk                 ; 14.859 ; 14.634 ; Rise       ; clk                 ;
;  mem_req.data[0][18] ; clk                 ; 13.495 ; 13.367 ; Rise       ; clk                 ;
;  mem_req.data[0][19] ; clk                 ; 14.430 ; 14.019 ; Rise       ; clk                 ;
;  mem_req.data[0][20] ; clk                 ; 12.542 ; 12.339 ; Rise       ; clk                 ;
;  mem_req.data[0][21] ; clk                 ; 12.502 ; 12.388 ; Rise       ; clk                 ;
;  mem_req.data[0][22] ; clk                 ; 13.944 ; 13.766 ; Rise       ; clk                 ;
;  mem_req.data[0][23] ; clk                 ; 15.496 ; 15.168 ; Rise       ; clk                 ;
;  mem_req.data[0][24] ; clk                 ; 13.983 ; 13.726 ; Rise       ; clk                 ;
;  mem_req.data[0][25] ; clk                 ; 15.025 ; 14.777 ; Rise       ; clk                 ;
;  mem_req.data[0][26] ; clk                 ; 15.752 ; 15.415 ; Rise       ; clk                 ;
;  mem_req.data[0][27] ; clk                 ; 14.065 ; 13.878 ; Rise       ; clk                 ;
;  mem_req.data[0][28] ; clk                 ; 14.841 ; 14.595 ; Rise       ; clk                 ;
;  mem_req.data[0][29] ; clk                 ; 12.607 ; 12.561 ; Rise       ; clk                 ;
;  mem_req.data[0][30] ; clk                 ; 15.610 ; 15.243 ; Rise       ; clk                 ;
;  mem_req.data[0][31] ; clk                 ; 17.300 ; 17.075 ; Rise       ; clk                 ;
; mem_req.data[1][*]   ; clk                 ; 16.183 ; 15.666 ; Rise       ; clk                 ;
;  mem_req.data[1][0]  ; clk                 ; 14.309 ; 14.070 ; Rise       ; clk                 ;
;  mem_req.data[1][1]  ; clk                 ; 13.153 ; 13.308 ; Rise       ; clk                 ;
;  mem_req.data[1][2]  ; clk                 ; 15.680 ; 15.557 ; Rise       ; clk                 ;
;  mem_req.data[1][3]  ; clk                 ; 15.437 ; 15.114 ; Rise       ; clk                 ;
;  mem_req.data[1][4]  ; clk                 ; 13.676 ; 13.439 ; Rise       ; clk                 ;
;  mem_req.data[1][5]  ; clk                 ; 13.044 ; 12.830 ; Rise       ; clk                 ;
;  mem_req.data[1][6]  ; clk                 ; 14.665 ; 14.603 ; Rise       ; clk                 ;
;  mem_req.data[1][7]  ; clk                 ; 12.916 ; 12.761 ; Rise       ; clk                 ;
;  mem_req.data[1][8]  ; clk                 ; 12.976 ; 12.705 ; Rise       ; clk                 ;
;  mem_req.data[1][9]  ; clk                 ; 14.036 ; 13.968 ; Rise       ; clk                 ;
;  mem_req.data[1][10] ; clk                 ; 12.058 ; 12.025 ; Rise       ; clk                 ;
;  mem_req.data[1][11] ; clk                 ; 15.056 ; 14.967 ; Rise       ; clk                 ;
;  mem_req.data[1][12] ; clk                 ; 13.619 ; 13.664 ; Rise       ; clk                 ;
;  mem_req.data[1][13] ; clk                 ; 13.120 ; 12.855 ; Rise       ; clk                 ;
;  mem_req.data[1][14] ; clk                 ; 13.483 ; 13.355 ; Rise       ; clk                 ;
;  mem_req.data[1][15] ; clk                 ; 16.183 ; 15.666 ; Rise       ; clk                 ;
;  mem_req.data[1][16] ; clk                 ; 13.386 ; 13.217 ; Rise       ; clk                 ;
;  mem_req.data[1][17] ; clk                 ; 13.393 ; 13.149 ; Rise       ; clk                 ;
;  mem_req.data[1][18] ; clk                 ; 15.130 ; 14.790 ; Rise       ; clk                 ;
;  mem_req.data[1][19] ; clk                 ; 14.152 ; 13.724 ; Rise       ; clk                 ;
;  mem_req.data[1][20] ; clk                 ; 15.853 ; 15.335 ; Rise       ; clk                 ;
;  mem_req.data[1][21] ; clk                 ; 13.365 ; 13.086 ; Rise       ; clk                 ;
;  mem_req.data[1][22] ; clk                 ; 15.760 ; 15.437 ; Rise       ; clk                 ;
;  mem_req.data[1][23] ; clk                 ; 13.145 ; 12.892 ; Rise       ; clk                 ;
;  mem_req.data[1][24] ; clk                 ; 14.012 ; 13.846 ; Rise       ; clk                 ;
;  mem_req.data[1][25] ; clk                 ; 13.635 ; 13.372 ; Rise       ; clk                 ;
;  mem_req.data[1][26] ; clk                 ; 14.695 ; 14.462 ; Rise       ; clk                 ;
;  mem_req.data[1][27] ; clk                 ; 14.559 ; 14.483 ; Rise       ; clk                 ;
;  mem_req.data[1][28] ; clk                 ; 14.521 ; 14.309 ; Rise       ; clk                 ;
;  mem_req.data[1][29] ; clk                 ; 15.379 ; 15.055 ; Rise       ; clk                 ;
;  mem_req.data[1][30] ; clk                 ; 15.162 ; 14.832 ; Rise       ; clk                 ;
;  mem_req.data[1][31] ; clk                 ; 15.373 ; 15.018 ; Rise       ; clk                 ;
; mem_req.rw           ; clk                 ; 11.442 ; 11.386 ; Rise       ; clk                 ;
+----------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 6.047 ; 6.672 ; Fall       ; altera_reserved_tck ;
; fl_complete          ; clk                 ; 5.315 ; 5.578 ; Rise       ; clk                 ;
; mem_req.addr[*]      ; clk                 ; 4.919 ; 5.088 ; Rise       ; clk                 ;
;  mem_req.addr[1]     ; clk                 ; 5.634 ; 5.933 ; Rise       ; clk                 ;
;  mem_req.addr[2]     ; clk                 ; 5.552 ; 5.820 ; Rise       ; clk                 ;
;  mem_req.addr[3]     ; clk                 ; 5.683 ; 5.807 ; Rise       ; clk                 ;
;  mem_req.addr[4]     ; clk                 ; 5.779 ; 5.928 ; Rise       ; clk                 ;
;  mem_req.addr[5]     ; clk                 ; 5.228 ; 5.467 ; Rise       ; clk                 ;
;  mem_req.addr[6]     ; clk                 ; 4.919 ; 5.088 ; Rise       ; clk                 ;
;  mem_req.addr[7]     ; clk                 ; 5.528 ; 5.763 ; Rise       ; clk                 ;
;  mem_req.addr[8]     ; clk                 ; 5.500 ; 5.727 ; Rise       ; clk                 ;
;  mem_req.addr[9]     ; clk                 ; 5.679 ; 5.898 ; Rise       ; clk                 ;
;  mem_req.addr[10]    ; clk                 ; 5.001 ; 5.169 ; Rise       ; clk                 ;
;  mem_req.addr[11]    ; clk                 ; 5.463 ; 5.696 ; Rise       ; clk                 ;
; mem_req.cs           ; clk                 ; 5.194 ; 4.968 ; Rise       ; clk                 ;
; mem_req.data[0][*]   ; clk                 ; 4.375 ; 4.527 ; Rise       ; clk                 ;
;  mem_req.data[0][0]  ; clk                 ; 5.825 ; 6.126 ; Rise       ; clk                 ;
;  mem_req.data[0][1]  ; clk                 ; 5.562 ; 5.865 ; Rise       ; clk                 ;
;  mem_req.data[0][2]  ; clk                 ; 5.917 ; 6.220 ; Rise       ; clk                 ;
;  mem_req.data[0][3]  ; clk                 ; 5.623 ; 5.911 ; Rise       ; clk                 ;
;  mem_req.data[0][4]  ; clk                 ; 5.724 ; 5.990 ; Rise       ; clk                 ;
;  mem_req.data[0][5]  ; clk                 ; 5.204 ; 5.459 ; Rise       ; clk                 ;
;  mem_req.data[0][6]  ; clk                 ; 5.638 ; 5.915 ; Rise       ; clk                 ;
;  mem_req.data[0][7]  ; clk                 ; 4.375 ; 4.527 ; Rise       ; clk                 ;
;  mem_req.data[0][8]  ; clk                 ; 4.678 ; 4.841 ; Rise       ; clk                 ;
;  mem_req.data[0][9]  ; clk                 ; 5.225 ; 5.472 ; Rise       ; clk                 ;
;  mem_req.data[0][10] ; clk                 ; 6.719 ; 7.140 ; Rise       ; clk                 ;
;  mem_req.data[0][11] ; clk                 ; 6.619 ; 7.018 ; Rise       ; clk                 ;
;  mem_req.data[0][12] ; clk                 ; 5.028 ; 5.240 ; Rise       ; clk                 ;
;  mem_req.data[0][13] ; clk                 ; 5.636 ; 5.918 ; Rise       ; clk                 ;
;  mem_req.data[0][14] ; clk                 ; 5.906 ; 6.194 ; Rise       ; clk                 ;
;  mem_req.data[0][15] ; clk                 ; 5.718 ; 6.001 ; Rise       ; clk                 ;
;  mem_req.data[0][16] ; clk                 ; 6.536 ; 6.933 ; Rise       ; clk                 ;
;  mem_req.data[0][17] ; clk                 ; 6.041 ; 6.381 ; Rise       ; clk                 ;
;  mem_req.data[0][18] ; clk                 ; 5.674 ; 5.977 ; Rise       ; clk                 ;
;  mem_req.data[0][19] ; clk                 ; 6.057 ; 6.342 ; Rise       ; clk                 ;
;  mem_req.data[0][20] ; clk                 ; 5.463 ; 5.760 ; Rise       ; clk                 ;
;  mem_req.data[0][21] ; clk                 ; 5.354 ; 5.592 ; Rise       ; clk                 ;
;  mem_req.data[0][22] ; clk                 ; 5.883 ; 6.201 ; Rise       ; clk                 ;
;  mem_req.data[0][23] ; clk                 ; 6.503 ; 6.916 ; Rise       ; clk                 ;
;  mem_req.data[0][24] ; clk                 ; 5.956 ; 6.273 ; Rise       ; clk                 ;
;  mem_req.data[0][25] ; clk                 ; 6.203 ; 6.560 ; Rise       ; clk                 ;
;  mem_req.data[0][26] ; clk                 ; 6.513 ; 6.941 ; Rise       ; clk                 ;
;  mem_req.data[0][27] ; clk                 ; 5.819 ; 6.112 ; Rise       ; clk                 ;
;  mem_req.data[0][28] ; clk                 ; 6.215 ; 6.582 ; Rise       ; clk                 ;
;  mem_req.data[0][29] ; clk                 ; 5.067 ; 5.306 ; Rise       ; clk                 ;
;  mem_req.data[0][30] ; clk                 ; 6.471 ; 6.849 ; Rise       ; clk                 ;
;  mem_req.data[0][31] ; clk                 ; 7.391 ; 7.867 ; Rise       ; clk                 ;
; mem_req.data[1][*]   ; clk                 ; 5.090 ; 5.298 ; Rise       ; clk                 ;
;  mem_req.data[1][0]  ; clk                 ; 6.179 ; 6.525 ; Rise       ; clk                 ;
;  mem_req.data[1][1]  ; clk                 ; 5.710 ; 5.947 ; Rise       ; clk                 ;
;  mem_req.data[1][2]  ; clk                 ; 7.613 ; 8.081 ; Rise       ; clk                 ;
;  mem_req.data[1][3]  ; clk                 ; 6.330 ; 6.706 ; Rise       ; clk                 ;
;  mem_req.data[1][4]  ; clk                 ; 6.217 ; 6.633 ; Rise       ; clk                 ;
;  mem_req.data[1][5]  ; clk                 ; 5.360 ; 5.634 ; Rise       ; clk                 ;
;  mem_req.data[1][6]  ; clk                 ; 6.584 ; 7.006 ; Rise       ; clk                 ;
;  mem_req.data[1][7]  ; clk                 ; 5.869 ; 6.189 ; Rise       ; clk                 ;
;  mem_req.data[1][8]  ; clk                 ; 5.857 ; 6.203 ; Rise       ; clk                 ;
;  mem_req.data[1][9]  ; clk                 ; 6.799 ; 7.188 ; Rise       ; clk                 ;
;  mem_req.data[1][10] ; clk                 ; 5.090 ; 5.298 ; Rise       ; clk                 ;
;  mem_req.data[1][11] ; clk                 ; 7.099 ; 7.574 ; Rise       ; clk                 ;
;  mem_req.data[1][12] ; clk                 ; 6.663 ; 6.620 ; Rise       ; clk                 ;
;  mem_req.data[1][13] ; clk                 ; 5.784 ; 6.119 ; Rise       ; clk                 ;
;  mem_req.data[1][14] ; clk                 ; 6.634 ; 6.716 ; Rise       ; clk                 ;
;  mem_req.data[1][15] ; clk                 ; 5.893 ; 6.163 ; Rise       ; clk                 ;
;  mem_req.data[1][16] ; clk                 ; 5.717 ; 5.988 ; Rise       ; clk                 ;
;  mem_req.data[1][17] ; clk                 ; 5.640 ; 5.933 ; Rise       ; clk                 ;
;  mem_req.data[1][18] ; clk                 ; 5.707 ; 6.009 ; Rise       ; clk                 ;
;  mem_req.data[1][19] ; clk                 ; 5.856 ; 6.115 ; Rise       ; clk                 ;
;  mem_req.data[1][20] ; clk                 ; 6.213 ; 6.499 ; Rise       ; clk                 ;
;  mem_req.data[1][21] ; clk                 ; 5.537 ; 5.802 ; Rise       ; clk                 ;
;  mem_req.data[1][22] ; clk                 ; 6.015 ; 6.349 ; Rise       ; clk                 ;
;  mem_req.data[1][23] ; clk                 ; 6.158 ; 6.469 ; Rise       ; clk                 ;
;  mem_req.data[1][24] ; clk                 ; 6.299 ; 6.680 ; Rise       ; clk                 ;
;  mem_req.data[1][25] ; clk                 ; 6.132 ; 6.481 ; Rise       ; clk                 ;
;  mem_req.data[1][26] ; clk                 ; 5.921 ; 6.240 ; Rise       ; clk                 ;
;  mem_req.data[1][27] ; clk                 ; 5.958 ; 6.300 ; Rise       ; clk                 ;
;  mem_req.data[1][28] ; clk                 ; 5.921 ; 6.251 ; Rise       ; clk                 ;
;  mem_req.data[1][29] ; clk                 ; 5.611 ; 5.887 ; Rise       ; clk                 ;
;  mem_req.data[1][30] ; clk                 ; 5.891 ; 6.203 ; Rise       ; clk                 ;
;  mem_req.data[1][31] ; clk                 ; 5.983 ; 6.301 ; Rise       ; clk                 ;
; mem_req.rw           ; clk                 ; 5.738 ; 5.572 ; Rise       ; clk                 ;
+----------------------+---------------------+-------+-------+------------+---------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+-------------+---------------------+----+--------+--------+----+
; Input Port  ; Output Port         ; RR ; RF     ; FR     ; FF ;
+-------------+---------------------+----+--------+--------+----+
; mem_res.ack ; mem_req.addr[1]     ;    ; 10.192 ; 10.292 ;    ;
; mem_res.ack ; mem_req.addr[2]     ;    ; 10.168 ; 10.280 ;    ;
; mem_res.ack ; mem_req.addr[3]     ;    ; 10.101 ; 10.222 ;    ;
; mem_res.ack ; mem_req.addr[4]     ;    ; 10.119 ; 10.209 ;    ;
; mem_res.ack ; mem_req.addr[5]     ;    ; 10.126 ; 10.244 ;    ;
; mem_res.ack ; mem_req.addr[6]     ;    ; 8.730  ; 8.800  ;    ;
; mem_res.ack ; mem_req.addr[7]     ;    ; 10.327 ; 10.472 ;    ;
; mem_res.ack ; mem_req.addr[8]     ;    ; 10.259 ; 10.404 ;    ;
; mem_res.ack ; mem_req.addr[9]     ;    ; 10.312 ; 10.181 ;    ;
; mem_res.ack ; mem_req.addr[10]    ;    ; 9.501  ; 9.542  ;    ;
; mem_res.ack ; mem_req.addr[11]    ;    ; 10.354 ; 10.484 ;    ;
; mem_res.ack ; mem_req.cs          ;    ; 9.064  ; 9.012  ;    ;
; mem_res.ack ; mem_req.data[0][0]  ;    ; 12.527 ; 12.699 ;    ;
; mem_res.ack ; mem_req.data[0][1]  ;    ; 11.871 ; 12.143 ;    ;
; mem_res.ack ; mem_req.data[0][2]  ;    ; 12.498 ; 12.669 ;    ;
; mem_res.ack ; mem_req.data[0][3]  ;    ; 12.112 ; 12.270 ;    ;
; mem_res.ack ; mem_req.data[0][4]  ;    ; 12.542 ; 12.934 ;    ;
; mem_res.ack ; mem_req.data[0][5]  ;    ; 11.109 ; 11.147 ;    ;
; mem_res.ack ; mem_req.data[0][6]  ;    ; 11.992 ; 12.188 ;    ;
; mem_res.ack ; mem_req.data[0][7]  ;    ; 10.998 ; 10.997 ;    ;
; mem_res.ack ; mem_req.data[0][8]  ;    ; 12.035 ; 12.126 ;    ;
; mem_res.ack ; mem_req.data[0][9]  ;    ; 11.463 ; 11.555 ;    ;
; mem_res.ack ; mem_req.data[0][10] ;    ; 13.413 ; 13.684 ;    ;
; mem_res.ack ; mem_req.data[0][11] ;    ; 13.438 ; 13.814 ;    ;
; mem_res.ack ; mem_req.data[0][12] ;    ; 10.976 ; 11.076 ;    ;
; mem_res.ack ; mem_req.data[0][13] ;    ; 11.531 ; 11.695 ;    ;
; mem_res.ack ; mem_req.data[0][14] ;    ; 12.348 ; 12.657 ;    ;
; mem_res.ack ; mem_req.data[0][15] ;    ; 12.288 ; 12.469 ;    ;
; mem_res.ack ; mem_req.data[0][16] ;    ; 13.798 ; 14.156 ;    ;
; mem_res.ack ; mem_req.data[0][17] ;    ; 13.343 ; 13.598 ;    ;
; mem_res.ack ; mem_req.data[0][18] ;    ; 12.076 ; 12.234 ;    ;
; mem_res.ack ; mem_req.data[0][19] ;    ; 12.728 ; 13.169 ;    ;
; mem_res.ack ; mem_req.data[0][20] ;    ; 11.048 ; 11.281 ;    ;
; mem_res.ack ; mem_req.data[0][21] ;    ; 11.097 ; 11.241 ;    ;
; mem_res.ack ; mem_req.data[0][22] ;    ; 12.475 ; 12.683 ;    ;
; mem_res.ack ; mem_req.data[0][23] ;    ; 13.877 ; 14.235 ;    ;
; mem_res.ack ; mem_req.data[0][24] ;    ; 12.435 ; 12.722 ;    ;
; mem_res.ack ; mem_req.data[0][25] ;    ; 13.486 ; 13.764 ;    ;
; mem_res.ack ; mem_req.data[0][26] ;    ; 14.124 ; 14.491 ;    ;
; mem_res.ack ; mem_req.data[0][27] ;    ; 12.587 ; 12.804 ;    ;
; mem_res.ack ; mem_req.data[0][28] ;    ; 13.304 ; 13.580 ;    ;
; mem_res.ack ; mem_req.data[0][29] ;    ; 11.270 ; 11.346 ;    ;
; mem_res.ack ; mem_req.data[0][30] ;    ; 13.952 ; 14.349 ;    ;
; mem_res.ack ; mem_req.data[0][31] ;    ; 15.784 ; 16.039 ;    ;
; mem_res.ack ; mem_req.data[1][0]  ;    ; 12.779 ; 13.048 ;    ;
; mem_res.ack ; mem_req.data[1][1]  ;    ; 12.017 ; 11.892 ;    ;
; mem_res.ack ; mem_req.data[1][2]  ;    ; 14.266 ; 14.419 ;    ;
; mem_res.ack ; mem_req.data[1][3]  ;    ; 13.823 ; 14.176 ;    ;
; mem_res.ack ; mem_req.data[1][4]  ;    ; 12.148 ; 12.415 ;    ;
; mem_res.ack ; mem_req.data[1][5]  ;    ; 11.539 ; 11.783 ;    ;
; mem_res.ack ; mem_req.data[1][6]  ;    ; 13.312 ; 13.404 ;    ;
; mem_res.ack ; mem_req.data[1][7]  ;    ; 11.470 ; 11.655 ;    ;
; mem_res.ack ; mem_req.data[1][8]  ;    ; 11.414 ; 11.715 ;    ;
; mem_res.ack ; mem_req.data[1][9]  ;    ; 12.677 ; 12.775 ;    ;
; mem_res.ack ; mem_req.data[1][10] ;    ; 10.734 ; 10.797 ;    ;
; mem_res.ack ; mem_req.data[1][11] ;    ; 13.676 ; 13.795 ;    ;
; mem_res.ack ; mem_req.data[1][12] ;    ; 11.853 ; 12.163 ;    ;
; mem_res.ack ; mem_req.data[1][13] ;    ; 11.564 ; 11.859 ;    ;
; mem_res.ack ; mem_req.data[1][14] ;    ; 12.064 ; 12.222 ;    ;
; mem_res.ack ; mem_req.data[1][15] ;    ; 14.375 ; 14.922 ;    ;
; mem_res.ack ; mem_req.data[1][16] ;    ; 11.926 ; 12.125 ;    ;
; mem_res.ack ; mem_req.data[1][17] ;    ; 11.858 ; 12.132 ;    ;
; mem_res.ack ; mem_req.data[1][18] ;    ; 13.499 ; 13.869 ;    ;
; mem_res.ack ; mem_req.data[1][19] ;    ; 12.433 ; 12.891 ;    ;
; mem_res.ack ; mem_req.data[1][20] ;    ; 14.044 ; 14.592 ;    ;
; mem_res.ack ; mem_req.data[1][21] ;    ; 11.795 ; 12.104 ;    ;
; mem_res.ack ; mem_req.data[1][22] ;    ; 14.146 ; 14.499 ;    ;
; mem_res.ack ; mem_req.data[1][23] ;    ; 11.601 ; 11.884 ;    ;
; mem_res.ack ; mem_req.data[1][24] ;    ; 12.555 ; 12.751 ;    ;
; mem_res.ack ; mem_req.data[1][25] ;    ; 12.081 ; 12.374 ;    ;
; mem_res.ack ; mem_req.data[1][26] ;    ; 13.171 ; 13.434 ;    ;
; mem_res.ack ; mem_req.data[1][27] ;    ; 13.192 ; 13.298 ;    ;
; mem_res.ack ; mem_req.data[1][28] ;    ; 13.018 ; 13.260 ;    ;
; mem_res.ack ; mem_req.data[1][29] ;    ; 13.764 ; 14.118 ;    ;
; mem_res.ack ; mem_req.data[1][30] ;    ; 13.541 ; 13.901 ;    ;
; mem_res.ack ; mem_req.data[1][31] ;    ; 13.727 ; 14.112 ;    ;
; mem_res.ack ; mem_req.rw          ;    ; 10.095 ; 10.181 ;    ;
+-------------+---------------------+----+--------+--------+----+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+-------------+---------------------+----+-------+-------+----+
; Input Port  ; Output Port         ; RR ; RF    ; FR    ; FF ;
+-------------+---------------------+----+-------+-------+----+
; mem_res.ack ; mem_req.addr[1]     ;    ; 5.554 ; 5.491 ;    ;
; mem_res.ack ; mem_req.addr[2]     ;    ; 5.503 ; 5.463 ;    ;
; mem_res.ack ; mem_req.addr[3]     ;    ; 5.461 ; 5.431 ;    ;
; mem_res.ack ; mem_req.addr[4]     ;    ; 5.520 ; 5.464 ;    ;
; mem_res.ack ; mem_req.addr[5]     ;    ; 5.471 ; 5.437 ;    ;
; mem_res.ack ; mem_req.addr[6]     ;    ; 4.729 ; 4.766 ;    ;
; mem_res.ack ; mem_req.addr[7]     ;    ; 5.546 ; 5.504 ;    ;
; mem_res.ack ; mem_req.addr[8]     ;    ; 5.512 ; 5.477 ;    ;
; mem_res.ack ; mem_req.addr[9]     ;    ; 5.680 ; 5.654 ;    ;
; mem_res.ack ; mem_req.addr[10]    ;    ; 5.070 ; 5.090 ;    ;
; mem_res.ack ; mem_req.addr[11]    ;    ; 5.596 ; 5.551 ;    ;
; mem_res.ack ; mem_req.cs          ;    ; 4.715 ; 5.028 ;    ;
; mem_res.ack ; mem_req.data[0][0]  ;    ; 6.594 ; 6.773 ;    ;
; mem_res.ack ; mem_req.data[0][1]  ;    ; 6.246 ; 6.556 ;    ;
; mem_res.ack ; mem_req.data[0][2]  ;    ; 6.565 ; 6.749 ;    ;
; mem_res.ack ; mem_req.data[0][3]  ;    ; 6.430 ; 6.597 ;    ;
; mem_res.ack ; mem_req.data[0][4]  ;    ; 6.565 ; 6.778 ;    ;
; mem_res.ack ; mem_req.data[0][5]  ;    ; 5.803 ; 6.049 ;    ;
; mem_res.ack ; mem_req.data[0][6]  ;    ; 6.248 ; 6.472 ;    ;
; mem_res.ack ; mem_req.data[0][7]  ;    ; 5.727 ; 5.969 ;    ;
; mem_res.ack ; mem_req.data[0][8]  ;    ; 6.236 ; 6.465 ;    ;
; mem_res.ack ; mem_req.data[0][9]  ;    ; 5.979 ; 6.209 ;    ;
; mem_res.ack ; mem_req.data[0][10] ;    ; 7.085 ; 7.209 ;    ;
; mem_res.ack ; mem_req.data[0][11] ;    ; 7.116 ; 7.384 ;    ;
; mem_res.ack ; mem_req.data[0][12] ;    ; 5.773 ; 6.013 ;    ;
; mem_res.ack ; mem_req.data[0][13] ;    ; 6.008 ; 6.239 ;    ;
; mem_res.ack ; mem_req.data[0][14] ;    ; 6.510 ; 6.696 ;    ;
; mem_res.ack ; mem_req.data[0][15] ;    ; 6.519 ; 6.685 ;    ;
; mem_res.ack ; mem_req.data[0][16] ;    ; 7.294 ; 7.547 ;    ;
; mem_res.ack ; mem_req.data[0][17] ;    ; 7.102 ; 7.215 ;    ;
; mem_res.ack ; mem_req.data[0][18] ;    ; 6.408 ; 6.578 ;    ;
; mem_res.ack ; mem_req.data[0][19] ;    ; 6.732 ; 6.903 ;    ;
; mem_res.ack ; mem_req.data[0][20] ;    ; 5.823 ; 6.159 ;    ;
; mem_res.ack ; mem_req.data[0][21] ;    ; 5.813 ; 6.055 ;    ;
; mem_res.ack ; mem_req.data[0][22] ;    ; 6.606 ; 6.760 ;    ;
; mem_res.ack ; mem_req.data[0][23] ;    ; 7.400 ; 7.625 ;    ;
; mem_res.ack ; mem_req.data[0][24] ;    ; 6.567 ; 6.889 ;    ;
; mem_res.ack ; mem_req.data[0][25] ;    ; 7.155 ; 7.265 ;    ;
; mem_res.ack ; mem_req.data[0][26] ;    ; 7.449 ; 7.692 ;    ;
; mem_res.ack ; mem_req.data[0][27] ;    ; 6.584 ; 6.773 ;    ;
; mem_res.ack ; mem_req.data[0][28] ;    ; 7.110 ; 7.195 ;    ;
; mem_res.ack ; mem_req.data[0][29] ;    ; 5.880 ; 6.125 ;    ;
; mem_res.ack ; mem_req.data[0][30] ;    ; 7.367 ; 7.624 ;    ;
; mem_res.ack ; mem_req.data[0][31] ;    ; 8.587 ; 8.746 ;    ;
; mem_res.ack ; mem_req.data[1][0]  ;    ; 6.699 ; 7.015 ;    ;
; mem_res.ack ; mem_req.data[1][1]  ;    ; 6.530 ; 6.562 ;    ;
; mem_res.ack ; mem_req.data[1][2]  ;    ; 7.759 ; 7.861 ;    ;
; mem_res.ack ; mem_req.data[1][3]  ;    ; 7.316 ; 7.571 ;    ;
; mem_res.ack ; mem_req.data[1][4]  ;    ; 6.360 ; 6.560 ;    ;
; mem_res.ack ; mem_req.data[1][5]  ;    ; 6.039 ; 6.370 ;    ;
; mem_res.ack ; mem_req.data[1][6]  ;    ; 7.099 ; 7.149 ;    ;
; mem_res.ack ; mem_req.data[1][7]  ;    ; 5.976 ; 6.219 ;    ;
; mem_res.ack ; mem_req.data[1][8]  ;    ; 6.027 ; 6.351 ;    ;
; mem_res.ack ; mem_req.data[1][9]  ;    ; 6.878 ; 7.050 ;    ;
; mem_res.ack ; mem_req.data[1][10] ;    ; 5.615 ; 5.862 ;    ;
; mem_res.ack ; mem_req.data[1][11] ;    ; 7.257 ; 7.320 ;    ;
; mem_res.ack ; mem_req.data[1][12] ;    ; 6.298 ; 6.592 ;    ;
; mem_res.ack ; mem_req.data[1][13] ;    ; 6.119 ; 6.422 ;    ;
; mem_res.ack ; mem_req.data[1][14] ;    ; 6.394 ; 6.563 ;    ;
; mem_res.ack ; mem_req.data[1][15] ;    ; 7.559 ; 7.827 ;    ;
; mem_res.ack ; mem_req.data[1][16] ;    ; 6.206 ; 6.438 ;    ;
; mem_res.ack ; mem_req.data[1][17] ;    ; 6.242 ; 6.555 ;    ;
; mem_res.ack ; mem_req.data[1][18] ;    ; 7.184 ; 7.436 ;    ;
; mem_res.ack ; mem_req.data[1][19] ;    ; 6.552 ; 6.742 ;    ;
; mem_res.ack ; mem_req.data[1][20] ;    ; 7.426 ; 7.705 ;    ;
; mem_res.ack ; mem_req.data[1][21] ;    ; 6.271 ; 6.577 ;    ;
; mem_res.ack ; mem_req.data[1][22] ;    ; 7.510 ; 7.744 ;    ;
; mem_res.ack ; mem_req.data[1][23] ;    ; 6.147 ; 6.452 ;    ;
; mem_res.ack ; mem_req.data[1][24] ;    ; 6.673 ; 6.826 ;    ;
; mem_res.ack ; mem_req.data[1][25] ;    ; 6.377 ; 6.682 ;    ;
; mem_res.ack ; mem_req.data[1][26] ;    ; 6.991 ; 7.126 ;    ;
; mem_res.ack ; mem_req.data[1][27] ;    ; 6.963 ; 7.099 ;    ;
; mem_res.ack ; mem_req.data[1][28] ;    ; 6.911 ; 7.040 ;    ;
; mem_res.ack ; mem_req.data[1][29] ;    ; 7.281 ; 7.539 ;    ;
; mem_res.ack ; mem_req.data[1][30] ;    ; 7.201 ; 7.443 ;    ;
; mem_res.ack ; mem_req.data[1][31] ;    ; 7.307 ; 7.549 ;    ;
; mem_res.ack ; mem_req.rw          ;    ; 5.250 ; 5.667 ;    ;
+-------------+---------------------+----+-------+-------+----+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; fl_complete         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][21] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][22] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][23] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][24] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][25] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][26] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][27] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][28] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][29] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][30] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[1][31] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][21] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][22] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][23] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][24] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][25] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][26] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][27] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][28] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][29] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][30] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.data[0][31] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.rw          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.cs          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.addr[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.addr[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.addr[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.addr[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.addr[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.addr[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.addr[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.addr[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.addr[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.addr[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.addr[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_req.addr[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; mem_res.ack         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][0]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][1]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][2]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][3]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][4]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][5]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][6]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][7]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][8]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][9]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][10] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][11] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][12] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][13] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][14] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][15] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][16] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][17] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][18] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][19] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][20] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][21] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][22] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][23] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][24] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][25] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][26] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][27] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][28] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][29] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][30] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[1][31] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][0]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][1]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][2]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][3]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][4]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][5]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][6]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][7]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][8]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][9]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][10] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][11] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][12] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][13] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][14] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][15] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][16] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][17] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][18] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][19] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][20] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][21] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][22] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][23] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][24] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][25] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][26] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][27] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][28] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][29] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][30] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_res.data[0][31] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fl_complete         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; mem_req.rw          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.cs          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.addr[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.addr[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.addr[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.addr[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.addr[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.addr[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.addr[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.addr[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.addr[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.addr[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_req.addr[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-09 V                   ; 2.47 V              ; -0.0283 V           ; 0.229 V                              ; 0.031 V                              ; 1.27e-10 s                  ; 2.34e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-09 V                  ; 2.47 V             ; -0.0283 V          ; 0.229 V                             ; 0.031 V                             ; 1.27e-10 s                 ; 2.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fl_complete         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; mem_req.rw          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.cs          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.56e-07 V                   ; 2.36 V              ; -0.0218 V           ; 0.05 V                               ; 0.038 V                              ; 2.27e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.56e-07 V                  ; 2.36 V             ; -0.0218 V          ; 0.05 V                              ; 0.038 V                             ; 2.27e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fl_complete         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; mem_req.data[1][2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; mem_req.data[1][3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; mem_req.data[1][10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[1][21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[1][31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; mem_req.data[0][30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.data[0][31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; mem_req.rw          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.cs          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; mem_req.addr[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_req.addr[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00921 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.61e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00921 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 20342    ; 1        ; 34       ; 0        ;
; clk                 ; clk                 ; 41731108 ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 20342    ; 1        ; 34       ; 0        ;
; clk                 ; clk                 ; 41731108 ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 60       ; 0        ; 1        ; 0        ;
; clk                 ; clk                 ; 293      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 60       ; 0        ; 1        ; 0        ;
; clk                 ; clk                 ; 293      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Jun 12 13:08:33 2017
Info: Command: quartus_sta riscv_cache_top -c riscv_cache_top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'riscv_cache_top.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 16.634
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.634               0.000 clk 
    Info (332119):    35.114               0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.025
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.025              -0.039 altera_reserved_tck 
    Info (332119):     0.341               0.000 clk 
Info (332146): Worst-case recovery slack is 38.694
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    38.694               0.000 clk 
    Info (332119):    47.778               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.854
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.854               0.000 clk 
    Info (332119):     1.382               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 19.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.719               0.000 clk 
    Info (332119):    49.718               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332146): Worst-case setup slack is 18.286
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.286               0.000 clk 
    Info (332119):    36.355               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.238               0.000 altera_reserved_tck 
    Info (332119):     0.336               0.000 clk 
Info (332146): Worst-case recovery slack is 38.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    38.732               0.000 clk 
    Info (332119):    47.992               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.859
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.859               0.000 clk 
    Info (332119):     1.262               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 19.724
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.724               0.000 clk 
    Info (332119):    49.713               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332146): Worst-case setup slack is 27.578
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    27.578               0.000 clk 
    Info (332119):    41.294               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.136               0.000 clk 
    Info (332119):     0.161               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 38.482
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    38.482               0.000 clk 
    Info (332119):    49.206               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.653
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.653               0.000 altera_reserved_tck 
    Info (332119):     0.942               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 19.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.416               0.000 clk 
    Info (332119):    49.414               0.000 altera_reserved_tck 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 986 megabytes
    Info: Processing ended: Mon Jun 12 13:08:54 2017
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21


