#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 24 21:08:17 2021
# Process ID: 367465
# Current directory: /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_hsc_0_synth_1
# Command line: vivado -log bd_2d50_hsc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_2d50_hsc_0.tcl
# Log file: /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_hsc_0_synth_1/bd_2d50_hsc_0.vds
# Journal file: /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_hsc_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_2d50_hsc_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/andy/zynq/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1342.512 ; gain = 1.000 ; free physical = 1133 ; free virtual = 4550

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'andy' on host 'archlinux' (Linux_x86_64 version 5.11.15-arch1-2) on Sat Apr 24 21:08:42 CST 2021
INFO: [HLS 200-10] On os "Arch Linux"
INFO: [HLS 200-10] In directory '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_hsc_0_synth_1'
INFO: [HLS 200-10] Creating and opening project '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_hsc_0_synth_1/bd_2d50_hsc_0'.
INFO: [HLS 200-10] Adding design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_hsc_0_synth_1/bd_2d50_hsc_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 7.5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 408.449 ; gain = 0.848 ; free physical = 1074 ; free virtual = 4510
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 408.449 ; gain = 0.848 ; free physical = 1074 ; free virtual = 4510
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >.1' into 'hls::AXIGetBitFields<24, ap_uint<8> >' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1080).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1081).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1082).
INFO: [XFORM 203-603] Inlining function 'std::max<unsigned short>' into 'hscale_core_polyphase' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:509).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::getval' into 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1525).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::insert_top_row' into 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::insert_bottom' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::insert_bottom' into 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1540).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::getval' into 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1563).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_top_row' into 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_bottom' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_bottom' into 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1610).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 536.094 ; gain = 128.492 ; free physical = 852 ; free virtual = 4289
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1529: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 604.094 ; gain = 196.492 ; free physical = 588 ; free virtual = 4027
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1499) in function 'v_vcresampler_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1' in function 'v_hcresampler_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1178) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1055) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:537) in function 'hscale_core_polyphase' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:561) in function 'hscale_core_polyphase' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hscale_polyphase'.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'v_vcresampler_core' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1513) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1523) in function 'v_vcresampler_core' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1526) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1535) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1543) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1548) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1560) in function 'v_vcresampler_core' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1564) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.2' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.8' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.9' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.10' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1605) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.11' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1612) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.11.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1617) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.12' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1626) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' in function 'v_hcresampler_core' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.2' in function 'v_hcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.3' in function 'v_hcresampler_core' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.3.1' in function 'v_hcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.4' in function 'v_hcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.5' in function 'v_hcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.5.1' in function 'v_hcresampler_core' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.5.1.1' in function 'v_hcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.5.1.2' in function 'v_hcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.5.2' in function 'v_hcresampler_core' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.6' in function 'v_hcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1204) in function 'MultiPixStream2AXIvideo' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1206) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1073) in function 'AXIvideo2MultiPixStream' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1075) in function 'AXIvideo2MultiPixStream' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:537) in function 'hscale_core_polyphase' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:574) in function 'hscale_core_polyphase' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'hscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'hscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:585) in function 'hscale_core_polyphase' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:587) in function 'hscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:596) in function 'hscale_core_polyphase' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'hscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_samples' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:625) in function 'hscale_core_polyphase' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'hscale_polyphase' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' in function 'hscale_polyphase' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' in function 'hscale_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' in function 'hscale_polyphase' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'PhaseH' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:546) automatically.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1547) automatically.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1616) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_out_422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_out_420.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_in.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_upsampled.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_scaled.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'linebuf_y.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1464) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'linebuf_c.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1465) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1467) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outpix.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1468) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mpix_y.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1469) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mpix_c.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1470) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_y.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1472) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_c.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1473) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'CBufVal.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1562) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1129) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1025) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SrcPix.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:501) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OutPix.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:501) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OutPixPrv.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:501) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'PixArray.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:502) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OutMultiPix.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:503) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ArrayLoc' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:494) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FiltCoeff' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:504) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_y.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1472) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_c.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'PixArray.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:502) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'FiltCoeff' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:504) in dimension 3 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_hscaler' , detected/extracted 9 process function(s): 
	 'v_hscaler.entry238'
	 'AXIvideo2MultiPixStream'
	 'Block__proc'
	 'v_hcresampler_core111'
	 'hscale_core_polyphase'
	 'Block__proc126'
	 'v_hcresampler_core112'
	 'v_vcresampler_core'
	 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 4095 for loop 'Loop-0-0' in function 'v_vcresampler_core'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 4097 for loop 'Loop-0-0' in function 'v_hcresampler_core112'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 4095 for loop 'Loop-0' in function 'v_hcresampler_core112'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 4100 for loop 'Loop-0-0' in function 'v_hcresampler_core111'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 4095 for loop 'Loop-0' in function 'v_hcresampler_core111'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1616:108) to (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1670:13) in function 'v_vcresampler_core'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_hcresampler_core112'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_hcresampler_core111'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'hscale_polyphase'... converting 79 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49:14) to (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1054:57) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1449)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'v_hcresampler_core112'...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 668.094 ; gain = 260.492 ; free physical = 163 ; free virtual = 3557
WARNING: [XFORM 203-631] Renaming function 'v_hcresampler_core112' to 'v_hcresampler_core11' 
WARNING: [XFORM 203-631] Renaming function 'v_hcresampler_core111' to 'v_hcresampler_core11.1' 
WARNING: [XFORM 203-631] Renaming function 'hscale_core_polyphase' to 'hscale_core_polyphas' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:168:6)
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:168:57)
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:49:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[0].V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1464).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[0].V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1464).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[1].V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1465).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[0].V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1465).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[1].V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1465).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[0].V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1465).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 796.094 ; gain = 388.492 ; free physical = 162 ; free virtual = 3183
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_hscaler' ...
WARNING: [SYN 201-103] Legalizing function name 'v_hscaler.entry238' to 'v_hscaler_entry238'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'v_hcresampler_core11.1' to 'v_hcresampler_core11_1'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<9> >' to 'reg_ap_uint_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc126' to 'Block_proc126'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hscaler_entry238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	13	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.81 seconds; current allocated memory: 316.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 316.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	54	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 316.503 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.49 seconds; current allocated memory: 317.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	3	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.53 seconds; current allocated memory: 317.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 317.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('mpix_cr_val_V_0_3_pi_1', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:172)
   b  'select' operation ('mpix_cr_val_V_0_3_pi', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:172)
   c  constant 1

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('mpix_cb_val_V_0_3_pi_1', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:172)
   b  'select' operation ('outpix.val[1].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:172)
   c  constant 1

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	7	92	14	2	2	2	2	13	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 317.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 318.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<9> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 318.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 318.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hscale_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5'
   b  'select' operation ('PixArray_val_V_load_5', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_4', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_5 = sum_1_0_2_4 + rhs_V_0_0_5 * lhs_V_0_2_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4'
   b  'select' operation ('PixArray_val_V_load_4', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_3', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_4 = sum_1_0_2_3_cast + rhs_V_0_0_4 * lhs_V_0_2_4
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3'
   b  'select' operation ('newSel32', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_2', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_3 = lhs_V_0_2_3 * rhs_V_0_0_3 + sum_1_0_2_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2'
   b  'select' operation ('newSel29', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_1', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_2 = lhs_V_0_2_2 * rhs_V_0_0_2 + sum_1_0_2_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1'
   b  'select' operation ('newSel25', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_1 = lhs_V_0_2_1 * rhs_V_0_0_1 + sum_1_0_2_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0'
   b  'mux' operation ('tmp_1', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  constant 2048
  DSP48 Expression: sum_1_0_2 = 2048 + lhs_V_0_2 * rhs_V
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5'
   b  'select' operation ('PixArray_val_V_load_3', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_4', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_5 = sum_1_0_1_4 + rhs_V_0_0_5 * lhs_V_0_1_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4'
   b  'select' operation ('PixArray_val_V_load_2', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_3', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_4 = sum_1_0_1_3_cast + rhs_V_0_0_4 * lhs_V_0_1_4
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3'
   b  'select' operation ('newSel21', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_2', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_3 = lhs_V_0_1_3 * rhs_V_0_0_3 + sum_1_0_1_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2'
   b  'select' operation ('newSel18', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_1', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_2 = lhs_V_0_1_2 * rhs_V_0_0_2 + sum_1_0_1_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1'
   b  'select' operation ('newSel14', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_1 = lhs_V_0_1_1 * rhs_V_0_0_1 + sum_1_0_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0'
   b  'mux' operation ('tmp_8', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  constant 2048
  DSP48 Expression: sum_1_0_1 = 2048 + lhs_V_0_1 * rhs_V
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5'
   b  'select' operation ('PixArray_val_V_load_1', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_4', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_5 = sum_1_0_0_4 + rhs_V_0_0_5 * lhs_V_0_0_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4'
   b  'select' operation ('PixArray_val_V_load_s', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_3', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_4 = lhs_V_0_0_4 * rhs_V_0_0_4 + sum_1_0_0_3_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3'
   b  'select' operation ('newSel10', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_2', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_3 = sum_1_0_0_2 + rhs_V_0_0_3 * lhs_V_0_0_3
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2'
   b  'select' operation ('newSel7', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_1', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_2 = sum_1_0_0_1_cast + rhs_V_0_0_2 * lhs_V_0_0_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1'
   b  'select' operation ('newSel3', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_1 = sum_1_0_0_cast + rhs_V_0_0_1 * lhs_V_0_0_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0'
   b  'mux' operation ('tmp_4', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  constant 2048
  DSP48 Expression: sum_1 = 2048 + rhs_V * lhs_V
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 20	0	31	147	53	1.7	4	1.6	3	45	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'hscale_polyphase'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 3 with current asap = 0, alap = 3
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 2 with current asap = 0, alap = 2
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 2 with current asap = 0, alap = 2
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [SCHED 204-21] Estimated clock period (8.28ns) exceeds the target (target clock period: 7.5ns, clock uncertainty: 0.9375ns, effective delay budget: 6.5625ns).
WARNING: [SCHED 204-21] The critical path in module 'hscale_polyphase' consists of the following:
	'mul' operation of DSP[101] ('ret_V_0_0_1', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736) [99]  (2.82 ns)
	'add' operation of DSP[101] ('sum_1_0_0_1', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736) [101]  (2.73 ns)
	'add' operation of DSP[111] ('sum_1_0_0_2', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:736) [111]  (2.73 ns)
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 319.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.49 seconds; current allocated memory: 319.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hscale_core_polyphas' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	0	177	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [SCHED 204-21] Estimated clock period (7.428ns) exceeds the target (target clock period: 7.5ns, clock uncertainty: 0.9375ns, effective delay budget: 6.5625ns).
WARNING: [SCHED 204-21] The critical path in module 'hscale_core_polyphas' consists of the following:
	'call' operation ('call_ret', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:647->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:184) to 'hscale_polyphase' [268]  (7.43 ns)
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.01 seconds; current allocated memory: 320.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_0_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_1_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_2_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_3_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_4_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_5_0' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.23 seconds; current allocated memory: 321.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	7	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.59 seconds; current allocated memory: 322.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 322.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp3', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1398->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:202)
   b  'bitconcatenate' operation ('ret_V_8_i_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1398->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:202)
   c  'select' operation ('mpix_cr_val_V_0_2_pi', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:202)

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp1', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1397->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:202)
   b  'bitconcatenate' operation ('ret_V_i_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1397->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:202)
   c  'select' operation ('mpix_cb_val_V_0_2_pi_2', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:202)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	1	80	2	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 322.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 323.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp1', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1642->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:210)
   b  'bitconcatenate' operation ('ret_V_2_i_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1642->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:210)
   c  'load' operation ('linebuf_c_val_1_V_l', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1563->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:210) on array 'linebuf_c.val[1].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1465->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:210

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	0	62	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 323.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.67 seconds; current allocated memory: 324.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	0	49	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.63 seconds; current allocated memory: 324.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 324.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hscaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	15	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.77 seconds; current allocated memory: 325.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 326.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hscaler_entry238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hscaler_entry238'.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 326.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 328.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 329.714 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core11_1'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 324.084 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_9_s'.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 324.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hscale_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_16s_8ns_13ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_16s_8ns_24s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_16s_8ns_25s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_16s_8ns_26s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_16s_8ns_26s_27_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_16s_8ns_27s_27_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_8ns_16s_13ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_8ns_16s_24s_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_8ns_16s_25s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_8ns_16s_26s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_8ns_16s_26s_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mux_83_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hscale_polyphase'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 326.041 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hscale_core_polyphas' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hscale_core_polyphas'.
INFO: [HLS 200-111]  Elapsed time: 2.67 seconds; current allocated memory: 327.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc126'.
INFO: [HLS 200-111]  Elapsed time: 7.51 seconds; current allocated memory: 332.023 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core11'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 332.926 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vcresampler_core'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 333.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 3.28 seconds; current allocated memory: 336.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hscaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_Height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_WidthIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_WidthOut' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_ColorMode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_PixelRate' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_ColorModeOut' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_hfltCoeff' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_phasesH_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_hscaler' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_hfltCoeff', 'HwReg_phasesH_V', 'return', 'HwReg_Height', 'HwReg_WidthIn', 'HwReg_WidthOut', 'HwReg_ColorMode', 'HwReg_PixelRate' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hscaler'.
INFO: [HLS 200-111]  Elapsed time: 2.84 seconds; current allocated memory: 339.637 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-278] Implementing memory 'bd_2d50_hsc_0_hscale_core_polyphas_FiltCoeff_0_0_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_2d50_hsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_2d50_hsc_0_v_vcresampler_core_linebuf_c_val_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'bd_2d50_hsc_0_MultiPixStream2AXIvi_mapComp_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Height_c_U(bd_2d50_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_WidthIn_c_U(bd_2d50_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_WidthOut_c_U(bd_2d50_hsc_0_fifo_w12_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColorMode_c_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColorMode_c22_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColorModeOut_c_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColorModeOut_c_1_U(bd_2d50_hsc_0_fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_V_val_0_V_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_V_val_1_V_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_V_val_2_V_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Height_c24_U(bd_2d50_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_WidthIn_c25_U(bd_2d50_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThruHcr_loc_cha_U(bd_2d50_hsc_0_fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_upsampled_V_v_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_upsampled_V_v_1_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_upsampled_V_v_2_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Height_c26_U(bd_2d50_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_WidthIn_c27_U(bd_2d50_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_scaled_V_val_s_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_scaled_V_val_1_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_scaled_V_val_2_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Height_c28_U(bd_2d50_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_WidthOut_c29_U(bd_2d50_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThruVcr_loc_c_U(bd_2d50_hsc_0_fifo_w1_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThruHcr_1_loc_c_U(bd_2d50_hsc_0_fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_422_V_val_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_422_V_val_1_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_422_V_val_2_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Height_c30_U(bd_2d50_hsc_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_WidthOut_c31_U(bd_2d50_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_420_V_val_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_420_V_val_1_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_420_V_val_2_U(bd_2d50_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Height_c32_U(bd_2d50_hsc_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_WidthOut_c33_U(bd_2d50_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_proc_U0_U(bd_2d50_hsc_0_start_for_Block_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_proc126_U0_U(bd_2d50_hsc_0_start_for_Block_proc126_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvi_U0_U(bd_2d50_hsc_0_start_for_MultiPixStream2AXIvi_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_hcresampler_core11_U0_U(bd_2d50_hsc_0_start_for_v_hcresampler_core11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_vcresampler_core_U0_U(bd_2d50_hsc_0_start_for_v_vcresampler_core_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:01 ; elapsed = 00:02:20 . Memory (MB): peak = 796.094 ; gain = 388.492 ; free physical = 715 ; free virtual = 3801
INFO: [SYSC 207-301] Generating SystemC RTL for v_hscaler with prefix bd_2d50_hsc_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_hscaler with prefix bd_2d50_hsc_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_hscaler with prefix bd_2d50_hsc_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 21:11:31 2021...
INFO: [HLS 200-112] Total elapsed time: 170.25 seconds; peak allocated memory: 339.637 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Apr 24 21:11:32 2021...
compile_c: Time (s): cpu = 00:02:28 ; elapsed = 00:02:53 . Memory (MB): peak = 1353.543 ; gain = 3.031 ; free physical = 824 ; free virtual = 3696
Command: synth_design -top bd_2d50_hsc_0 -part xc7z020clg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 370680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1455.996 ; gain = 90.645 ; free physical = 722 ; free virtual = 3589
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/synth/bd_2d50_hsc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_CTRL_s_axi' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_CTRL_s_axi_ram' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.v:634]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_CTRL_s_axi_ram' (1#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.v:634]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_CTRL_s_axi_ram__parameterized0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.v:634]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_CTRL_s_axi_ram__parameterized0' (1#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.v:634]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.v:326]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_CTRL_s_axi' (2#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_entry238' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_entry238.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_entry238.v:102]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_entry238' (3#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_entry238.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_AXIvideo2MultiPixStr' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_AXIvideo2MultiPixStr.v:113]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_AXIvideo2MultiPixStr.v:1079]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_AXIvideo2MultiPixStr.v:1081]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_AXIvideo2MultiPixStr.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_AXIvideo2MultiPixStr' (4#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_hscale_core_polyphas' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:135]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_hscale_core_polyphas_FiltCoeff_0_0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas_FiltCoeff_0_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_hscale_core_polyphas_FiltCoeff_0_0_ram' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas_FiltCoeff_0_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas_FiltCoeff_0_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_hscale_core_polyphas_FiltCoeff_0_0_ram' (7#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas_FiltCoeff_0_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_hscale_core_polyphas_FiltCoeff_0_0' (8#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas_FiltCoeff_0_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mux_83_8_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mux_83_8_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mux_83_8_1_1' (9#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mux_83_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_13ns_24_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_13ns_24_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_13ns_24_1_1_DSP48_0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_13ns_24_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_13ns_24_1_1_DSP48_0' (10#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_13ns_24_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_13ns_24_1_1' (11#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_13ns_24_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1_1_DSP48_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1_1_DSP48_1' (12#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1_1' (13#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_24s_25_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_24s_25_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_24s_25_1_1_DSP48_2' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_24s_25_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_24s_25_1_1_DSP48_2' (14#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_24s_25_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_24s_25_1_1' (15#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_24s_25_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_25s_26_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_25s_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_25s_26_1_1_DSP48_3' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_25s_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_25s_26_1_1_DSP48_3' (16#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_25s_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_25s_26_1_1' (17#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_25s_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1_1_DSP48_4' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1_1_DSP48_4' (18#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1_1' (19#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1_1_DSP48_5' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1_1_DSP48_5' (20#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1_1' (21#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_26s_26_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_26s_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_26s_26_1_1_DSP48_6' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_26s_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_26s_26_1_1_DSP48_6' (22#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_26s_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_26s_26_1_1' (23#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_26s_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1_1_DSP48_7' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1_1_DSP48_7' (24#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1_1' (25#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1_1_DSP48_8' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1_1_DSP48_8' (26#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1_1' (27#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_26s_27_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_26s_27_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_26s_27_1_1_DSP48_9' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_26s_27_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_26s_27_1_1_DSP48_9' (28#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_26s_27_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_26s_27_1_1' (29#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_26s_27_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_1_DSP48_10' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_1_DSP48_10' (30#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_1' (31#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_reg_ap_uint_9_s' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_reg_ap_uint_9_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_reg_ap_uint_9_s' (33#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_reg_ap_uint_9_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1486]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1488]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1490]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1492]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1494]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1496]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1498]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1500]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1502]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1504]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1512]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1514]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1518]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1520]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:1728]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_hscale_core_polyphas' (34#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_vcresampler_core' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core.v:109]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_vcresampler_core_linebuf_y_val_0_V' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core_linebuf_y_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core_linebuf_y_val_0_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core_linebuf_y_val_0_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram' (37#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core_linebuf_y_val_0_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_vcresampler_core_linebuf_y_val_0_V' (38#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core_linebuf_y_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_vcresampler_core_linebuf_c_val_0_V' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core_linebuf_c_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_vcresampler_core_linebuf_c_val_0_V_ram' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core_linebuf_c_val_0_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core_linebuf_c_val_0_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_vcresampler_core_linebuf_c_val_0_V_ram' (39#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core_linebuf_c_val_0_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_vcresampler_core_linebuf_c_val_0_V' (40#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core_linebuf_c_val_0_V.v:53]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core.v:789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core.v:799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core.v:803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core.v:809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core.v:815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core.v:853]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_vcresampler_core' (41#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_MultiPixStream2AXIvi' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_MultiPixStream2AXIvi.v:97]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_MultiPixStream2AXIvi_mapComp' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_MultiPixStream2AXIvi_mapComp.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_MultiPixStream2AXIvi_mapComp_rom' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_MultiPixStream2AXIvi_mapComp.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_MultiPixStream2AXIvi_mapComp.v:21]
INFO: [Synth 8-3876] $readmem data file './bd_2d50_hsc_0_MultiPixStream2AXIvi_mapComp_rom.dat' is read successfully [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_MultiPixStream2AXIvi_mapComp.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_MultiPixStream2AXIvi_mapComp_rom' (42#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_MultiPixStream2AXIvi_mapComp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_MultiPixStream2AXIvi_mapComp' (43#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_MultiPixStream2AXIvi_mapComp.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_v_hscaler_mux_32_8_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mux_32_8_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_v_hscaler_mux_32_8_1_1' (44#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_hscaler_mux_32_8_1_1.v:11]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_MultiPixStream2AXIvi.v:376]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_MultiPixStream2AXIvi.v:402]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_MultiPixStream2AXIvi.v:428]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_MultiPixStream2AXIvi.v:490]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_MultiPixStream2AXIvi' (45#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_fifo_w12_d2_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w12_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_fifo_w12_d2_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w12_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_fifo_w12_d2_A_shiftReg' (46#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w12_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_fifo_w12_d2_A' (47#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w12_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_fifo_w12_d4_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w12_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_fifo_w12_d4_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w12_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_fifo_w12_d4_A_shiftReg' (48#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w12_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_fifo_w12_d4_A' (49#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w12_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_fifo_w8_d2_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_fifo_w8_d2_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_fifo_w8_d2_A_shiftReg' (50#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_fifo_w8_d2_A' (51#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_fifo_w8_d7_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w8_d7_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_fifo_w8_d7_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w8_d7_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_fifo_w8_d7_A_shiftReg' (52#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w8_d7_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_fifo_w8_d7_A' (53#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w8_d7_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_fifo_w1_d2_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w1_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_fifo_w1_d2_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w1_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_fifo_w1_d2_A_shiftReg' (54#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w1_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_fifo_w1_d2_A' (55#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w1_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_fifo_w1_d5_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w1_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_fifo_w1_d5_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w1_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_fifo_w1_d5_A_shiftReg' (56#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w1_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_fifo_w1_d5_A' (57#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w1_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_fifo_w1_d4_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w1_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_fifo_w1_d4_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w1_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_fifo_w1_d4_A_shiftReg' (58#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w1_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_fifo_w1_d4_A' (59#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w1_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_fifo_w16_d2_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w16_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_fifo_w16_d2_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w16_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_fifo_w16_d2_A_shiftReg' (60#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w16_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_fifo_w16_d2_A' (61#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w16_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_start_for_Block_proc_U0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_Block_proc_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_start_for_Block_proc_U0_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_Block_proc_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_start_for_Block_proc_U0_shiftReg' (62#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_Block_proc_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_start_for_Block_proc_U0' (63#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_Block_proc_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_start_for_Block_proc126_U0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_Block_proc126_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_start_for_Block_proc126_U0_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_Block_proc126_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_start_for_Block_proc126_U0_shiftReg' (64#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_Block_proc126_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_start_for_Block_proc126_U0' (65#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_Block_proc126_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_start_for_MultiPixStream2AXIvi_U0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_MultiPixStream2AXIvi_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_start_for_MultiPixStream2AXIvi_U0_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_MultiPixStream2AXIvi_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_start_for_MultiPixStream2AXIvi_U0_shiftReg' (66#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_MultiPixStream2AXIvi_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_start_for_MultiPixStream2AXIvi_U0' (67#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_MultiPixStream2AXIvi_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_start_for_v_hcresampler_core11_U0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_v_hcresampler_core11_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_start_for_v_hcresampler_core11_U0_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_v_hcresampler_core11_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_start_for_v_hcresampler_core11_U0_shiftReg' (68#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_v_hcresampler_core11_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_start_for_v_hcresampler_core11_U0' (69#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_v_hcresampler_core11_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_start_for_v_vcresampler_core_U0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_v_vcresampler_core_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_hsc_0_start_for_v_vcresampler_core_U0_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_v_vcresampler_core_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_start_for_v_vcresampler_core_U0_shiftReg' (70#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_v_vcresampler_core_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0_start_for_v_vcresampler_core_U0' (71#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_v_vcresampler_core_U0.v:45]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_hsc_0' (73#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/synth/bd_2d50_hsc_0.v:57]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_MultiPixStream2AXIvi_mapComp has unconnected port reset
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_MultiPixStream2AXIvi has unconnected port HwReg_Height_dout[15]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_MultiPixStream2AXIvi has unconnected port HwReg_Height_dout[14]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_MultiPixStream2AXIvi has unconnected port HwReg_Height_dout[13]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_MultiPixStream2AXIvi has unconnected port HwReg_Height_dout[12]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_MultiPixStream2AXIvi has unconnected port HwReg_ColorModeOut_dout[7]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_MultiPixStream2AXIvi has unconnected port HwReg_ColorModeOut_dout[6]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_MultiPixStream2AXIvi has unconnected port HwReg_ColorModeOut_dout[5]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_vcresampler_core_linebuf_y_val_0_V has unconnected port reset
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_vcresampler_core_linebuf_c_val_0_V has unconnected port reset
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_reg_ap_uint_9_s has unconnected port ap_rst
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_hscale_core_polyphas_FiltCoeff_0_0 has unconnected port reset
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[2]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[1]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[0]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[2]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[1]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[0]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TID[0]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TDEST[0]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_Height[15]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_Height[14]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_Height[13]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_Height[12]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_WidthIn[15]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_WidthIn[14]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_WidthIn[13]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_WidthIn[12]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_WidthOut[15]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_WidthOut[14]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_WidthOut[13]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_WidthOut[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1529.746 ; gain = 164.395 ; free physical = 1876 ; free virtual = 4747
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1529.746 ; gain = 164.395 ; free physical = 1785 ; free virtual = 4657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1529.746 ; gain = 164.395 ; free physical = 1785 ; free virtual = 4657
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/bd_2d50_hsc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/bd_2d50_hsc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_hsc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_hsc_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/bd_2d50_hsc_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/bd_2d50_hsc_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1916.863 ; gain = 0.000 ; free physical = 1171 ; free virtual = 4036
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.863 ; gain = 0.000 ; free physical = 1163 ; free virtual = 4028
Constraint Validation Runtime : Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1917.863 ; gain = 1.000 ; free physical = 1160 ; free virtual = 4025
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1917.863 ; gain = 552.512 ; free physical = 1157 ; free virtual = 4024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1917.863 ; gain = 552.512 ; free physical = 1157 ; free virtual = 4024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_hsc_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1917.863 ; gain = 552.512 ; free physical = 1157 ; free virtual = 4024
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_408_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_47_i_i_fu_417_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp_fu_389_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_395_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_401_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_407_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'FiltCoeff_1_0_addr_reg_1413_reg[5:0]' into 'FiltCoeff_0_0_addr_reg_1408_reg[5:0]' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:825]
INFO: [Synth 8-4471] merging register 'FiltCoeff_2_0_addr_reg_1418_reg[5:0]' into 'FiltCoeff_0_0_addr_reg_1408_reg[5:0]' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:826]
INFO: [Synth 8-4471] merging register 'FiltCoeff_3_0_addr_reg_1423_reg[5:0]' into 'FiltCoeff_0_0_addr_reg_1408_reg[5:0]' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:827]
INFO: [Synth 8-4471] merging register 'FiltCoeff_4_0_addr_reg_1428_reg[5:0]' into 'FiltCoeff_0_0_addr_reg_1408_reg[5:0]' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:828]
INFO: [Synth 8-4471] merging register 'FiltCoeff_5_0_addr_reg_1433_reg[5:0]' into 'FiltCoeff_0_0_addr_reg_1408_reg[5:0]' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:829]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_6_reg_1403_reg' and it is trimmed from '9' to '8' bits. [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_hscale_core_polyphas.v:830]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond6_i_i_fu_703_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond8_i_i_fu_759_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp3_fu_817_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_60_i_i_fu_840_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_fu_856_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_27_i_i_fu_427_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'linebuf_c_val_0_V_a_reg_713_reg[11:0]' into 'linebuf_c_val_1_V_a_reg_719_reg[11:0]' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core.v:371]
INFO: [Synth 8-4471] merging register 'linebuf_y_val_0_V_a_reg_707_reg[11:0]' into 'linebuf_c_val_1_V_a_reg_719_reg[11:0]' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core.v:238]
INFO: [Synth 8-4471] merging register 'linebuf_c_val_1_V_a_reg_719_pp0_iter1_reg_reg[11:0]' into 'linebuf_c_val_0_V_a_reg_713_pp0_iter1_reg_reg[11:0]' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core.v:266]
INFO: [Synth 8-4471] merging register 'linebuf_y_val_0_V_a_reg_707_pp0_iter1_reg_reg[11:0]' into 'linebuf_c_val_0_V_a_reg_713_pp0_iter1_reg_reg[11:0]' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core.v:234]
INFO: [Synth 8-4471] merging register 'tmp_val_0_V_fu_222_reg[7:0]' into 'pixbuf_y_2_val_0_V_fu_238_reg[7:0]' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_v_vcresampler_core.v:400]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'map_V_1_i_i_fu_176_reg[3:2]' into 'map_V_0_i_i_fu_172_reg[3:2]' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_MultiPixStream2AXIvi.v:1184]
INFO: [Synth 8-4471] merging register 'map_V_2_i_i_fu_180_reg[3:2]' into 'map_V_0_i_i_fu_172_reg[3:2]' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_MultiPixStream2AXIvi.v:1186]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_515_reg' and it is trimmed from '5' to '4' bits. [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_MultiPixStream2AXIvi.v:680]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_i_i_fu_318_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w8_d7_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_fifo_w1_d5_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_MultiPixStream2AXIvi_U0.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_2d50_hsc_0_start_for_v_vcresampler_core_U0.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1917.863 ; gain = 552.512 ; free physical = 1119 ; free virtual = 3994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "exitcond_i_i_fu_318_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_408_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_47_i_i_fu_417_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_395_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_389_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_401_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_407_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond8_i_i_fu_759_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond6_i_i_fu_703_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_817_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_60_i_i_fu_840_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_fu_856_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_i_i_fu_427_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i_i_fu_318_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_MultiPixStream2AXIvi has unconnected port HwReg_Height_dout[15]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_MultiPixStream2AXIvi has unconnected port HwReg_Height_dout[14]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_MultiPixStream2AXIvi has unconnected port HwReg_Height_dout[13]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_MultiPixStream2AXIvi has unconnected port HwReg_Height_dout[12]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_MultiPixStream2AXIvi has unconnected port HwReg_ColorModeOut_dout[7]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_MultiPixStream2AXIvi has unconnected port HwReg_ColorModeOut_dout[6]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_MultiPixStream2AXIvi has unconnected port HwReg_ColorModeOut_dout[5]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_MultiPixStream2AXIvi has unconnected port HwReg_ColorModeOut_dout[4]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[2]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[1]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[0]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[2]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[1]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[0]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TID[0]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TDEST[0]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_Height[15]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_Height[14]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_Height[13]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_Height[12]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_WidthIn[15]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_WidthIn[14]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_WidthIn[13]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_WidthIn[12]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_WidthOut[15]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_WidthOut[14]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_WidthOut[13]
WARNING: [Synth 8-3331] design bd_2d50_hsc_0_v_hscaler_entry238 has unconnected port HwReg_WidthOut[12]
INFO: [Synth 8-3971] The signal int_HwReg_hfltCoeff/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_HwReg_phasesH_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_hcresampler_core11_U0/\p_5_cast17_i_i_cast_c_reg_864_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[0]' (FDE) to 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_651/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[2]' (FDR) to 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[3]' (FDR) to 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[4]' (FDR) to 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[5]' (FDR) to 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[6]' (FDR) to 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[7]' (FDR) to 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[8]' (FDR) to 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[9]' (FDR) to 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[10]' (FDR) to 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[11]' (FDR) to 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[12]' (FDR) to 'inst/v_hcresampler_core11_U0/p_5_cast17_i_i_cast_c_reg_864_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_hcresampler_core11_U0/\p_5_cast17_i_i_cast_c_reg_864_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_hcresampler_core11_1_U0/\p_cast17_i_i_cast_ca_reg_894_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[3]' (FDR) to 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[4]' (FDR) to 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[5]' (FDR) to 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[6]' (FDR) to 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[7]' (FDR) to 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[8]' (FDR) to 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[9]' (FDR) to 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[10]' (FDR) to 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[11]' (FDR) to 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[12]' (FDR) to 'inst/v_hcresampler_core11_1_U0/p_cast17_i_i_cast_ca_reg_894_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_hcresampler_core11_1_U0/\p_cast17_i_i_cast_ca_reg_894_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_hcresampler_core11_U0/\width_cast_i_i_cast_reg_869_reg[12] )
INFO: [Synth 8-3886] merging instance 'inst/hscale_core_polyphas_U0/LoopSize_reg_1390_reg[0]' (FDE) to 'inst/hscale_core_polyphas_U0/TotalPixels_reg_1385_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_hcresampler_core11_1_U0/\width_cast_i_i_cast_reg_899_reg[12] )
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/tmp_4_reg_660_reg[12]' (FD) to 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[1]' (FD) to 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[2]' (FD) to 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[3]' (FD) to 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[4]' (FD) to 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[5]' (FD) to 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[6]' (FD) to 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[7]' (FD) to 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[8]' (FD) to 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[9]' (FD) to 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[10]' (FD) to 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[11]' (FD) to 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[12]' (FD) to 'inst/v_vcresampler_core_U0/p_cast_cast_i_i_reg_655_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_vcresampler_core_U0/\p_cast_cast_i_i_reg_655_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_vcresampler_core_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_hcresampler_core11_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_hcresampler_core11_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/hscale_core_polyphas_U0/tmp_64_cast_i_i_reg_1608_reg[12]' (FD) to 'inst/hscale_core_polyphas_U0/tmp_6_reg_1403_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/hscale_core_polyphas_U0/tmp_64_cast_i_i_reg_1608_reg[13]' (FD) to 'inst/hscale_core_polyphas_U0/tmp_6_reg_1403_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/hscale_core_polyphas_U0/tmp_64_cast_i_i_reg_1608_reg[14]' (FD) to 'inst/hscale_core_polyphas_U0/tmp_6_reg_1403_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/hscale_core_polyphas_U0/tmp_64_cast_i_i_reg_1608_reg[15]' (FD) to 'inst/hscale_core_polyphas_U0/tmp_6_reg_1403_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/hscale_core_polyphas_U0/tmp_64_cast_i_i_reg_1608_reg[16]' (FD) to 'inst/hscale_core_polyphas_U0/tmp_6_reg_1403_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Block_proc126_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2MultiPixStr_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hscale_core_polyphas_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hscale_core_polyphas_U0/\tmp_6_reg_1403_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2AXIvi_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/v_hscaler_entry238_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_hscaler_entry238_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (i_2_20) is unused and will be removed from module bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_22) is unused and will be removed from module bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_24) is unused and will be removed from module bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_26) is unused and will be removed from module bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_28) is unused and will be removed from module bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_30) is unused and will be removed from module bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_32) is unused and will be removed from module bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_52) is unused and will be removed from module bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_54) is unused and will be removed from module bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_56) is unused and will be removed from module bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_58) is unused and will be removed from module bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_60) is unused and will be removed from module bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_62) is unused and will be removed from module bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2_64) is unused and will be removed from module bd_2d50_hsc_0_v_hscaler_CTRL_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:02 . Memory (MB): peak = 1917.863 ; gain = 552.512 ; free physical = 748 ; free virtual = 3636
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/v_hscaler_CTRL_s_axi_U/i_2_1/int_HwReg_hfltCoeff/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_hscaler_CTRL_s_axi_U/i_2_1/int_HwReg_hfltCoeff/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_hscaler_CTRL_s_axi_U/i_2_2/int_HwReg_phasesH_V/gen_write[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_hscaler_CTRL_s_axi_U/i_2_2/int_HwReg_phasesH_V/gen_write[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_hscaler_CTRL_s_axi_U/i_2_2/int_HwReg_phasesH_V/gen_write[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_hscaler_CTRL_s_axi_U/i_2_2/int_HwReg_phasesH_V/gen_write[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_vcresampler_core_U0/i_2_0/linebuf_y_val_0_V_U/bd_2d50_hsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_vcresampler_core_U0/i_2_2/linebuf_c_val_1_V_U/bd_2d50_hsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:21 . Memory (MB): peak = 1917.863 ; gain = 552.512 ; free physical = 1562 ; free virtual = 4439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:26 . Memory (MB): peak = 1917.863 ; gain = 552.512 ; free physical = 1233 ; free virtual = 4116
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/v_hscaler_CTRL_s_axi_U/int_HwReg_hfltCoeff/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_hscaler_CTRL_s_axi_U/int_HwReg_hfltCoeff/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_hscaler_CTRL_s_axi_U/int_HwReg_phasesH_V/gen_write[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_hscaler_CTRL_s_axi_U/int_HwReg_phasesH_V/gen_write[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_hscaler_CTRL_s_axi_U/int_HwReg_phasesH_V/gen_write[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_hscaler_CTRL_s_axi_U/int_HwReg_phasesH_V/gen_write[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_vcresampler_core_U0/linebuf_y_val_0_V_U/bd_2d50_hsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_vcresampler_core_U0/linebuf_c_val_1_V_U/bd_2d50_hsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:34 . Memory (MB): peak = 1935.426 ; gain = 570.074 ; free physical = 823 ; free virtual = 3707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:36 . Memory (MB): peak = 1935.426 ; gain = 570.074 ; free physical = 801 ; free virtual = 3686
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:36 . Memory (MB): peak = 1935.426 ; gain = 570.074 ; free physical = 795 ; free virtual = 3679
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:38 . Memory (MB): peak = 1935.426 ; gain = 570.074 ; free physical = 764 ; free virtual = 3661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:38 . Memory (MB): peak = 1935.426 ; gain = 570.074 ; free physical = 770 ; free virtual = 3668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:38 . Memory (MB): peak = 1935.426 ; gain = 570.074 ; free physical = 749 ; free virtual = 3636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:38 . Memory (MB): peak = 1935.426 ; gain = 570.074 ; free physical = 761 ; free virtual = 3648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   129|
|2     |DSP48E1    |     9|
|3     |DSP48E1_1  |     3|
|4     |DSP48E1_2  |     6|
|5     |LUT1       |    79|
|6     |LUT2       |   144|
|7     |LUT3       |   639|
|8     |LUT4       |   537|
|9     |LUT5       |   435|
|10    |LUT6       |   568|
|11    |MUXF7      |     4|
|12    |RAM64X1S   |    96|
|13    |RAMB36E1   |     1|
|14    |RAMB36E1_1 |     2|
|15    |RAMB36E1_2 |     2|
|16    |RAMB36E1_3 |     1|
|17    |SRL16E     |    51|
|18    |FDRE       |  2671|
|19    |FDSE       |   221|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:38 . Memory (MB): peak = 1935.426 ; gain = 570.074 ; free physical = 763 ; free virtual = 3650
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:25 . Memory (MB): peak = 1935.426 ; gain = 181.957 ; free physical = 845 ; free virtual = 3728
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:38 . Memory (MB): peak = 1935.434 ; gain = 570.074 ; free physical = 856 ; free virtual = 3739
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 253 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1967.441 ; gain = 0.000 ; free physical = 735 ; free virtual = 3619
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
314 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:43 . Memory (MB): peak = 1967.441 ; gain = 613.898 ; free physical = 806 ; free virtual = 3690
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1967.441 ; gain = 0.000 ; free physical = 805 ; free virtual = 3689
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_hsc_0_synth_1/bd_2d50_hsc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_2d50_hsc_0, cache-ID = b0c1d4b27edbb59a
INFO: [Coretcl 2-1174] Renamed 131 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.453 ; gain = 0.000 ; free physical = 764 ; free virtual = 3670
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_hsc_0_synth_1/bd_2d50_hsc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_2d50_hsc_0_utilization_synth.rpt -pb bd_2d50_hsc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 21:13:28 2021...
