---
title: "About Me"
layout: single
permalink: /categories/about/
author_profile: false
sidebar:
  nav: "docs"
classes: wide
---

<div style="text-align: center; margin-bottom: 3em;">
  <img src="/assets/images/bio_photo.jpg" alt="Jeong Yoon Kang" style="width: 200px; height: auto; border-radius: 12px; margin-bottom: 1em; box-shadow: 0 4px 12px rgba(0,0,0,0.4);">
  <h1 style="margin-bottom: 0.5em; font-size: 2.5em;">Jeong Yoon Kang</h1>
  <p style="font-size: 1.3em; color: #888; margin-bottom: 1.5em;">HW-SW Engineer</p>
  <p style="color: #aaa; margin-bottom: 1em;">
    <i class="fas fa-map-marker-alt"></i> Korea
  </p>
  <p style="margin-top: 1em; font-size: 1.1em;">
    <a href="https://github.com/jeongyoon-kang" target="_blank" style="margin: 0 10px;"><i class="fab fa-github"></i> GitHub</a> Â·
    <a href="https://www.instagram.com/jeong_yoon_k/" target="_blank" style="margin: 0 10px;"><i class="fab fa-instagram"></i> Instagram</a> Â·
    <a href="mailto:goneki9713@naver.com" style="margin: 0 10px;"><i class="fas fa-envelope"></i> Email</a>
  </p>
</div>

---

## ğŸ‘‹ Introduction

Hello! I'm a HW-SW Engineer working at the intersection of hardware and software.

I work on diverse projects ranging from FPGA design to system software, focusing on SoC design, verification, and hardware-software co-design.

---

## ğŸ“ Education

**Bachelor's Degree** in **Electrical and Electronics Engineering**
Korea Aerospace University | Mar 2019 - Feb 2025

- Major: Electrical and Electronics Engineering

---

## ğŸ’¼ Experience

### KETI (Korea Electronics Technology Institute)
**Researcher** | Mar 2025 - Present

**SoC Platform Research Center**

- SoC design and verification
- Hardware-software co-design
- Digital circuit design and optimization

### Republic of Korea Marine Corps
**Marine** | Jul 2020 - Jan 2022

- Military service completed

---

## ğŸ›  Technical Skills

### Hardware
- **HDL**: Verilog, SystemVerilog
- **Design**: FPGA, RTL Design, Digital Circuit Design
- **Bus Protocol**: AMBA (AXI, APB)
- **Knowledge**: Semiconductor Process, VLSI

### Software
- **Languages**: C/C++, Python
- **Parallel Computing**: OpenMP, ThreadPool
- **System**: Linux, Device Driver
- **Tools**: Git, Makefile

---

## ğŸš€ Projects

### DMA Controller Design
Direct Memory Access (DMA) controller design project

**Tech Stack**: Verilog, AXI Protocol
**Link**: [Project Details](/categories/dma/)

### FPU Optimization
Floating Point Unit (FPU) optimization project

**Tech Stack**: SystemVerilog, C++
**Link**: [Project Details](/categories/fpu/)

---

## ğŸ“ Blog

This blog is a space where I document my projects and share what I've learned.

**Previous Blog**: [Velog](https://velog.io/@goneki9713/posts)

---

## ğŸ“« Contact

Feel free to reach out for questions or collaboration opportunities!

- **Email**: [goneki9713@naver.com](mailto:goneki9713@naver.com)
- **GitHub**: [jeongyoon-kang](https://github.com/jeongyoon-kang)
- **Instagram**: [@jeong_yoon_k](https://www.instagram.com/jeong_yoon_k/)
- **Location**: Korea ğŸ‡°ğŸ‡·