<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADD32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADD32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ADD32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_op_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_op_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUop.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUop.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUop.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BTN_Anti_Jitter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BTN_Anti_Jitter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BTN_Anti_Jitter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Control.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Control_Unit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Control_Unit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Control_Unit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Control_Unit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_Unit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control_Unit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Control_Unit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Control_Unit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Control_Unit_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Control_Unit_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Control_Unit_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_Unit_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Control_Unit_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Control_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DATA_RAM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DATA_RAM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DATA_RAM.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Data_Flow.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Data_Flow.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Data_Flow.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Data_Flow.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_Flow.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Data_Flow.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Data_Flow.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Data_Flow.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Data_Flow_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Data_Flow_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Fetch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Fetch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Fetch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Fetch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Fetch.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Fetch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Fetch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Fetch.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Fetch_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Fetch_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Fetch_test_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Fetch_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Fetch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Hex7seg_decode.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Hex7seg_decode.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Hex7seg_decode.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Inst_mem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Inst_mem.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Inst_mem.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Inst_mem_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Inst_mem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Inst_mem_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Inst_mem_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Inst_mem_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Inst_mem_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Left_2_Shifter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Left_2_Shifter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Left_2_Shifter.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MUX32_2_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MUX32_2_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MUX32_2_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MUX32_2_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX32_2_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX32_2_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MUX32_2_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MUX32_2_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MUX32_2_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MUX32_2_1_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX32_t_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX32_t_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX5_2_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX5_2_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX5_2_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegFile.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegFile.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sign_Extender.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Sign_Extender.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Sign_Extender.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Sign_Extender_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sign_Extender_test_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Single_Cycle_Computer.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Single_Cycle_Computer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Single_Cycle_Computer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Single_Cycle_Computer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Single_Cycle_Computer.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Single_Cycle_Computer.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Single_Cycle_Computer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Single_Cycle_Computer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Single_Cycle_Computer.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Single_Cycle_Computer_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Single_Cycle_Computer_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Single_Cycle_Computer_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Single_Cycle_Computer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dataram_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dataram_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="dataram_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dataram_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/MUX32_2_1_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/MUX32_2_1_synthesis.v"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1684574819" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1684574819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1685784219" xil_pn:in_ck="-7699045954820311795" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1685784219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1685784223" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7823299976123331504" xil_pn:start_ts="1685784223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1685784223" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3998709133237912590" xil_pn:start_ts="1685784223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1685177393" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5271586462995296745" xil_pn:start_ts="1685177393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1685784223" xil_pn:in_ck="-7699045954820311795" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1685784223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1685784225" xil_pn:in_ck="-7699045954820311795" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5687373240248987071" xil_pn:start_ts="1685784223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1685784225" xil_pn:in_ck="6335673918981488990" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4981540702800789218" xil_pn:start_ts="1685784225">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1685173422" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1685173422">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1686383345" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6117418738165682356" xil_pn:start_ts="1686383345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1686383345" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8953526373794711340" xil_pn:start_ts="1686383345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1686383345" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1686383345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1686383345" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2293074301701039606" xil_pn:start_ts="1686383345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1686383345" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756275229" xil_pn:start_ts="1686383345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1686383345" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4739062152456537206" xil_pn:start_ts="1686383345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1686386384" xil_pn:in_ck="-5558610712642044368" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2061953313908947963" xil_pn:start_ts="1686386378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Control_Unit.ngr"/>
      <outfile xil_pn:name="Data_Flow.ngr"/>
      <outfile xil_pn:name="Fetch.ngr"/>
      <outfile xil_pn:name="MUX32_2_1.ngr"/>
      <outfile xil_pn:name="Single_Cycle_Computer.lso"/>
      <outfile xil_pn:name="Single_Cycle_Computer.ngc"/>
      <outfile xil_pn:name="Single_Cycle_Computer.ngr"/>
      <outfile xil_pn:name="Single_Cycle_Computer.prj"/>
      <outfile xil_pn:name="Single_Cycle_Computer.stx"/>
      <outfile xil_pn:name="Single_Cycle_Computer.syr"/>
      <outfile xil_pn:name="Single_Cycle_Computer.xst"/>
      <outfile xil_pn:name="Single_Cycle_Computer_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1686386772" xil_pn:in_ck="8224590399623300228" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1153091946291804577" xil_pn:start_ts="1686386772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1686386776" xil_pn:in_ck="5634118794646648796" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7610829308242077805" xil_pn:start_ts="1686386772">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Single_Cycle_Computer.bld"/>
      <outfile xil_pn:name="Single_Cycle_Computer_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
