// Seed: 3779599731
module module_0;
  wire id_1;
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1 #(
    parameter id_1 = 32'd63,
    parameter id_2 = 32'd99
);
  defparam id_1.id_2 = 1;
  wire id_3;
  assign id_2 = id_2;
  wire id_4;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  module_3();
endmodule
module module_3;
  logic [7:0] id_2;
  always assign id_2 = id_2[1*1];
  id_3(
      .id_0(1), .id_1(1), .id_2()
  );
  wire id_4 = id_1;
endmodule
