$date
   Wed Nov 26 06:05:47 2025
$end

$version
  2023.2
  $dumpfile ("pipeline_dump.vcd") 
$end

$timescale
  1ps
$end

$scope module testbench $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var wire 32 # WriteData [31:0] $end
$var wire 32 $ DataAdr [31:0] $end
$var wire 1 % MemWrite $end
$var wire 1 & FPMemWriteM $end
$var wire 32 ' FWriteDataM [31:0] $end
$var reg 32 ( cycle_count [31:0] $end
$scope module dut $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var wire 32 # WriteData [31:0] $end
$var wire 32 $ DataAdr [31:0] $end
$var wire 1 % MemWrite $end
$var wire 1 & FPMemWriteM $end
$var wire 32 ' FWriteDataM [31:0] $end
$var wire 32 + PC [31:0] $end
$var wire 32 , Instr [31:0] $end
$var wire 32 - ReadData [31:0] $end
$scope module rvpipeline $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var wire 32 + PCF [31:0] $end
$var wire 32 , InstrF [31:0] $end
$var wire 1 % MemWriteM $end
$var wire 32 $ ALUResultM [31:0] $end
$var wire 32 # WriteDataM [31:0] $end
$var wire 32 - ReadDataM [31:0] $end
$var wire 1 & FPMemWriteM $end
$var wire 32 ' FWriteDataM [31:0] $end
$var wire 2 . ResultSrcD [1:0] $end
$var wire 1 / ALUSrcD $end
$var wire 1 0 RegWriteD $end
$var wire 1 1 MemWriteD $end
$var wire 1 2 JumpD $end
$var wire 1 3 BranchD $end
$var wire 3 4 ImmSrcD [2:0] $end
$var wire 3 5 ALUControlD [2:0] $end
$var wire 1 6 ZeroE $end
$var wire 32 7 InstrD [31:0] $end
$var wire 1 8 PCSrcM_unused $end
$var wire 1 9 isFPD $end
$var wire 3 : FALUControlD [2:0] $end
$var wire 1 ; FPRegWriteD $end
$var wire 1 < FPMemWriteD $end
$var wire 4 = FPLatencyD [3:0] $end
$scope module c $end
$var wire 7 > op [6:0] $end
$var wire 3 ? funct3 [2:0] $end
$var wire 1 @ funct7b5 $end
$var wire 7 > funct7 [6:0] $end
$var wire 1 6 Zero $end
$var wire 2 . ResultSrc [1:0] $end
$var wire 1 1 MemWrite $end
$var wire 1 8 PCSrc $end
$var wire 1 / ALUSrc $end
$var wire 1 0 RegWrite $end
$var wire 1 2 Jump $end
$var wire 1 3 Branch $end
$var wire 3 4 ImmSrc [2:0] $end
$var wire 3 5 ALUControl [2:0] $end
$var wire 1 9 isFP $end
$var wire 4 = FPLatency [3:0] $end
$var wire 3 : FALUControl [2:0] $end
$var wire 1 ; FPRegWrite $end
$var wire 1 < FPMemWrite $end
$var wire 2 A ALUOp [1:0] $end
$var wire 1 B isFLW $end
$var wire 1 C isFSW $end
$scope module md $end
$var wire 7 > op [6:0] $end
$var wire 2 . ResultSrc [1:0] $end
$var wire 1 1 MemWrite $end
$var wire 1 3 Branch $end
$var wire 1 / ALUSrc $end
$var wire 1 0 RegWrite $end
$var wire 1 2 Jump $end
$var wire 3 4 ImmSrc [2:0] $end
$var wire 2 A ALUOp [1:0] $end
$var reg 12 D controls [11:0] $end
$upscope $end
$scope module ad $end
$var wire 1 @ opb5 $end
$var wire 3 ? funct3 [2:0] $end
$var wire 1 @ funct7b5 $end
$var wire 2 A ALUOp [1:0] $end
$var wire 3 5 ALUControl [2:0] $end
$var wire 1 E RtypeSub $end
$var reg 3 F ALUControl_reg [2:0] $end
$upscope $end
$scope module fp_d $end
$var wire 7 > op [6:0] $end
$var wire 3 ? funct3 [2:0] $end
$var wire 7 > funct7 [6:0] $end
$var wire 2 A ALUOp [1:0] $end
$var wire 1 9 isFP $end
$var wire 3 : FALUControl [2:0] $end
$var wire 1 G isFPArithOp $end
$var reg 3 H FALUControl_reg [2:0] $end
$upscope $end
$upscope $end
$scope module dp $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var wire 1 0 RegWriteD $end
$var wire 2 . ResultSrcD [1:0] $end
$var wire 1 1 MemWriteD $end
$var wire 1 2 JumpD $end
$var wire 1 3 BranchD $end
$var wire 3 5 ALUControlD [2:0] $end
$var wire 1 / ALUSrcD $end
$var wire 3 4 ImmSrcD [2:0] $end
$var wire 32 , InstrF [31:0] $end
$var wire 32 - ReadDataM [31:0] $end
$var wire 1 9 isFPD $end
$var wire 3 : FALUControlD [2:0] $end
$var wire 1 ; FPRegWriteD $end
$var wire 1 < FPMemWriteD $end
$var wire 1 6 ZeroE $end
$var wire 1 % MemWriteM $end
$var wire 32 + PCF [31:0] $end
$var wire 32 7 InstrD [31:0] $end
$var wire 32 $ ALUResultM [31:0] $end
$var wire 32 # WriteDataM [31:0] $end
$var wire 1 & FPMemWriteM $end
$var wire 32 ' FWriteDataM [31:0] $end
$var wire 1 I RegWriteE $end
$var wire 1 J RegWriteM $end
$var wire 1 K RegWriteW $end
$var wire 2 L ResultSrcE [1:0] $end
$var wire 2 M ResultSrcM [1:0] $end
$var wire 2 N ResultSrcW [1:0] $end
$var wire 1 O MemWriteE $end
$var wire 1 P JumpE $end
$var wire 1 Q BranchE $end
$var wire 3 R ALUControlE [2:0] $end
$var wire 1 S ALUSrcE $end
$var wire 1 T FPRegWriteE $end
$var wire 1 U FPRegWriteM $end
$var wire 1 V FPRegWriteW $end
$var wire 1 W FPMemWriteE $end
$var wire 32 X PCPlus4F [31:0] $end
$var wire 32 Y PCNextF [31:0] $end
$var wire 32 Z PCD [31:0] $end
$var wire 32 [ PCPlus4D [31:0] $end
$var wire 32 \ RD1D [31:0] $end
$var wire 32 ] RD2D [31:0] $end
$var wire 32 ^ ImmExtD [31:0] $end
$var wire 32 _ FRD1D [31:0] $end
$var wire 32 ` FRD2D [31:0] $end
$var wire 32 a RD1E [31:0] $end
$var wire 32 b RD2E [31:0] $end
$var wire 32 c PCE [31:0] $end
$var wire 32 d ImmExtE [31:0] $end
$var wire 32 e PCPlus4E [31:0] $end
$var wire 32 f SrcBE [31:0] $end
$var wire 32 g ALUResultE [31:0] $end
$var wire 32 h WriteDataE [31:0] $end
$var wire 32 i PCTargetE [31:0] $end
$var wire 5 j Rs1E [4:0] $end
$var wire 5 k Rs2E [4:0] $end
$var wire 5 l RdE [4:0] $end
$var wire 1 m isFPE $end
$var wire 3 n FALUControlE [2:0] $end
$var wire 32 o FRD1E [31:0] $end
$var wire 32 p FRD2E [31:0] $end
$var wire 32 q FALUResultE [31:0] $end
$var wire 32 r FWriteDataE [31:0] $end
$var wire 32 s ALUResultE_muxed [31:0] $end
$var wire 32 t WriteDataE_muxed [31:0] $end
$var wire 32 u PCPlus4M [31:0] $end
$var wire 32 v FALUResultM [31:0] $end
$var wire 5 w RdM [4:0] $end
$var wire 32 x ALUResultW [31:0] $end
$var wire 32 y ReadDataW [31:0] $end
$var wire 32 z PCPlus4W [31:0] $end
$var wire 32 { ResultW [31:0] $end
$var wire 32 | FALUResultW [31:0] $end
$var wire 32 } FResultW [31:0] $end
$var wire 5 ~ RdW [4:0] $end
$var wire 2 !! ForwardAE [1:0] $end
$var wire 2 "! ForwardBE [1:0] $end
$var wire 2 #! ForwardAFE [1:0] $end
$var wire 2 $! ForwardBFE [1:0] $end
$var wire 32 %! SrcAE_forwarded [31:0] $end
$var wire 32 &! FRD1E_forwarded [31:0] $end
$var wire 32 '! FRD2E_forwarded [31:0] $end
$var wire 1 (! StallF $end
$var wire 1 )! StallD $end
$var wire 1 *! FlushD $end
$var wire 1 +! FlushE $end
$var wire 1 ,! PCSrcE $end
$scope module pcreg $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var wire 32 Y d [31:0] $end
$var wire 1 (! StallF $end
$var reg 32 -! q [31:0] $end
$upscope $end
$scope module pcadd4 $end
$var wire 32 + a [31:0] $end
$var wire 32 .! b [31:0] $end
$var wire 32 X y [31:0] $end
$upscope $end
$scope module pcmux $end
$var wire 32 X d0 [31:0] $end
$var wire 32 i d1 [31:0] $end
$var wire 1 ,! s $end
$var wire 32 Y y [31:0] $end
$upscope $end
$scope module ifid $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var wire 1 )! stallD $end
$var wire 1 *! flushD $end
$var wire 32 , InstrF [31:0] $end
$var wire 32 + PCF [31:0] $end
$var wire 32 X PCPlus4F [31:0] $end
$var reg 32 /! InstrD [31:0] $end
$var reg 32 0! PCD [31:0] $end
$var reg 32 1! PCPlus4D [31:0] $end
$upscope $end
$scope module rf $end
$var wire 1 ) clk $end
$var wire 1 K we3 $end
$var wire 5 2! a1 [4:0] $end
$var wire 5 2! a2 [4:0] $end
$var wire 5 ~ a3 [4:0] $end
$var wire 32 { wd3 [31:0] $end
$var wire 32 \ rd1 [31:0] $end
$var wire 32 ] rd2 [31:0] $end
$var integer 32 3! i [31:0] $end
$upscope $end
$scope module frf $end
$var wire 1 ) clk $end
$var wire 1 V we3 $end
$var wire 5 2! a1 [4:0] $end
$var wire 5 2! a2 [4:0] $end
$var wire 5 ~ a3 [4:0] $end
$var wire 32 } wd3 [31:0] $end
$var wire 32 _ rd1 [31:0] $end
$var wire 32 ` rd2 [31:0] $end
$var integer 32 4! i [31:0] $end
$upscope $end
$scope module ext $end
$var wire 25 5! instr [31:7] $end
$var wire 3 4 immsrc [2:0] $end
$var wire 32 ^ immext [31:0] $end
$var reg 32 6! immext_reg [31:0] $end
$upscope $end
$scope module idex $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var wire 1 +! FlushE $end
$var wire 32 \ RD1D [31:0] $end
$var wire 32 ] RD2D [31:0] $end
$var wire 32 Z PCD [31:0] $end
$var wire 5 2! Rs1D [4:0] $end
$var wire 5 2! Rs2D [4:0] $end
$var wire 5 2! RdD [4:0] $end
$var wire 32 ^ ImmExtD [31:0] $end
$var wire 32 [ PCPlus4D [31:0] $end
$var wire 1 0 RegWriteD $end
$var wire 1 1 MemWriteD $end
$var wire 1 2 JumpD $end
$var wire 1 3 BranchD $end
$var wire 1 / ALUSrcD $end
$var wire 2 . ResultSrcD [1:0] $end
$var wire 3 5 ALUControlD [2:0] $end
$var wire 1 9 isFPD $end
$var wire 1 ; FPRegWriteD $end
$var wire 1 < FPMemWriteD $end
$var wire 3 : FALUControlD [2:0] $end
$var wire 32 _ FRD1D [31:0] $end
$var wire 32 ` FRD2D [31:0] $end
$var reg 32 7! RD1E [31:0] $end
$var reg 32 8! RD2E [31:0] $end
$var reg 32 9! PCE [31:0] $end
$var reg 5 :! Rs1E [4:0] $end
$var reg 5 ;! Rs2E [4:0] $end
$var reg 5 <! RdE [4:0] $end
$var reg 32 =! ImmExtE [31:0] $end
$var reg 32 >! PCPlus4E [31:0] $end
$var reg 1 ?! RegWriteE $end
$var reg 1 @! MemWriteE $end
$var reg 1 A! JumpE $end
$var reg 1 B! BranchE $end
$var reg 1 C! ALUSrcE $end
$var reg 2 D! ResultSrcE [1:0] $end
$var reg 3 E! ALUControlE [2:0] $end
$var reg 1 F! isFPE $end
$var reg 1 G! FPRegWriteE $end
$var reg 1 H! FPMemWriteE $end
$var reg 3 I! FALUControlE [2:0] $end
$var reg 32 J! FRD1E [31:0] $end
$var reg 32 K! FRD2E [31:0] $end
$upscope $end
$scope module hu $end
$var wire 5 2! Rs1D [4:0] $end
$var wire 5 2! Rs2D [4:0] $end
$var wire 5 j Rs1E [4:0] $end
$var wire 5 k Rs2E [4:0] $end
$var wire 5 l RdE [4:0] $end
$var wire 2 L ResultSrcE [1:0] $end
$var wire 1 ,! PCSrcE $end
$var wire 1 T FPRegWriteE $end
$var wire 1 I RegWriteE $end
$var wire 5 w RdM [4:0] $end
$var wire 1 J RegWriteM $end
$var wire 1 U FPRegWriteM $end
$var wire 5 ~ RdW [4:0] $end
$var wire 1 K RegWriteW $end
$var wire 1 V FPRegWriteW $end
$var wire 2 !! ForwardAE [1:0] $end
$var wire 2 "! ForwardBE [1:0] $end
$var wire 2 #! ForwardAFE [1:0] $end
$var wire 2 $! ForwardBFE [1:0] $end
$var wire 1 (! StallF $end
$var wire 1 )! StallD $end
$var wire 1 *! FlushD $end
$var wire 1 +! FlushE $end
$var wire 1 L! lwStall $end
$var wire 1 M! flwStall $end
$var wire 1 N! loadUseStall $end
$upscope $end
$scope module forwardAmux $end
$var wire 32 a d0 [31:0] $end
$var wire 32 { d1 [31:0] $end
$var wire 32 $ d2 [31:0] $end
$var wire 2 !! s [1:0] $end
$var wire 32 %! y [31:0] $end
$upscope $end
$scope module forwardBmux $end
$var wire 32 b d0 [31:0] $end
$var wire 32 { d1 [31:0] $end
$var wire 32 $ d2 [31:0] $end
$var wire 2 "! s [1:0] $end
$var wire 32 h y [31:0] $end
$upscope $end
$scope module srcbmux $end
$var wire 32 h d0 [31:0] $end
$var wire 32 d d1 [31:0] $end
$var wire 1 S s $end
$var wire 32 f y [31:0] $end
$upscope $end
$scope module alu $end
$var wire 32 %! a [31:0] $end
$var wire 32 f b [31:0] $end
$var wire 3 R alucontrol [2:0] $end
$var wire 32 g result [31:0] $end
$var wire 1 6 zero $end
$var wire 32 O! condinvb [31:0] $end
$var wire 32 P! sum [31:0] $end
$var wire 1 Q! v $end
$var wire 1 R! isAddSub $end
$var reg 32 S! result_reg [31:0] $end
$upscope $end
$scope module forwardAFEmux $end
$var wire 32 o d0 [31:0] $end
$var wire 32 } d1 [31:0] $end
$var wire 32 v d2 [31:0] $end
$var wire 2 #! s [1:0] $end
$var wire 32 &! y [31:0] $end
$upscope $end
$scope module forwardBFEmux $end
$var wire 32 p d0 [31:0] $end
$var wire 32 } d1 [31:0] $end
$var wire 32 v d2 [31:0] $end
$var wire 2 $! s [1:0] $end
$var wire 32 '! y [31:0] $end
$upscope $end
$scope module fp_alu $end
$var wire 32 &! a [31:0] $end
$var wire 32 '! b [31:0] $end
$var wire 3 n FALUControl [2:0] $end
$var reg 32 T! y [31:0] $end
$var reg 5 U! ALUFlags [4:0] $end
$var wire 2 V! op [1:0] $end
$var wire 1 W! is_special $end
$var wire 32 X! special_result [31:0] $end
$var wire 1 Y! special_invalid $end
$var wire 1 Z! special_div_zero $end
$var wire 32 [! add_y [31:0] $end
$var wire 32 \! sub_y [31:0] $end
$var wire 32 ]! mul_y [31:0] $end
$var wire 32 ^! div_y [31:0] $end
$var wire 1 _! ov_add $end
$var wire 1 `! un_add $end
$var wire 1 a! ix_add $end
$var wire 1 b! ov_sub $end
$var wire 1 c! un_sub $end
$var wire 1 d! ix_sub $end
$var wire 1 e! ov_mul $end
$var wire 1 f! un_mul $end
$var wire 1 g! iv_mul $end
$var wire 1 h! ix_mul $end
$var wire 1 i! ov_div $end
$var wire 1 j! un_div $end
$var wire 1 k! iv_div $end
$var wire 1 l! ix_div $end
$var wire 8 m! sp_exp [7:0] $end
$var wire 23 n! sp_frac [22:0] $end
$var wire 1 o! special_is_inf $end
$var wire 1 p! special_is_denorm $end
$var reg 32 q! y_sel [31:0] $end
$var reg 1 r! ix_sel $end
$var reg 1 s! iv_sel $end
$var reg 32 t! y_pre [31:0] $end
$var reg 1 u! ov_raw $end
$var reg 1 v! un_raw $end
$var reg 1 w! sign_res $end
$var reg 8 x! r_exp [7:0] $end
$var reg 8 y! a_exp [7:0] $end
$var reg 8 z! b_exp [7:0] $end
$var reg 23 {! r_frac [22:0] $end
$var reg 23 |! a_frac [22:0] $end
$var reg 23 }! b_frac [22:0] $end
$var reg 1 ~! r_is_inf $end
$var reg 1 !" r_is_zero $end
$var reg 1 "" r_is_sub $end
$var reg 1 #" a_is_zero $end
$var reg 1 $" b_is_zero $end
$var reg 1 %" ovf $end
$var reg 1 &" unf $end
$var reg 1 '" inx $end
$var wire 1 (" is_pos_inf_a $end
$var wire 1 )" is_neg_inf_a $end
$var wire 1 *" is_pos_inf_b $end
$var wire 1 +" is_neg_inf_b $end
$var wire 1 ," any_pos_inf $end
$var wire 1 -" any_neg_inf $end
$var wire 1 ." is_inv_a $end
$var wire 1 /" is_inv_b $end
$var wire 1 0" both_inf $end
$scope module special_handler $end
$var wire 32 &! a [31:0] $end
$var wire 32 '! b [31:0] $end
$var wire 2 V! op [1:0] $end
$var wire 1 W! is_special_case $end
$var wire 32 X! special_result [31:0] $end
$var wire 1 Y! invalid_op $end
$var wire 1 Z! div_by_zero $end
$var wire 1 1" a_zero $end
$var wire 1 2" a_denorm $end
$var wire 1 3" a_normal $end
$var wire 1 4" a_inf $end
$var wire 1 5" a_nan $end
$var wire 1 6" a_sign $end
$var wire 1 7" b_zero $end
$var wire 1 8" b_denorm $end
$var wire 1 9" b_normal $end
$var wire 1 :" b_inf $end
$var wire 1 ;" b_nan $end
$var wire 1 <" b_sign $end
$var wire 32 =" pos_zero [31:0] $end
$var wire 32 >" neg_zero [31:0] $end
$var wire 32 ?" pos_inf [31:0] $end
$var wire 32 @" neg_inf [31:0] $end
$var wire 32 A" qnan [31:0] $end
$var wire 32 B" snan [31:0] $end
$var wire 32 C" signed_inf_a [31:0] $end
$var wire 32 D" signed_zero_a [31:0] $end
$var wire 1 E" result_sign $end
$var reg 1 F" is_special $end
$var reg 32 G" result [31:0] $end
$var reg 1 H" invalid $end
$var reg 1 I" div_zero $end
$scope module class_a $end
$var wire 32 &! val [31:0] $end
$var wire 1 1" is_zero $end
$var wire 1 2" is_denorm $end
$var wire 1 3" is_normal $end
$var wire 1 4" is_inf $end
$var wire 1 5" is_nan $end
$var wire 1 6" sign $end
$var wire 8 J" exp [7:0] $end
$var wire 23 K" man [22:0] $end
$upscope $end
$scope module class_b $end
$var wire 32 '! val [31:0] $end
$var wire 1 7" is_zero $end
$var wire 1 8" is_denorm $end
$var wire 1 9" is_normal $end
$var wire 1 :" is_inf $end
$var wire 1 ;" is_nan $end
$var wire 1 <" sign $end
$var wire 8 L" exp [7:0] $end
$var wire 23 M" man [22:0] $end
$upscope $end
$scope module special $end
$var wire 1 6" sign_in $end
$var wire 32 =" pos_zero [31:0] $end
$var wire 32 >" neg_zero [31:0] $end
$var wire 32 ?" pos_inf [31:0] $end
$var wire 32 @" neg_inf [31:0] $end
$var wire 32 A" qnan [31:0] $end
$var wire 32 B" snan [31:0] $end
$var wire 32 C" signed_inf [31:0] $end
$var wire 32 D" signed_zero [31:0] $end
$var wire 1 N" is_half $end
$upscope $end
$upscope $end
$scope module U_ADD $end
$var wire 32 &! S [31:0] $end
$var wire 32 '! R [31:0] $end
$var wire 32 [! F [31:0] $end
$var wire 1 _! overflow $end
$var wire 1 `! underflow $end
$var wire 1 a! inexact $end
$var wire 23 O" m1_init [22:0] $end
$var wire 23 P" m2_init [22:0] $end
$var wire 8 Q" e1 [7:0] $end
$var wire 8 R" e2 [7:0] $end
$var wire 8 S" diff_exp1 [7:0] $end
$var wire 8 T" diff_exp2 [7:0] $end
$var wire 1 U" s1 $end
$var wire 1 V" s2 $end
$var wire 1 W" boolean1 $end
$var wire 1 X" is_same_exp $end
$var wire 24 Y" m1_shift [23:0] $end
$var wire 24 Z" m2_shift [23:0] $end
$var wire 1 [" g1_shift $end
$var wire 1 \" g2_shift $end
$var wire 1 ]" sticky_m1 $end
$var wire 1 ^" sticky_m2 $end
$var wire 1 _" inexact_m1 $end
$var wire 1 `" inexact_m2 $end
$var wire 24 a" m1_11 [23:0] $end
$var wire 24 b" m2_11 [23:0] $end
$var wire 1 c" g1 $end
$var wire 1 d" g2 $end
$var wire 1 e" sticky_for_round $end
$var wire 1 f" lost_align $end
$var wire 23 g" m1_10 [22:0] $end
$var wire 23 h" m2_10 [22:0] $end
$var wire 8 i" exp_aux [7:0] $end
$var wire 1 j" boolean2 $end
$var wire 1 k" sign $end
$var wire 1 l" is_zero_result $end
$var wire 23 m" op_sum_sub [22:0] $end
$var wire 23 n" op_sum_add [22:0] $end
$var wire 8 o" exp_sum_sub [7:0] $end
$var wire 8 p" exp_sum_add [7:0] $end
$var wire 23 q" op_sum [22:0] $end
$var wire 8 r" final_exp [7:0] $end
$scope module subsito1 $end
$var wire 8 Q" S [7:0] $end
$var wire 8 R" R [7:0] $end
$var wire 8 S" F [7:0] $end
$var wire 9 s" Debe [8:0] $end
$scope module genblk1[0].sub_i $end
$var wire 1 t" Si $end
$var wire 1 u" Ri $end
$var wire 1 v" Din $end
$var wire 1 v" Debe $end
$var wire 1 w" Dout $end
$upscope $end
$scope module genblk1[1].sub_i $end
$var wire 1 x" Si $end
$var wire 1 y" Ri $end
$var wire 1 z" Din $end
$var wire 1 {" Debe $end
$var wire 1 |" Dout $end
$upscope $end
$scope module genblk1[2].sub_i $end
$var wire 1 }" Si $end
$var wire 1 ~" Ri $end
$var wire 1 {" Din $end
$var wire 1 !# Debe $end
$var wire 1 "# Dout $end
$upscope $end
$scope module genblk1[3].sub_i $end
$var wire 1 ## Si $end
$var wire 1 $# Ri $end
$var wire 1 !# Din $end
$var wire 1 %# Debe $end
$var wire 1 &# Dout $end
$upscope $end
$scope module genblk1[4].sub_i $end
$var wire 1 '# Si $end
$var wire 1 (# Ri $end
$var wire 1 %# Din $end
$var wire 1 )# Debe $end
$var wire 1 *# Dout $end
$upscope $end
$scope module genblk1[5].sub_i $end
$var wire 1 +# Si $end
$var wire 1 ,# Ri $end
$var wire 1 )# Din $end
$var wire 1 -# Debe $end
$var wire 1 .# Dout $end
$upscope $end
$scope module genblk1[6].sub_i $end
$var wire 1 /# Si $end
$var wire 1 0# Ri $end
$var wire 1 -# Din $end
$var wire 1 1# Debe $end
$var wire 1 2# Dout $end
$upscope $end
$scope module genblk1[7].sub_i $end
$var wire 1 3# Si $end
$var wire 1 4# Ri $end
$var wire 1 1# Din $end
$var wire 1 5# Debe $end
$var wire 1 6# Dout $end
$upscope $end
$upscope $end
$scope module subsito2 $end
$var wire 8 R" S [7:0] $end
$var wire 8 Q" R [7:0] $end
$var wire 8 T" F [7:0] $end
$var wire 9 7# Debe [8:0] $end
$scope module genblk1[0].sub_i $end
$var wire 1 u" Si $end
$var wire 1 t" Ri $end
$var wire 1 8# Din $end
$var wire 1 9# Debe $end
$var wire 1 :# Dout $end
$upscope $end
$scope module genblk1[1].sub_i $end
$var wire 1 y" Si $end
$var wire 1 x" Ri $end
$var wire 1 9# Din $end
$var wire 1 ;# Debe $end
$var wire 1 <# Dout $end
$upscope $end
$scope module genblk1[2].sub_i $end
$var wire 1 ~" Si $end
$var wire 1 }" Ri $end
$var wire 1 ;# Din $end
$var wire 1 =# Debe $end
$var wire 1 ># Dout $end
$upscope $end
$scope module genblk1[3].sub_i $end
$var wire 1 $# Si $end
$var wire 1 ## Ri $end
$var wire 1 =# Din $end
$var wire 1 ?# Debe $end
$var wire 1 @# Dout $end
$upscope $end
$scope module genblk1[4].sub_i $end
$var wire 1 (# Si $end
$var wire 1 '# Ri $end
$var wire 1 ?# Din $end
$var wire 1 A# Debe $end
$var wire 1 B# Dout $end
$upscope $end
$scope module genblk1[5].sub_i $end
$var wire 1 ,# Si $end
$var wire 1 +# Ri $end
$var wire 1 A# Din $end
$var wire 1 C# Debe $end
$var wire 1 D# Dout $end
$upscope $end
$scope module genblk1[6].sub_i $end
$var wire 1 0# Si $end
$var wire 1 /# Ri $end
$var wire 1 C# Din $end
$var wire 1 E# Debe $end
$var wire 1 F# Dout $end
$upscope $end
$scope module genblk1[7].sub_i $end
$var wire 1 4# Si $end
$var wire 1 3# Ri $end
$var wire 1 E# Din $end
$var wire 1 G# Debe $end
$var wire 1 H# Dout $end
$upscope $end
$upscope $end
$scope module mshift1 $end
$var wire 23 O" mantisa [22:0] $end
$var wire 8 T" shifts [7:0] $end
$var wire 24 Y" F [23:0] $end
$var wire 1 [" guard_bit $end
$var wire 1 ]" sticky_bits $end
$var wire 1 _" inexact_flag $end
$var wire 34 I# full_value [33:0] $end
$var wire 34 J# shifted [33:0] $end
$upscope $end
$scope module mshift2 $end
$var wire 23 P" mantisa [22:0] $end
$var wire 8 S" shifts [7:0] $end
$var wire 24 Z" F [23:0] $end
$var wire 1 \" guard_bit $end
$var wire 1 ^" sticky_bits $end
$var wire 1 `" inexact_flag $end
$var wire 34 K# full_value [33:0] $end
$var wire 34 L# shifted [33:0] $end
$upscope $end
$scope module sm $end
$var wire 24 a" S [23:0] $end
$var wire 24 b" R [23:0] $end
$var wire 8 i" ExpIn [7:0] $end
$var wire 8 p" ExpOut [7:0] $end
$var wire 23 n" F [22:0] $end
$var wire 1 c" guard_S $end
$var wire 1 d" guard_R $end
$var wire 1 e" sticky_for_round $end
$var wire 26 M# C [25:0] $end
$var wire 25 N# sum_bits [24:0] $end
$var wire 25 O# A [24:0] $end
$var wire 25 P# B [24:0] $end
$var wire 1 Q# carry $end
$var wire 31 R# ms_for_round [30:0] $end
$var wire 8 S# exp_for_round [7:0] $end
$var wire 23 T# frac_rounded [22:0] $end
$var wire 8 U# exp_rounded [7:0] $end
$scope module genblk1[0].add_i $end
$var wire 1 V# Si $end
$var wire 1 W# Ri $end
$var wire 1 X# Din $end
$var wire 1 X# Debe $end
$var wire 1 Y# Dout $end
$upscope $end
$scope module genblk1[1].add_i $end
$var wire 1 Z# Si $end
$var wire 1 [# Ri $end
$var wire 1 \# Din $end
$var wire 1 ]# Debe $end
$var wire 1 ^# Dout $end
$upscope $end
$scope module genblk1[2].add_i $end
$var wire 1 _# Si $end
$var wire 1 `# Ri $end
$var wire 1 ]# Din $end
$var wire 1 a# Debe $end
$var wire 1 b# Dout $end
$upscope $end
$scope module genblk1[3].add_i $end
$var wire 1 c# Si $end
$var wire 1 d# Ri $end
$var wire 1 a# Din $end
$var wire 1 e# Debe $end
$var wire 1 f# Dout $end
$upscope $end
$scope module genblk1[4].add_i $end
$var wire 1 g# Si $end
$var wire 1 h# Ri $end
$var wire 1 e# Din $end
$var wire 1 i# Debe $end
$var wire 1 j# Dout $end
$upscope $end
$scope module genblk1[5].add_i $end
$var wire 1 k# Si $end
$var wire 1 l# Ri $end
$var wire 1 i# Din $end
$var wire 1 m# Debe $end
$var wire 1 n# Dout $end
$upscope $end
$scope module genblk1[6].add_i $end
$var wire 1 o# Si $end
$var wire 1 p# Ri $end
$var wire 1 m# Din $end
$var wire 1 q# Debe $end
$var wire 1 r# Dout $end
$upscope $end
$scope module genblk1[7].add_i $end
$var wire 1 s# Si $end
$var wire 1 t# Ri $end
$var wire 1 q# Din $end
$var wire 1 u# Debe $end
$var wire 1 v# Dout $end
$upscope $end
$scope module genblk1[8].add_i $end
$var wire 1 w# Si $end
$var wire 1 x# Ri $end
$var wire 1 u# Din $end
$var wire 1 y# Debe $end
$var wire 1 z# Dout $end
$upscope $end
$scope module genblk1[9].add_i $end
$var wire 1 {# Si $end
$var wire 1 |# Ri $end
$var wire 1 y# Din $end
$var wire 1 }# Debe $end
$var wire 1 ~# Dout $end
$upscope $end
$scope module genblk1[10].add_i $end
$var wire 1 !$ Si $end
$var wire 1 "$ Ri $end
$var wire 1 }# Din $end
$var wire 1 #$ Debe $end
$var wire 1 $$ Dout $end
$upscope $end
$scope module genblk1[11].add_i $end
$var wire 1 %$ Si $end
$var wire 1 &$ Ri $end
$var wire 1 #$ Din $end
$var wire 1 '$ Debe $end
$var wire 1 ($ Dout $end
$upscope $end
$scope module genblk1[12].add_i $end
$var wire 1 )$ Si $end
$var wire 1 *$ Ri $end
$var wire 1 '$ Din $end
$var wire 1 +$ Debe $end
$var wire 1 ,$ Dout $end
$upscope $end
$scope module genblk1[13].add_i $end
$var wire 1 -$ Si $end
$var wire 1 .$ Ri $end
$var wire 1 +$ Din $end
$var wire 1 /$ Debe $end
$var wire 1 0$ Dout $end
$upscope $end
$scope module genblk1[14].add_i $end
$var wire 1 1$ Si $end
$var wire 1 2$ Ri $end
$var wire 1 /$ Din $end
$var wire 1 3$ Debe $end
$var wire 1 4$ Dout $end
$upscope $end
$scope module genblk1[15].add_i $end
$var wire 1 5$ Si $end
$var wire 1 6$ Ri $end
$var wire 1 3$ Din $end
$var wire 1 7$ Debe $end
$var wire 1 8$ Dout $end
$upscope $end
$scope module genblk1[16].add_i $end
$var wire 1 9$ Si $end
$var wire 1 :$ Ri $end
$var wire 1 7$ Din $end
$var wire 1 ;$ Debe $end
$var wire 1 <$ Dout $end
$upscope $end
$scope module genblk1[17].add_i $end
$var wire 1 =$ Si $end
$var wire 1 >$ Ri $end
$var wire 1 ;$ Din $end
$var wire 1 ?$ Debe $end
$var wire 1 @$ Dout $end
$upscope $end
$scope module genblk1[18].add_i $end
$var wire 1 A$ Si $end
$var wire 1 B$ Ri $end
$var wire 1 ?$ Din $end
$var wire 1 C$ Debe $end
$var wire 1 D$ Dout $end
$upscope $end
$scope module genblk1[19].add_i $end
$var wire 1 E$ Si $end
$var wire 1 F$ Ri $end
$var wire 1 C$ Din $end
$var wire 1 G$ Debe $end
$var wire 1 H$ Dout $end
$upscope $end
$scope module genblk1[20].add_i $end
$var wire 1 I$ Si $end
$var wire 1 J$ Ri $end
$var wire 1 G$ Din $end
$var wire 1 K$ Debe $end
$var wire 1 L$ Dout $end
$upscope $end
$scope module genblk1[21].add_i $end
$var wire 1 M$ Si $end
$var wire 1 N$ Ri $end
$var wire 1 K$ Din $end
$var wire 1 O$ Debe $end
$var wire 1 P$ Dout $end
$upscope $end
$scope module genblk1[22].add_i $end
$var wire 1 Q$ Si $end
$var wire 1 R$ Ri $end
$var wire 1 O$ Din $end
$var wire 1 S$ Debe $end
$var wire 1 T$ Dout $end
$upscope $end
$scope module genblk1[23].add_i $end
$var wire 1 U$ Si $end
$var wire 1 V$ Ri $end
$var wire 1 S$ Din $end
$var wire 1 W$ Debe $end
$var wire 1 X$ Dout $end
$upscope $end
$scope module genblk1[24].add_i $end
$var wire 1 Y$ Si $end
$var wire 1 Z$ Ri $end
$var wire 1 W$ Din $end
$var wire 1 [$ Debe $end
$var wire 1 \$ Dout $end
$upscope $end
$scope module rne_sum $end
$var wire 28 ]$ ms [27:0] $end
$var wire 8 S# exp [7:0] $end
$var wire 23 T# ms_round [22:0] $end
$var wire 8 U# exp_round [7:0] $end
$var wire 1 ^$ guard $end
$var wire 1 _$ boolean $end
$var wire 1 `$ is_even $end
$var wire 24 a$ temp [23:0] $end
$upscope $end
$upscope $end
$scope module rm $end
$var wire 1 X" is_same_exp $end
$var wire 23 g" S [22:0] $end
$var wire 23 h" R [22:0] $end
$var wire 8 i" ExpIn [7:0] $end
$var wire 1 W" is_mayus_exp $end
$var wire 8 o" ExpOut [7:0] $end
$var wire 23 m" F [22:0] $end
$var wire 24 b$ Debe [23:0] $end
$var wire 24 c$ Debe_e [23:0] $end
$var wire 23 d$ F_aux [22:0] $end
$var wire 23 e$ F_aux_e [22:0] $end
$var wire 23 f$ F_to_use [22:0] $end
$var wire 8 g$ idx [7:0] $end
$var wire 8 h$ idx_e [7:0] $end
$var wire 8 i$ ExpAux [7:0] $end
$var wire 8 j$ idx_to_use [7:0] $end
$var wire 1 k$ cond_idx $end
$var wire 1 l$ cond_F_shift $end
$var wire 8 m$ ExpOutTemp [7:0] $end
$var wire 23 n$ FTemp [22:0] $end
$var wire 23 o$ lost_bits [22:0] $end
$var wire 28 p$ FToRound [27:0] $end
$var wire 23 q$ FFinal [22:0] $end
$var wire 8 r$ ExpFinal [7:0] $end
$scope module genblk1[0].sub_i $end
$var wire 1 s$ Si $end
$var wire 1 t$ Ri $end
$var wire 1 u$ Din $end
$var wire 1 v$ Debe $end
$var wire 1 w$ Dout $end
$upscope $end
$scope module genblk1[0].sub_i_extremo $end
$var wire 1 t$ Si $end
$var wire 1 s$ Ri $end
$var wire 1 x$ Din $end
$var wire 1 y$ Debe $end
$var wire 1 z$ Dout $end
$upscope $end
$scope module genblk1[1].sub_i $end
$var wire 1 {$ Si $end
$var wire 1 |$ Ri $end
$var wire 1 v$ Din $end
$var wire 1 }$ Debe $end
$var wire 1 ~$ Dout $end
$upscope $end
$scope module genblk1[1].sub_i_extremo $end
$var wire 1 |$ Si $end
$var wire 1 {$ Ri $end
$var wire 1 y$ Din $end
$var wire 1 !% Debe $end
$var wire 1 "% Dout $end
$upscope $end
$scope module genblk1[2].sub_i $end
$var wire 1 #% Si $end
$var wire 1 $% Ri $end
$var wire 1 }$ Din $end
$var wire 1 %% Debe $end
$var wire 1 &% Dout $end
$upscope $end
$scope module genblk1[2].sub_i_extremo $end
$var wire 1 $% Si $end
$var wire 1 #% Ri $end
$var wire 1 !% Din $end
$var wire 1 '% Debe $end
$var wire 1 (% Dout $end
$upscope $end
$scope module genblk1[3].sub_i $end
$var wire 1 )% Si $end
$var wire 1 *% Ri $end
$var wire 1 %% Din $end
$var wire 1 +% Debe $end
$var wire 1 ,% Dout $end
$upscope $end
$scope module genblk1[3].sub_i_extremo $end
$var wire 1 *% Si $end
$var wire 1 )% Ri $end
$var wire 1 '% Din $end
$var wire 1 -% Debe $end
$var wire 1 .% Dout $end
$upscope $end
$scope module genblk1[4].sub_i $end
$var wire 1 /% Si $end
$var wire 1 0% Ri $end
$var wire 1 +% Din $end
$var wire 1 1% Debe $end
$var wire 1 2% Dout $end
$upscope $end
$scope module genblk1[4].sub_i_extremo $end
$var wire 1 0% Si $end
$var wire 1 /% Ri $end
$var wire 1 -% Din $end
$var wire 1 3% Debe $end
$var wire 1 4% Dout $end
$upscope $end
$scope module genblk1[5].sub_i $end
$var wire 1 5% Si $end
$var wire 1 6% Ri $end
$var wire 1 1% Din $end
$var wire 1 7% Debe $end
$var wire 1 8% Dout $end
$upscope $end
$scope module genblk1[5].sub_i_extremo $end
$var wire 1 6% Si $end
$var wire 1 5% Ri $end
$var wire 1 3% Din $end
$var wire 1 9% Debe $end
$var wire 1 :% Dout $end
$upscope $end
$scope module genblk1[6].sub_i $end
$var wire 1 ;% Si $end
$var wire 1 <% Ri $end
$var wire 1 7% Din $end
$var wire 1 =% Debe $end
$var wire 1 >% Dout $end
$upscope $end
$scope module genblk1[6].sub_i_extremo $end
$var wire 1 <% Si $end
$var wire 1 ;% Ri $end
$var wire 1 9% Din $end
$var wire 1 ?% Debe $end
$var wire 1 @% Dout $end
$upscope $end
$scope module genblk1[7].sub_i $end
$var wire 1 A% Si $end
$var wire 1 B% Ri $end
$var wire 1 =% Din $end
$var wire 1 C% Debe $end
$var wire 1 D% Dout $end
$upscope $end
$scope module genblk1[7].sub_i_extremo $end
$var wire 1 B% Si $end
$var wire 1 A% Ri $end
$var wire 1 ?% Din $end
$var wire 1 E% Debe $end
$var wire 1 F% Dout $end
$upscope $end
$scope module genblk1[8].sub_i $end
$var wire 1 G% Si $end
$var wire 1 H% Ri $end
$var wire 1 C% Din $end
$var wire 1 I% Debe $end
$var wire 1 J% Dout $end
$upscope $end
$scope module genblk1[8].sub_i_extremo $end
$var wire 1 H% Si $end
$var wire 1 G% Ri $end
$var wire 1 E% Din $end
$var wire 1 K% Debe $end
$var wire 1 L% Dout $end
$upscope $end
$scope module genblk1[9].sub_i $end
$var wire 1 M% Si $end
$var wire 1 N% Ri $end
$var wire 1 I% Din $end
$var wire 1 O% Debe $end
$var wire 1 P% Dout $end
$upscope $end
$scope module genblk1[9].sub_i_extremo $end
$var wire 1 N% Si $end
$var wire 1 M% Ri $end
$var wire 1 K% Din $end
$var wire 1 Q% Debe $end
$var wire 1 R% Dout $end
$upscope $end
$scope module genblk1[10].sub_i $end
$var wire 1 S% Si $end
$var wire 1 T% Ri $end
$var wire 1 O% Din $end
$var wire 1 U% Debe $end
$var wire 1 V% Dout $end
$upscope $end
$scope module genblk1[10].sub_i_extremo $end
$var wire 1 T% Si $end
$var wire 1 S% Ri $end
$var wire 1 Q% Din $end
$var wire 1 W% Debe $end
$var wire 1 X% Dout $end
$upscope $end
$scope module genblk1[11].sub_i $end
$var wire 1 Y% Si $end
$var wire 1 Z% Ri $end
$var wire 1 U% Din $end
$var wire 1 [% Debe $end
$var wire 1 \% Dout $end
$upscope $end
$scope module genblk1[11].sub_i_extremo $end
$var wire 1 Z% Si $end
$var wire 1 Y% Ri $end
$var wire 1 W% Din $end
$var wire 1 ]% Debe $end
$var wire 1 ^% Dout $end
$upscope $end
$scope module genblk1[12].sub_i $end
$var wire 1 _% Si $end
$var wire 1 `% Ri $end
$var wire 1 [% Din $end
$var wire 1 a% Debe $end
$var wire 1 b% Dout $end
$upscope $end
$scope module genblk1[12].sub_i_extremo $end
$var wire 1 `% Si $end
$var wire 1 _% Ri $end
$var wire 1 ]% Din $end
$var wire 1 c% Debe $end
$var wire 1 d% Dout $end
$upscope $end
$scope module genblk1[13].sub_i $end
$var wire 1 e% Si $end
$var wire 1 f% Ri $end
$var wire 1 a% Din $end
$var wire 1 g% Debe $end
$var wire 1 h% Dout $end
$upscope $end
$scope module genblk1[13].sub_i_extremo $end
$var wire 1 f% Si $end
$var wire 1 e% Ri $end
$var wire 1 c% Din $end
$var wire 1 i% Debe $end
$var wire 1 j% Dout $end
$upscope $end
$scope module genblk1[14].sub_i $end
$var wire 1 k% Si $end
$var wire 1 l% Ri $end
$var wire 1 g% Din $end
$var wire 1 m% Debe $end
$var wire 1 n% Dout $end
$upscope $end
$scope module genblk1[14].sub_i_extremo $end
$var wire 1 l% Si $end
$var wire 1 k% Ri $end
$var wire 1 i% Din $end
$var wire 1 o% Debe $end
$var wire 1 p% Dout $end
$upscope $end
$scope module genblk1[15].sub_i $end
$var wire 1 q% Si $end
$var wire 1 r% Ri $end
$var wire 1 m% Din $end
$var wire 1 s% Debe $end
$var wire 1 t% Dout $end
$upscope $end
$scope module genblk1[15].sub_i_extremo $end
$var wire 1 r% Si $end
$var wire 1 q% Ri $end
$var wire 1 o% Din $end
$var wire 1 u% Debe $end
$var wire 1 v% Dout $end
$upscope $end
$scope module genblk1[16].sub_i $end
$var wire 1 w% Si $end
$var wire 1 x% Ri $end
$var wire 1 s% Din $end
$var wire 1 y% Debe $end
$var wire 1 z% Dout $end
$upscope $end
$scope module genblk1[16].sub_i_extremo $end
$var wire 1 x% Si $end
$var wire 1 w% Ri $end
$var wire 1 u% Din $end
$var wire 1 {% Debe $end
$var wire 1 |% Dout $end
$upscope $end
$scope module genblk1[17].sub_i $end
$var wire 1 }% Si $end
$var wire 1 ~% Ri $end
$var wire 1 y% Din $end
$var wire 1 !& Debe $end
$var wire 1 "& Dout $end
$upscope $end
$scope module genblk1[17].sub_i_extremo $end
$var wire 1 ~% Si $end
$var wire 1 }% Ri $end
$var wire 1 {% Din $end
$var wire 1 #& Debe $end
$var wire 1 $& Dout $end
$upscope $end
$scope module genblk1[18].sub_i $end
$var wire 1 %& Si $end
$var wire 1 && Ri $end
$var wire 1 !& Din $end
$var wire 1 '& Debe $end
$var wire 1 (& Dout $end
$upscope $end
$scope module genblk1[18].sub_i_extremo $end
$var wire 1 && Si $end
$var wire 1 %& Ri $end
$var wire 1 #& Din $end
$var wire 1 )& Debe $end
$var wire 1 *& Dout $end
$upscope $end
$scope module genblk1[19].sub_i $end
$var wire 1 +& Si $end
$var wire 1 ,& Ri $end
$var wire 1 '& Din $end
$var wire 1 -& Debe $end
$var wire 1 .& Dout $end
$upscope $end
$scope module genblk1[19].sub_i_extremo $end
$var wire 1 ,& Si $end
$var wire 1 +& Ri $end
$var wire 1 )& Din $end
$var wire 1 /& Debe $end
$var wire 1 0& Dout $end
$upscope $end
$scope module genblk1[20].sub_i $end
$var wire 1 1& Si $end
$var wire 1 2& Ri $end
$var wire 1 -& Din $end
$var wire 1 3& Debe $end
$var wire 1 4& Dout $end
$upscope $end
$scope module genblk1[20].sub_i_extremo $end
$var wire 1 2& Si $end
$var wire 1 1& Ri $end
$var wire 1 /& Din $end
$var wire 1 5& Debe $end
$var wire 1 6& Dout $end
$upscope $end
$scope module genblk1[21].sub_i $end
$var wire 1 7& Si $end
$var wire 1 8& Ri $end
$var wire 1 3& Din $end
$var wire 1 9& Debe $end
$var wire 1 :& Dout $end
$upscope $end
$scope module genblk1[21].sub_i_extremo $end
$var wire 1 8& Si $end
$var wire 1 7& Ri $end
$var wire 1 5& Din $end
$var wire 1 ;& Debe $end
$var wire 1 <& Dout $end
$upscope $end
$scope module genblk1[22].sub_i $end
$var wire 1 =& Si $end
$var wire 1 >& Ri $end
$var wire 1 9& Din $end
$var wire 1 ?& Debe $end
$var wire 1 @& Dout $end
$upscope $end
$scope module genblk1[22].sub_i_extremo $end
$var wire 1 >& Si $end
$var wire 1 =& Ri $end
$var wire 1 ;& Din $end
$var wire 1 A& Debe $end
$var wire 1 B& Dout $end
$upscope $end
$scope module sub_exp $end
$var wire 8 i" S [7:0] $end
$var wire 8 j$ R [7:0] $end
$var wire 8 i$ F [7:0] $end
$var wire 9 C& Debe [8:0] $end
$scope module genblk1[0].sub_i $end
$var wire 1 D& Si $end
$var wire 1 E& Ri $end
$var wire 1 F& Din $end
$var wire 1 G& Debe $end
$var wire 1 H& Dout $end
$upscope $end
$scope module genblk1[1].sub_i $end
$var wire 1 I& Si $end
$var wire 1 J& Ri $end
$var wire 1 G& Din $end
$var wire 1 K& Debe $end
$var wire 1 L& Dout $end
$upscope $end
$scope module genblk1[2].sub_i $end
$var wire 1 M& Si $end
$var wire 1 N& Ri $end
$var wire 1 K& Din $end
$var wire 1 O& Debe $end
$var wire 1 P& Dout $end
$upscope $end
$scope module genblk1[3].sub_i $end
$var wire 1 Q& Si $end
$var wire 1 R& Ri $end
$var wire 1 O& Din $end
$var wire 1 S& Debe $end
$var wire 1 T& Dout $end
$upscope $end
$scope module genblk1[4].sub_i $end
$var wire 1 U& Si $end
$var wire 1 V& Ri $end
$var wire 1 S& Din $end
$var wire 1 W& Debe $end
$var wire 1 X& Dout $end
$upscope $end
$scope module genblk1[5].sub_i $end
$var wire 1 Y& Si $end
$var wire 1 Z& Ri $end
$var wire 1 W& Din $end
$var wire 1 [& Debe $end
$var wire 1 \& Dout $end
$upscope $end
$scope module genblk1[6].sub_i $end
$var wire 1 ]& Si $end
$var wire 1 ^& Ri $end
$var wire 1 [& Din $end
$var wire 1 _& Debe $end
$var wire 1 `& Dout $end
$upscope $end
$scope module genblk1[7].sub_i $end
$var wire 1 a& Si $end
$var wire 1 b& Ri $end
$var wire 1 _& Din $end
$var wire 1 c& Debe $end
$var wire 1 d& Dout $end
$upscope $end
$upscope $end
$scope module rounder $end
$var wire 28 p$ ms [27:0] $end
$var wire 8 m$ exp [7:0] $end
$var wire 23 q$ ms_round [22:0] $end
$var wire 8 r$ exp_round [7:0] $end
$var wire 1 e& guard $end
$var wire 1 f& boolean $end
$var wire 1 g& is_even $end
$var wire 24 h& temp [23:0] $end
$upscope $end
$scope function first_one_9bits $end
$var reg 8 i& first_one_9bits [7:0] $end
$var reg 23 j& val [22:0] $end
$var integer 32 k& idx [31:0] $end
$var reg 1 l& found $end
$upscope $end
$upscope $end
$upscope $end
$scope module U_SUB $end
$var wire 32 &! S [31:0] $end
$var wire 32 m& R [31:0] $end
$var wire 32 \! F [31:0] $end
$var wire 1 b! overflow $end
$var wire 1 c! underflow $end
$var wire 1 d! inexact $end
$var wire 23 n& m1_init [22:0] $end
$var wire 23 o& m2_init [22:0] $end
$var wire 8 p& e1 [7:0] $end
$var wire 8 q& e2 [7:0] $end
$var wire 8 r& diff_exp1 [7:0] $end
$var wire 8 s& diff_exp2 [7:0] $end
$var wire 1 t& s1 $end
$var wire 1 u& s2 $end
$var wire 1 v& boolean1 $end
$var wire 1 w& is_same_exp $end
$var wire 24 x& m1_shift [23:0] $end
$var wire 24 y& m2_shift [23:0] $end
$var wire 1 z& g1_shift $end
$var wire 1 {& g2_shift $end
$var wire 1 |& sticky_m1 $end
$var wire 1 }& sticky_m2 $end
$var wire 1 ~& inexact_m1 $end
$var wire 1 !' inexact_m2 $end
$var wire 24 "' m1_11 [23:0] $end
$var wire 24 #' m2_11 [23:0] $end
$var wire 1 $' g1 $end
$var wire 1 %' g2 $end
$var wire 1 &' sticky_for_round $end
$var wire 1 '' lost_align $end
$var wire 23 (' m1_10 [22:0] $end
$var wire 23 )' m2_10 [22:0] $end
$var wire 8 *' exp_aux [7:0] $end
$var wire 1 +' boolean2 $end
$var wire 1 ,' sign $end
$var wire 1 -' is_zero_result $end
$var wire 23 .' op_sum_sub [22:0] $end
$var wire 23 /' op_sum_add [22:0] $end
$var wire 8 0' exp_sum_sub [7:0] $end
$var wire 8 1' exp_sum_add [7:0] $end
$var wire 23 2' op_sum [22:0] $end
$var wire 8 3' final_exp [7:0] $end
$scope module subsito1 $end
$var wire 8 p& S [7:0] $end
$var wire 8 q& R [7:0] $end
$var wire 8 r& F [7:0] $end
$var wire 9 4' Debe [8:0] $end
$scope module genblk1[0].sub_i $end
$var wire 1 5' Si $end
$var wire 1 6' Ri $end
$var wire 1 7' Din $end
$var wire 1 8' Debe $end
$var wire 1 9' Dout $end
$upscope $end
$scope module genblk1[1].sub_i $end
$var wire 1 :' Si $end
$var wire 1 ;' Ri $end
$var wire 1 8' Din $end
$var wire 1 <' Debe $end
$var wire 1 =' Dout $end
$upscope $end
$scope module genblk1[2].sub_i $end
$var wire 1 >' Si $end
$var wire 1 ?' Ri $end
$var wire 1 <' Din $end
$var wire 1 @' Debe $end
$var wire 1 A' Dout $end
$upscope $end
$scope module genblk1[3].sub_i $end
$var wire 1 B' Si $end
$var wire 1 C' Ri $end
$var wire 1 @' Din $end
$var wire 1 D' Debe $end
$var wire 1 E' Dout $end
$upscope $end
$scope module genblk1[4].sub_i $end
$var wire 1 F' Si $end
$var wire 1 G' Ri $end
$var wire 1 D' Din $end
$var wire 1 H' Debe $end
$var wire 1 I' Dout $end
$upscope $end
$scope module genblk1[5].sub_i $end
$var wire 1 J' Si $end
$var wire 1 K' Ri $end
$var wire 1 H' Din $end
$var wire 1 L' Debe $end
$var wire 1 M' Dout $end
$upscope $end
$scope module genblk1[6].sub_i $end
$var wire 1 N' Si $end
$var wire 1 O' Ri $end
$var wire 1 L' Din $end
$var wire 1 P' Debe $end
$var wire 1 Q' Dout $end
$upscope $end
$scope module genblk1[7].sub_i $end
$var wire 1 R' Si $end
$var wire 1 S' Ri $end
$var wire 1 P' Din $end
$var wire 1 T' Debe $end
$var wire 1 U' Dout $end
$upscope $end
$upscope $end
$scope module subsito2 $end
$var wire 8 q& S [7:0] $end
$var wire 8 p& R [7:0] $end
$var wire 8 s& F [7:0] $end
$var wire 9 V' Debe [8:0] $end
$scope module genblk1[0].sub_i $end
$var wire 1 6' Si $end
$var wire 1 5' Ri $end
$var wire 1 W' Din $end
$var wire 1 X' Debe $end
$var wire 1 Y' Dout $end
$upscope $end
$scope module genblk1[1].sub_i $end
$var wire 1 ;' Si $end
$var wire 1 :' Ri $end
$var wire 1 X' Din $end
$var wire 1 Z' Debe $end
$var wire 1 [' Dout $end
$upscope $end
$scope module genblk1[2].sub_i $end
$var wire 1 ?' Si $end
$var wire 1 >' Ri $end
$var wire 1 Z' Din $end
$var wire 1 \' Debe $end
$var wire 1 ]' Dout $end
$upscope $end
$scope module genblk1[3].sub_i $end
$var wire 1 C' Si $end
$var wire 1 B' Ri $end
$var wire 1 \' Din $end
$var wire 1 ^' Debe $end
$var wire 1 _' Dout $end
$upscope $end
$scope module genblk1[4].sub_i $end
$var wire 1 G' Si $end
$var wire 1 F' Ri $end
$var wire 1 ^' Din $end
$var wire 1 `' Debe $end
$var wire 1 a' Dout $end
$upscope $end
$scope module genblk1[5].sub_i $end
$var wire 1 K' Si $end
$var wire 1 J' Ri $end
$var wire 1 `' Din $end
$var wire 1 b' Debe $end
$var wire 1 c' Dout $end
$upscope $end
$scope module genblk1[6].sub_i $end
$var wire 1 O' Si $end
$var wire 1 N' Ri $end
$var wire 1 b' Din $end
$var wire 1 d' Debe $end
$var wire 1 e' Dout $end
$upscope $end
$scope module genblk1[7].sub_i $end
$var wire 1 S' Si $end
$var wire 1 R' Ri $end
$var wire 1 d' Din $end
$var wire 1 f' Debe $end
$var wire 1 g' Dout $end
$upscope $end
$upscope $end
$scope module mshift1 $end
$var wire 23 n& mantisa [22:0] $end
$var wire 8 s& shifts [7:0] $end
$var wire 24 x& F [23:0] $end
$var wire 1 z& guard_bit $end
$var wire 1 |& sticky_bits $end
$var wire 1 ~& inexact_flag $end
$var wire 34 h' full_value [33:0] $end
$var wire 34 i' shifted [33:0] $end
$upscope $end
$scope module mshift2 $end
$var wire 23 o& mantisa [22:0] $end
$var wire 8 r& shifts [7:0] $end
$var wire 24 y& F [23:0] $end
$var wire 1 {& guard_bit $end
$var wire 1 }& sticky_bits $end
$var wire 1 !' inexact_flag $end
$var wire 34 j' full_value [33:0] $end
$var wire 34 k' shifted [33:0] $end
$upscope $end
$scope module sm $end
$var wire 24 "' S [23:0] $end
$var wire 24 #' R [23:0] $end
$var wire 8 *' ExpIn [7:0] $end
$var wire 8 1' ExpOut [7:0] $end
$var wire 23 /' F [22:0] $end
$var wire 1 $' guard_S $end
$var wire 1 %' guard_R $end
$var wire 1 &' sticky_for_round $end
$var wire 26 l' C [25:0] $end
$var wire 25 m' sum_bits [24:0] $end
$var wire 25 n' A [24:0] $end
$var wire 25 o' B [24:0] $end
$var wire 1 p' carry $end
$var wire 31 q' ms_for_round [30:0] $end
$var wire 8 r' exp_for_round [7:0] $end
$var wire 23 s' frac_rounded [22:0] $end
$var wire 8 t' exp_rounded [7:0] $end
$scope module genblk1[0].add_i $end
$var wire 1 u' Si $end
$var wire 1 v' Ri $end
$var wire 1 w' Din $end
$var wire 1 x' Debe $end
$var wire 1 y' Dout $end
$upscope $end
$scope module genblk1[1].add_i $end
$var wire 1 z' Si $end
$var wire 1 {' Ri $end
$var wire 1 x' Din $end
$var wire 1 |' Debe $end
$var wire 1 }' Dout $end
$upscope $end
$scope module genblk1[2].add_i $end
$var wire 1 ~' Si $end
$var wire 1 !( Ri $end
$var wire 1 |' Din $end
$var wire 1 "( Debe $end
$var wire 1 #( Dout $end
$upscope $end
$scope module genblk1[3].add_i $end
$var wire 1 $( Si $end
$var wire 1 %( Ri $end
$var wire 1 "( Din $end
$var wire 1 &( Debe $end
$var wire 1 '( Dout $end
$upscope $end
$scope module genblk1[4].add_i $end
$var wire 1 (( Si $end
$var wire 1 )( Ri $end
$var wire 1 &( Din $end
$var wire 1 *( Debe $end
$var wire 1 +( Dout $end
$upscope $end
$scope module genblk1[5].add_i $end
$var wire 1 ,( Si $end
$var wire 1 -( Ri $end
$var wire 1 *( Din $end
$var wire 1 .( Debe $end
$var wire 1 /( Dout $end
$upscope $end
$scope module genblk1[6].add_i $end
$var wire 1 0( Si $end
$var wire 1 1( Ri $end
$var wire 1 .( Din $end
$var wire 1 2( Debe $end
$var wire 1 3( Dout $end
$upscope $end
$scope module genblk1[7].add_i $end
$var wire 1 4( Si $end
$var wire 1 5( Ri $end
$var wire 1 2( Din $end
$var wire 1 6( Debe $end
$var wire 1 7( Dout $end
$upscope $end
$scope module genblk1[8].add_i $end
$var wire 1 8( Si $end
$var wire 1 9( Ri $end
$var wire 1 6( Din $end
$var wire 1 :( Debe $end
$var wire 1 ;( Dout $end
$upscope $end
$scope module genblk1[9].add_i $end
$var wire 1 <( Si $end
$var wire 1 =( Ri $end
$var wire 1 :( Din $end
$var wire 1 >( Debe $end
$var wire 1 ?( Dout $end
$upscope $end
$scope module genblk1[10].add_i $end
$var wire 1 @( Si $end
$var wire 1 A( Ri $end
$var wire 1 >( Din $end
$var wire 1 B( Debe $end
$var wire 1 C( Dout $end
$upscope $end
$scope module genblk1[11].add_i $end
$var wire 1 D( Si $end
$var wire 1 E( Ri $end
$var wire 1 B( Din $end
$var wire 1 F( Debe $end
$var wire 1 G( Dout $end
$upscope $end
$scope module genblk1[12].add_i $end
$var wire 1 H( Si $end
$var wire 1 I( Ri $end
$var wire 1 F( Din $end
$var wire 1 J( Debe $end
$var wire 1 K( Dout $end
$upscope $end
$scope module genblk1[13].add_i $end
$var wire 1 L( Si $end
$var wire 1 M( Ri $end
$var wire 1 J( Din $end
$var wire 1 N( Debe $end
$var wire 1 O( Dout $end
$upscope $end
$scope module genblk1[14].add_i $end
$var wire 1 P( Si $end
$var wire 1 Q( Ri $end
$var wire 1 N( Din $end
$var wire 1 R( Debe $end
$var wire 1 S( Dout $end
$upscope $end
$scope module genblk1[15].add_i $end
$var wire 1 T( Si $end
$var wire 1 U( Ri $end
$var wire 1 R( Din $end
$var wire 1 V( Debe $end
$var wire 1 W( Dout $end
$upscope $end
$scope module genblk1[16].add_i $end
$var wire 1 X( Si $end
$var wire 1 Y( Ri $end
$var wire 1 V( Din $end
$var wire 1 Z( Debe $end
$var wire 1 [( Dout $end
$upscope $end
$scope module genblk1[17].add_i $end
$var wire 1 \( Si $end
$var wire 1 ]( Ri $end
$var wire 1 Z( Din $end
$var wire 1 ^( Debe $end
$var wire 1 _( Dout $end
$upscope $end
$scope module genblk1[18].add_i $end
$var wire 1 `( Si $end
$var wire 1 a( Ri $end
$var wire 1 ^( Din $end
$var wire 1 b( Debe $end
$var wire 1 c( Dout $end
$upscope $end
$scope module genblk1[19].add_i $end
$var wire 1 d( Si $end
$var wire 1 e( Ri $end
$var wire 1 b( Din $end
$var wire 1 f( Debe $end
$var wire 1 g( Dout $end
$upscope $end
$scope module genblk1[20].add_i $end
$var wire 1 h( Si $end
$var wire 1 i( Ri $end
$var wire 1 f( Din $end
$var wire 1 j( Debe $end
$var wire 1 k( Dout $end
$upscope $end
$scope module genblk1[21].add_i $end
$var wire 1 l( Si $end
$var wire 1 m( Ri $end
$var wire 1 j( Din $end
$var wire 1 n( Debe $end
$var wire 1 o( Dout $end
$upscope $end
$scope module genblk1[22].add_i $end
$var wire 1 p( Si $end
$var wire 1 q( Ri $end
$var wire 1 n( Din $end
$var wire 1 r( Debe $end
$var wire 1 s( Dout $end
$upscope $end
$scope module genblk1[23].add_i $end
$var wire 1 t( Si $end
$var wire 1 u( Ri $end
$var wire 1 r( Din $end
$var wire 1 v( Debe $end
$var wire 1 w( Dout $end
$upscope $end
$scope module genblk1[24].add_i $end
$var wire 1 x( Si $end
$var wire 1 y( Ri $end
$var wire 1 v( Din $end
$var wire 1 z( Debe $end
$var wire 1 {( Dout $end
$upscope $end
$scope module rne_sum $end
$var wire 28 |( ms [27:0] $end
$var wire 8 r' exp [7:0] $end
$var wire 23 s' ms_round [22:0] $end
$var wire 8 t' exp_round [7:0] $end
$var wire 1 }( guard $end
$var wire 1 ~( boolean $end
$var wire 1 !) is_even $end
$var wire 24 ") temp [23:0] $end
$upscope $end
$upscope $end
$scope module rm $end
$var wire 1 w& is_same_exp $end
$var wire 23 (' S [22:0] $end
$var wire 23 )' R [22:0] $end
$var wire 8 *' ExpIn [7:0] $end
$var wire 1 v& is_mayus_exp $end
$var wire 8 0' ExpOut [7:0] $end
$var wire 23 .' F [22:0] $end
$var wire 24 #) Debe [23:0] $end
$var wire 24 $) Debe_e [23:0] $end
$var wire 23 %) F_aux [22:0] $end
$var wire 23 &) F_aux_e [22:0] $end
$var wire 23 ') F_to_use [22:0] $end
$var wire 8 () idx [7:0] $end
$var wire 8 )) idx_e [7:0] $end
$var wire 8 *) ExpAux [7:0] $end
$var wire 8 +) idx_to_use [7:0] $end
$var wire 1 ,) cond_idx $end
$var wire 1 -) cond_F_shift $end
$var wire 8 .) ExpOutTemp [7:0] $end
$var wire 23 /) FTemp [22:0] $end
$var wire 23 0) lost_bits [22:0] $end
$var wire 28 1) FToRound [27:0] $end
$var wire 23 2) FFinal [22:0] $end
$var wire 8 3) ExpFinal [7:0] $end
$scope module genblk1[0].sub_i $end
$var wire 1 4) Si $end
$var wire 1 5) Ri $end
$var wire 1 6) Din $end
$var wire 1 7) Debe $end
$var wire 1 8) Dout $end
$upscope $end
$scope module genblk1[0].sub_i_extremo $end
$var wire 1 5) Si $end
$var wire 1 4) Ri $end
$var wire 1 9) Din $end
$var wire 1 :) Debe $end
$var wire 1 ;) Dout $end
$upscope $end
$scope module genblk1[1].sub_i $end
$var wire 1 <) Si $end
$var wire 1 =) Ri $end
$var wire 1 7) Din $end
$var wire 1 >) Debe $end
$var wire 1 ?) Dout $end
$upscope $end
$scope module genblk1[1].sub_i_extremo $end
$var wire 1 =) Si $end
$var wire 1 <) Ri $end
$var wire 1 :) Din $end
$var wire 1 @) Debe $end
$var wire 1 A) Dout $end
$upscope $end
$scope module genblk1[2].sub_i $end
$var wire 1 B) Si $end
$var wire 1 C) Ri $end
$var wire 1 >) Din $end
$var wire 1 D) Debe $end
$var wire 1 E) Dout $end
$upscope $end
$scope module genblk1[2].sub_i_extremo $end
$var wire 1 C) Si $end
$var wire 1 B) Ri $end
$var wire 1 @) Din $end
$var wire 1 F) Debe $end
$var wire 1 G) Dout $end
$upscope $end
$scope module genblk1[3].sub_i $end
$var wire 1 H) Si $end
$var wire 1 I) Ri $end
$var wire 1 D) Din $end
$var wire 1 J) Debe $end
$var wire 1 K) Dout $end
$upscope $end
$scope module genblk1[3].sub_i_extremo $end
$var wire 1 I) Si $end
$var wire 1 H) Ri $end
$var wire 1 F) Din $end
$var wire 1 L) Debe $end
$var wire 1 M) Dout $end
$upscope $end
$scope module genblk1[4].sub_i $end
$var wire 1 N) Si $end
$var wire 1 O) Ri $end
$var wire 1 J) Din $end
$var wire 1 P) Debe $end
$var wire 1 Q) Dout $end
$upscope $end
$scope module genblk1[4].sub_i_extremo $end
$var wire 1 O) Si $end
$var wire 1 N) Ri $end
$var wire 1 L) Din $end
$var wire 1 R) Debe $end
$var wire 1 S) Dout $end
$upscope $end
$scope module genblk1[5].sub_i $end
$var wire 1 T) Si $end
$var wire 1 U) Ri $end
$var wire 1 P) Din $end
$var wire 1 V) Debe $end
$var wire 1 W) Dout $end
$upscope $end
$scope module genblk1[5].sub_i_extremo $end
$var wire 1 U) Si $end
$var wire 1 T) Ri $end
$var wire 1 R) Din $end
$var wire 1 X) Debe $end
$var wire 1 Y) Dout $end
$upscope $end
$scope module genblk1[6].sub_i $end
$var wire 1 Z) Si $end
$var wire 1 [) Ri $end
$var wire 1 V) Din $end
$var wire 1 \) Debe $end
$var wire 1 ]) Dout $end
$upscope $end
$scope module genblk1[6].sub_i_extremo $end
$var wire 1 [) Si $end
$var wire 1 Z) Ri $end
$var wire 1 X) Din $end
$var wire 1 ^) Debe $end
$var wire 1 _) Dout $end
$upscope $end
$scope module genblk1[7].sub_i $end
$var wire 1 `) Si $end
$var wire 1 a) Ri $end
$var wire 1 \) Din $end
$var wire 1 b) Debe $end
$var wire 1 c) Dout $end
$upscope $end
$scope module genblk1[7].sub_i_extremo $end
$var wire 1 a) Si $end
$var wire 1 `) Ri $end
$var wire 1 ^) Din $end
$var wire 1 d) Debe $end
$var wire 1 e) Dout $end
$upscope $end
$scope module genblk1[8].sub_i $end
$var wire 1 f) Si $end
$var wire 1 g) Ri $end
$var wire 1 b) Din $end
$var wire 1 h) Debe $end
$var wire 1 i) Dout $end
$upscope $end
$scope module genblk1[8].sub_i_extremo $end
$var wire 1 g) Si $end
$var wire 1 f) Ri $end
$var wire 1 d) Din $end
$var wire 1 j) Debe $end
$var wire 1 k) Dout $end
$upscope $end
$scope module genblk1[9].sub_i $end
$var wire 1 l) Si $end
$var wire 1 m) Ri $end
$var wire 1 h) Din $end
$var wire 1 n) Debe $end
$var wire 1 o) Dout $end
$upscope $end
$scope module genblk1[9].sub_i_extremo $end
$var wire 1 m) Si $end
$var wire 1 l) Ri $end
$var wire 1 j) Din $end
$var wire 1 p) Debe $end
$var wire 1 q) Dout $end
$upscope $end
$scope module genblk1[10].sub_i $end
$var wire 1 r) Si $end
$var wire 1 s) Ri $end
$var wire 1 n) Din $end
$var wire 1 t) Debe $end
$var wire 1 u) Dout $end
$upscope $end
$scope module genblk1[10].sub_i_extremo $end
$var wire 1 s) Si $end
$var wire 1 r) Ri $end
$var wire 1 p) Din $end
$var wire 1 v) Debe $end
$var wire 1 w) Dout $end
$upscope $end
$scope module genblk1[11].sub_i $end
$var wire 1 x) Si $end
$var wire 1 y) Ri $end
$var wire 1 t) Din $end
$var wire 1 z) Debe $end
$var wire 1 {) Dout $end
$upscope $end
$scope module genblk1[11].sub_i_extremo $end
$var wire 1 y) Si $end
$var wire 1 x) Ri $end
$var wire 1 v) Din $end
$var wire 1 |) Debe $end
$var wire 1 }) Dout $end
$upscope $end
$scope module genblk1[12].sub_i $end
$var wire 1 ~) Si $end
$var wire 1 !* Ri $end
$var wire 1 z) Din $end
$var wire 1 "* Debe $end
$var wire 1 #* Dout $end
$upscope $end
$scope module genblk1[12].sub_i_extremo $end
$var wire 1 !* Si $end
$var wire 1 ~) Ri $end
$var wire 1 |) Din $end
$var wire 1 $* Debe $end
$var wire 1 %* Dout $end
$upscope $end
$scope module genblk1[13].sub_i $end
$var wire 1 &* Si $end
$var wire 1 '* Ri $end
$var wire 1 "* Din $end
$var wire 1 (* Debe $end
$var wire 1 )* Dout $end
$upscope $end
$scope module genblk1[13].sub_i_extremo $end
$var wire 1 '* Si $end
$var wire 1 &* Ri $end
$var wire 1 $* Din $end
$var wire 1 ** Debe $end
$var wire 1 +* Dout $end
$upscope $end
$scope module genblk1[14].sub_i $end
$var wire 1 ,* Si $end
$var wire 1 -* Ri $end
$var wire 1 (* Din $end
$var wire 1 .* Debe $end
$var wire 1 /* Dout $end
$upscope $end
$scope module genblk1[14].sub_i_extremo $end
$var wire 1 -* Si $end
$var wire 1 ,* Ri $end
$var wire 1 ** Din $end
$var wire 1 0* Debe $end
$var wire 1 1* Dout $end
$upscope $end
$scope module genblk1[15].sub_i $end
$var wire 1 2* Si $end
$var wire 1 3* Ri $end
$var wire 1 .* Din $end
$var wire 1 4* Debe $end
$var wire 1 5* Dout $end
$upscope $end
$scope module genblk1[15].sub_i_extremo $end
$var wire 1 3* Si $end
$var wire 1 2* Ri $end
$var wire 1 0* Din $end
$var wire 1 6* Debe $end
$var wire 1 7* Dout $end
$upscope $end
$scope module genblk1[16].sub_i $end
$var wire 1 8* Si $end
$var wire 1 9* Ri $end
$var wire 1 4* Din $end
$var wire 1 :* Debe $end
$var wire 1 ;* Dout $end
$upscope $end
$scope module genblk1[16].sub_i_extremo $end
$var wire 1 9* Si $end
$var wire 1 8* Ri $end
$var wire 1 6* Din $end
$var wire 1 <* Debe $end
$var wire 1 =* Dout $end
$upscope $end
$scope module genblk1[17].sub_i $end
$var wire 1 >* Si $end
$var wire 1 ?* Ri $end
$var wire 1 :* Din $end
$var wire 1 @* Debe $end
$var wire 1 A* Dout $end
$upscope $end
$scope module genblk1[17].sub_i_extremo $end
$var wire 1 ?* Si $end
$var wire 1 >* Ri $end
$var wire 1 <* Din $end
$var wire 1 B* Debe $end
$var wire 1 C* Dout $end
$upscope $end
$scope module genblk1[18].sub_i $end
$var wire 1 D* Si $end
$var wire 1 E* Ri $end
$var wire 1 @* Din $end
$var wire 1 F* Debe $end
$var wire 1 G* Dout $end
$upscope $end
$scope module genblk1[18].sub_i_extremo $end
$var wire 1 E* Si $end
$var wire 1 D* Ri $end
$var wire 1 B* Din $end
$var wire 1 H* Debe $end
$var wire 1 I* Dout $end
$upscope $end
$scope module genblk1[19].sub_i $end
$var wire 1 J* Si $end
$var wire 1 K* Ri $end
$var wire 1 F* Din $end
$var wire 1 L* Debe $end
$var wire 1 M* Dout $end
$upscope $end
$scope module genblk1[19].sub_i_extremo $end
$var wire 1 K* Si $end
$var wire 1 J* Ri $end
$var wire 1 H* Din $end
$var wire 1 N* Debe $end
$var wire 1 O* Dout $end
$upscope $end
$scope module genblk1[20].sub_i $end
$var wire 1 P* Si $end
$var wire 1 Q* Ri $end
$var wire 1 L* Din $end
$var wire 1 R* Debe $end
$var wire 1 S* Dout $end
$upscope $end
$scope module genblk1[20].sub_i_extremo $end
$var wire 1 Q* Si $end
$var wire 1 P* Ri $end
$var wire 1 N* Din $end
$var wire 1 T* Debe $end
$var wire 1 U* Dout $end
$upscope $end
$scope module genblk1[21].sub_i $end
$var wire 1 V* Si $end
$var wire 1 W* Ri $end
$var wire 1 R* Din $end
$var wire 1 X* Debe $end
$var wire 1 Y* Dout $end
$upscope $end
$scope module genblk1[21].sub_i_extremo $end
$var wire 1 W* Si $end
$var wire 1 V* Ri $end
$var wire 1 T* Din $end
$var wire 1 Z* Debe $end
$var wire 1 [* Dout $end
$upscope $end
$scope module genblk1[22].sub_i $end
$var wire 1 \* Si $end
$var wire 1 ]* Ri $end
$var wire 1 X* Din $end
$var wire 1 ^* Debe $end
$var wire 1 _* Dout $end
$upscope $end
$scope module genblk1[22].sub_i_extremo $end
$var wire 1 ]* Si $end
$var wire 1 \* Ri $end
$var wire 1 Z* Din $end
$var wire 1 `* Debe $end
$var wire 1 a* Dout $end
$upscope $end
$scope module sub_exp $end
$var wire 8 *' S [7:0] $end
$var wire 8 +) R [7:0] $end
$var wire 8 *) F [7:0] $end
$var wire 9 b* Debe [8:0] $end
$scope module genblk1[0].sub_i $end
$var wire 1 c* Si $end
$var wire 1 d* Ri $end
$var wire 1 e* Din $end
$var wire 1 f* Debe $end
$var wire 1 g* Dout $end
$upscope $end
$scope module genblk1[1].sub_i $end
$var wire 1 h* Si $end
$var wire 1 i* Ri $end
$var wire 1 f* Din $end
$var wire 1 j* Debe $end
$var wire 1 k* Dout $end
$upscope $end
$scope module genblk1[2].sub_i $end
$var wire 1 l* Si $end
$var wire 1 m* Ri $end
$var wire 1 j* Din $end
$var wire 1 n* Debe $end
$var wire 1 o* Dout $end
$upscope $end
$scope module genblk1[3].sub_i $end
$var wire 1 p* Si $end
$var wire 1 q* Ri $end
$var wire 1 n* Din $end
$var wire 1 r* Debe $end
$var wire 1 s* Dout $end
$upscope $end
$scope module genblk1[4].sub_i $end
$var wire 1 t* Si $end
$var wire 1 u* Ri $end
$var wire 1 r* Din $end
$var wire 1 v* Debe $end
$var wire 1 w* Dout $end
$upscope $end
$scope module genblk1[5].sub_i $end
$var wire 1 x* Si $end
$var wire 1 y* Ri $end
$var wire 1 v* Din $end
$var wire 1 z* Debe $end
$var wire 1 {* Dout $end
$upscope $end
$scope module genblk1[6].sub_i $end
$var wire 1 |* Si $end
$var wire 1 }* Ri $end
$var wire 1 z* Din $end
$var wire 1 ~* Debe $end
$var wire 1 !+ Dout $end
$upscope $end
$scope module genblk1[7].sub_i $end
$var wire 1 "+ Si $end
$var wire 1 #+ Ri $end
$var wire 1 ~* Din $end
$var wire 1 $+ Debe $end
$var wire 1 %+ Dout $end
$upscope $end
$upscope $end
$scope module rounder $end
$var wire 28 1) ms [27:0] $end
$var wire 8 .) exp [7:0] $end
$var wire 23 2) ms_round [22:0] $end
$var wire 8 3) exp_round [7:0] $end
$var wire 1 &+ guard $end
$var wire 1 '+ boolean $end
$var wire 1 (+ is_even $end
$var wire 24 )+ temp [23:0] $end
$upscope $end
$scope function first_one_9bits $end
$var reg 8 *+ first_one_9bits [7:0] $end
$var reg 23 ++ val [22:0] $end
$var integer 32 ,+ idx [31:0] $end
$var reg 1 -+ found $end
$upscope $end
$upscope $end
$upscope $end
$scope module U_MUL $end
$var wire 32 &! S [31:0] $end
$var wire 32 '! R [31:0] $end
$var wire 32 ]! F [31:0] $end
$var wire 1 e! overflow $end
$var wire 1 f! underflow $end
$var wire 1 g! inv_op $end
$var wire 1 h! inexact $end
$var wire 23 .+ m1 [22:0] $end
$var wire 23 /+ m2 [22:0] $end
$var wire 8 0+ e1 [7:0] $end
$var wire 8 1+ e2 [7:0] $end
$var wire 1 2+ s1 $end
$var wire 1 3+ s2 $end
$var wire 1 4+ sign $end
$var wire 1 5+ is_zero_s $end
$var wire 1 6+ is_zero_r $end
$var wire 1 7+ result_is_zero $end
$var wire 8 8+ bias [7:0] $end
$var wire 8 9+ exp_to_use [7:0] $end
$var wire 9 :+ evaluate_flags [8:0] $end
$var wire 9 ;+ despues_la_borro [8:0] $end
$var wire 24 <+ param_m1 [23:0] $end
$var wire 24 =+ param_m2 [23:0] $end
$var wire 23 >+ m_final [22:0] $end
$var wire 8 ?+ exp_final [7:0] $end
$var wire 1 @+ over_t2 $end
$var wire 1 A+ inexact_core $end
$var wire 1 B+ over_t1 $end
$var wire 1 C+ under_t1 $end
$scope module product_mantisa $end
$var wire 24 <+ Sm [23:0] $end
$var wire 24 =+ Rm [23:0] $end
$var wire 8 9+ ExpIn [7:0] $end
$var wire 23 >+ Fm [22:0] $end
$var wire 8 ?+ ExpOut [7:0] $end
$var wire 1 @+ overflow $end
$var wire 1 A+ inexact $end
$var wire 48 D+ Result [47:0] $end
$var wire 1 E+ Debe $end
$var wire 1 F+ ShiftCondition $end
$var wire 13 G+ shifts [12:0] $end
$var wire 8 H+ exp_pre [7:0] $end
$var wire 54 I+ stream0 [53:0] $end
$var wire 54 J+ stream1 [53:0] $end
$var wire 54 K+ stream2 [53:0] $end
$var wire 23 L+ top10 [22:0] $end
$var wire 1 M+ guard $end
$var wire 3 N+ rest3 [2:0] $end
$var wire 1 O+ sticky $end
$var wire 4 P+ rest4 [3:0] $end
$var wire 28 Q+ ms15 [27:0] $end
$var wire 23 R+ frac_rnd [22:0] $end
$var wire 8 S+ exp_rnd [7:0] $end
$var wire 1 T+ h_overflow $end
$scope module rne_mul $end
$var wire 28 Q+ ms [27:0] $end
$var wire 8 H+ exp [7:0] $end
$var wire 23 R+ ms_round [22:0] $end
$var wire 8 S+ exp_round [7:0] $end
$var wire 1 U+ guard $end
$var wire 1 V+ boolean $end
$var wire 1 W+ is_even $end
$var wire 24 X+ temp [23:0] $end
$upscope $end
$scope module flag2 $end
$var wire 8 9+ Exp [7:0] $end
$var wire 8 Y+ AddExp [7:0] $end
$var wire 1 T+ OverFlow $end
$var wire 9 Z+ NewExp [8:0] $end
$upscope $end
$scope function first_one $end
$var reg 8 [+ first_one [7:0] $end
$var reg 47 \+ bits [46:0] $end
$var integer 32 ]+ idx [31:0] $end
$var reg 1 ^+ found $end
$upscope $end
$upscope $end
$scope module flag4 $end
$var wire 8 0+ Exp1 [7:0] $end
$var wire 8 1+ Exp2 [7:0] $end
$var wire 23 .+ Man1 [22:0] $end
$var wire 23 /+ Man2 [22:0] $end
$var wire 1 g! InvalidOp $end
$var wire 1 _+ is_inf_Val1 $end
$var wire 1 `+ is_inf_Val2 $end
$var wire 1 a+ is_invalid_Val1 $end
$var wire 1 b+ is_invalid_Val2 $end
$upscope $end
$upscope $end
$scope module U_DIV $end
$var wire 32 &! S [31:0] $end
$var wire 32 '! R [31:0] $end
$var wire 32 ^! F [31:0] $end
$var wire 1 i! overflow $end
$var wire 1 j! underflow $end
$var wire 1 k! inv_op $end
$var wire 1 l! inexact $end
$var wire 1 c+ over_op_handle $end
$var wire 1 d+ under_op_handle $end
$var wire 23 e+ m1 [22:0] $end
$var wire 23 f+ m2 [22:0] $end
$var wire 8 g+ e1 [7:0] $end
$var wire 8 h+ e2 [7:0] $end
$var wire 1 i+ s1 $end
$var wire 1 j+ s2 $end
$var wire 1 k+ sign $end
$var wire 1 l+ is_zero_dividend $end
$var wire 1 m+ is_zero_divisor $end
$var wire 8 n+ bias [7:0] $end
$var wire 8 o+ exp_to_use [7:0] $end
$var wire 9 p+ evaluate_flags [8:0] $end
$var wire 9 q+ despues_la_borro [8:0] $end
$var wire 24 r+ param_m1 [23:0] $end
$var wire 24 s+ param_m2 [23:0] $end
$var wire 23 t+ m_final [22:0] $end
$var wire 8 u+ exp_final [7:0] $end
$var wire 1 v+ uf_core $end
$var wire 1 w+ ix_core $end
$scope module div $end
$var wire 24 r+ Sm [23:0] $end
$var wire 24 s+ Rm [23:0] $end
$var wire 8 o+ ExpIn [7:0] $end
$var wire 23 t+ Fm [22:0] $end
$var wire 8 u+ ExpOut [7:0] $end
$var wire 1 v+ underflow $end
$var wire 1 w+ inexact $end
$var wire 38 x+ Result [37:0] $end
$var wire 30 y+ Faux [29:0] $end
$var wire 1 z+ Debe $end
$var wire 1 {+ ShiftCondition $end
$var wire 8 |+ shifts [7:0] $end
$var wire 28 }+ Fm_out [27:0] $end
$var wire 8 ~+ ExpOut_temp [7:0] $end
$var wire 24 !, remainder [23:0] $end
$var wire 1 ", rem_nz $end
$var wire 1 #, lost_pre_bit $end
$var wire 30 $, low_mask [29:0] $end
$var wire 1 %, lost_shift_bits $end
$var wire 1 &, guard_bit $end
$var wire 1 ', tail_bits_nz $end
$scope module rounder $end
$var wire 28 }+ ms [27:0] $end
$var wire 8 ~+ exp [7:0] $end
$var wire 23 t+ ms_round [22:0] $end
$var wire 8 u+ exp_round [7:0] $end
$var wire 1 (, guard $end
$var wire 1 ), boolean $end
$var wire 1 *, is_even $end
$var wire 24 +, temp [23:0] $end
$upscope $end
$scope function first_one_div $end
$var reg 8 ,, first_one_div [7:0] $end
$var reg 30 -, bits [29:0] $end
$var integer 32 ., idx [31:0] $end
$var reg 1 /, found $end
$upscope $end
$upscope $end
$scope module flag4 $end
$var wire 8 g+ Exp1 [7:0] $end
$var wire 8 h+ Exp2 [7:0] $end
$var wire 23 e+ Man1 [22:0] $end
$var wire 23 f+ Man2 [22:0] $end
$var wire 1 k! InvalidOp $end
$var wire 1 0, is_inf_Val1 $end
$var wire 1 1, is_inf_Val2 $end
$var wire 1 2, is_invalid_Val1 $end
$var wire 1 3, is_invalid_Val2 $end
$upscope $end
$upscope $end
$scope module inf_det_S $end
$var wire 32 &! value [31:0] $end
$var wire 1 (" is_posInf $end
$var wire 1 )" is_negInf $end
$var wire 1 4, sign $end
$var wire 8 5, Exp [7:0] $end
$var wire 23 6, Man [22:0] $end
$upscope $end
$scope module inf_det_R $end
$var wire 32 '! value [31:0] $end
$var wire 1 *" is_posInf $end
$var wire 1 +" is_negInf $end
$var wire 1 7, sign $end
$var wire 8 8, Exp [7:0] $end
$var wire 23 9, Man [22:0] $end
$upscope $end
$scope module inv_val_1 $end
$var wire 32 &! value [31:0] $end
$var wire 1 ." InvalidVal $end
$var wire 1 :, sign $end
$var wire 8 ;, Exp [7:0] $end
$var wire 23 <, Man [22:0] $end
$upscope $end
$scope module inv_val_2 $end
$var wire 32 '! value [31:0] $end
$var wire 1 /" InvalidVal $end
$var wire 1 =, sign $end
$var wire 8 >, Exp [7:0] $end
$var wire 23 ?, Man [22:0] $end
$upscope $end
$scope module both_val_infs $end
$var wire 32 &! v1 [31:0] $end
$var wire 32 '! v2 [31:0] $end
$var wire 1 0" is_both_inf $end
$var wire 1 @, i1_1 $end
$var wire 1 A, i1_2 $end
$var wire 1 B, i2_1 $end
$var wire 1 C, i2_2 $end
$scope module inf1 $end
$var wire 32 &! value [31:0] $end
$var wire 1 @, is_posInf $end
$var wire 1 A, is_negInf $end
$var wire 1 D, sign $end
$var wire 8 E, Exp [7:0] $end
$var wire 23 F, Man [22:0] $end
$upscope $end
$scope module inf2 $end
$var wire 32 '! value [31:0] $end
$var wire 1 B, is_posInf $end
$var wire 1 C, is_negInf $end
$var wire 1 G, sign $end
$var wire 8 H, Exp [7:0] $end
$var wire 23 I, Man [22:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module alu_result_mux $end
$var wire 32 g d0 [31:0] $end
$var wire 32 q d1 [31:0] $end
$var wire 1 m s $end
$var wire 32 s y [31:0] $end
$upscope $end
$scope module write_data_mux $end
$var wire 32 h d0 [31:0] $end
$var wire 32 r d1 [31:0] $end
$var wire 1 W s $end
$var wire 32 t y [31:0] $end
$upscope $end
$scope module pcaddbranch $end
$var wire 32 c a [31:0] $end
$var wire 32 d b [31:0] $end
$var wire 32 i y [31:0] $end
$upscope $end
$scope module exmem $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var wire 1 I RegWriteE $end
$var wire 1 O MemWriteE $end
$var wire 2 L ResultSrcE [1:0] $end
$var wire 1 T FPRegWriteE $end
$var wire 1 W FPMemWriteE $end
$var wire 32 s ALUResultE [31:0] $end
$var wire 32 t WriteDataE [31:0] $end
$var wire 32 q FALUResultE [31:0] $end
$var wire 32 r FWriteDataE [31:0] $end
$var wire 32 e PCPlus4E [31:0] $end
$var wire 5 l RdE [4:0] $end
$var reg 1 J, RegWriteM $end
$var reg 1 K, MemWriteM $end
$var reg 2 L, ResultSrcM [1:0] $end
$var reg 1 M, FPRegWriteM $end
$var reg 1 N, FPMemWriteM $end
$var reg 32 O, ALUResultM [31:0] $end
$var reg 32 P, WriteDataM [31:0] $end
$var reg 32 Q, FALUResultM [31:0] $end
$var reg 32 R, FWriteDataM [31:0] $end
$var reg 32 S, PCPlus4M [31:0] $end
$var reg 5 T, RdM [4:0] $end
$upscope $end
$scope module memwb $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var wire 32 $ ALUResultM [31:0] $end
$var wire 32 - ReadDataM [31:0] $end
$var wire 32 u PCPlus4M [31:0] $end
$var wire 5 w RdM [4:0] $end
$var wire 1 J RegWriteM $end
$var wire 2 M ResultSrcM [1:0] $end
$var wire 1 U FPRegWriteM $end
$var wire 32 v FALUResultM [31:0] $end
$var reg 32 U, ALUResultW [31:0] $end
$var reg 32 V, ReadDataW [31:0] $end
$var reg 32 W, PCPlus4W [31:0] $end
$var reg 5 X, RdW [4:0] $end
$var reg 1 Y, RegWriteW $end
$var reg 2 Z, ResultSrcW [1:0] $end
$var reg 1 [, FPRegWriteW $end
$var reg 32 \, FALUResultW [31:0] $end
$upscope $end
$scope module resultmux $end
$var wire 32 x d0 [31:0] $end
$var wire 32 y d1 [31:0] $end
$var wire 32 z d2 [31:0] $end
$var wire 2 N s [1:0] $end
$var wire 32 { y [31:0] $end
$upscope $end
$scope module fresultmux $end
$var wire 32 | d0 [31:0] $end
$var wire 32 y d1 [31:0] $end
$var wire 1 ], s $end
$var wire 32 } y [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module imem $end
$var wire 32 + a [31:0] $end
$var wire 32 , rd [31:0] $end
$var integer 32 ^, i [31:0] $end
$upscope $end
$scope module dmem $end
$var wire 1 ) clk $end
$var wire 1 % we $end
$var wire 32 $ a [31:0] $end
$var wire 32 # wd [31:0] $end
$var wire 32 - rd [31:0] $end
$var integer 32 _, i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
1!
b0 !!
0!"
0!#
0!$
0!%
0!&
0!'
0!(
1!)
0!*
0!+
b0 !,
1"
b0 "!
0""
0"#
0"$
0"%
0"&
b100000000000000000000000 "'
0"(
b0 ")
0"*
0"+
0",
b0 #
b0 #!
1#"
0##
0#$
0#%
0#&
b100000000000000000000000 #'
0#(
b0 #)
0#*
0#+
0#,
b0 $
b0 $!
1$"
0$#
0$$
0$%
0$&
0$'
0$(
b0 $)
0$*
0$+
b0 $,
0%
b0 %!
0%"
0%#
0%$
0%%
0%&
0%'
0%(
b0 %)
0%*
0%+
0%,
0&
b0 &!
0&"
0&#
0&$
0&%
0&&
0&'
0&(
b0 &)
0&*
0&+
0&,
b0 '
b0 '!
0'"
0'#
0'$
0'%
0'&
0''
0'(
b0 ')
0'*
0'+
0',
b0 (
0(!
0("
0(#
0($
0(%
0(&
b0 ('
0((
b0 ()
0(*
1(+
0(,
1)
0)!
0)"
0)#
0)$
0)%
0)&
b0 )'
0)(
b0 ))
0)*
b0 )+
0),
1*
0*!
0*"
0*#
0*$
0*%
0*&
b0 *'
0*(
b0 *)
0**
b0 *+
1*,
b0 +
0+!
0+"
0+#
0+$
0+%
0+&
1+'
0+(
b0 +)
0+*
b0 ++
b0 +,
b10011 ,
0,!
0,"
0,#
0,$
0,%
0,&
0,'
0,(
0,)
0,*
b11111111111111111111111111111111 ,+
b0 ,,
b111111100000000000000000000000 -
b0 -!
0-"
0-#
0-$
0-%
0-&
1-'
0-(
1-)
0-*
0-+
b10000000000000000000000000000 -,
b0 .
b100 .!
0."
0.#
0.$
0.%
0.&
b0 .'
0.(
b0 .)
0.*
b0 .+
b11111111111111111111111111111111 .,
1/
b10011 /!
0/"
0/#
0/$
0/%
0/&
b0 /'
0/(
b0 /)
0/*
b0 /+
0/,
10
b0 0!
00"
00#
00$
00%
00&
b0 0'
00(
b0 0)
00*
b0 0+
00,
01
b0 1!
11"
01#
01$
01%
01&
b1 1'
01(
b0 1)
01*
b0 1+
01,
02
b10011 2!
02"
02#
02$
02%
02&
b0 2'
02(
b0 2)
02*
02+
02,
03
b100000 3!
03"
03#
03$
03%
03&
b0 3'
03(
b0 3)
03*
03+
03,
b0 4
b100000 4!
04"
04#
04$
04%
04&
b0 4'
04(
04)
04*
04+
04,
b0 5
b0 5!
05"
05#
05$
05%
05&
05'
05(
05)
05*
15+
b0 5,
16
b0 6!
06"
06#
06$
06%
06&
06'
06(
06)
06*
16+
b0 6,
b10011 7
b0 7!
17"
b0 7#
07$
07%
07&
07'
07(
07)
07*
17+
07,
08
b0 8!
08"
08#
08$
08%
08&
08'
08(
08)
08*
b1111111 8+
b0 8,
09
b0 9!
09"
09#
09$
09%
09&
09'
09(
09)
09*
b10000001 9+
b0 9,
b111 :
b0 :!
0:"
0:#
0:$
0:%
0:&
0:'
0:(
0:)
0:*
b0 :+
0:,
0;
b0 ;!
0;"
0;#
0;$
0;%
0;&
0;'
0;(
0;)
0;*
b110000001 ;+
b0 ;,
0<
b0 <!
0<"
0<#
0<$
0<%
0<&
0<'
0<(
0<)
0<*
b100000000000000000000000 <+
b0 <,
b0 =
b0 =!
b0 ="
0=#
0=$
0=%
0=&
0='
0=(
0=)
0=*
b100000000000000000000000 =+
0=,
b10011 >
b0 >!
b10000000000000000000000000000000 >"
0>#
0>$
0>%
0>&
0>'
0>(
0>)
0>*
b0 >+
b0 >,
b11 ?
0?!
b1111111100000000000000000000000 ?"
0?#
0?$
0?%
0?&
0?'
0?(
0?)
0?*
b10000001 ?+
b0 ?,
1@
0@!
b11111111100000000000000000000000 @"
0@#
0@$
0@%
0@&
0@'
0@(
0@)
0@*
0@+
0@,
b10 A
0A!
b1111111110000000000000000000000 A"
0A#
0A$
0A%
0A&
0A'
0A(
0A)
0A*
0A+
0A,
0B
0B!
b1111111100000000000000000000001 B"
0B#
0B$
0B%
0B&
0B'
0B(
0B)
0B*
0B+
0B,
0C
0C!
b1111111100000000000000000000000 C"
0C#
0C$
0C%
b0 C&
0C'
0C(
0C)
0C*
1C+
0C,
b100010000100 D
b0 D!
b0 D"
0D#
0D$
0D%
0D&
0D'
0D(
0D)
0D*
b10000000000000000000000000000000000000000000000 D+
0D,
0E
b0 E!
0E"
0E#
0E$
0E%
0E&
0E'
0E(
0E)
0E*
0E+
b0 E,
b0 F
0F!
1F"
0F#
0F$
0F%
0F&
0F'
0F(
0F)
0F*
0F+
b0 F,
0G
0G!
b0 G"
0G#
0G$
0G%
0G&
0G'
0G(
0G)
0G*
b0 G+
0G,
b111 H
0H!
0H"
0H#
0H$
0H%
0H&
0H'
0H(
0H)
0H*
b10000001 H+
b0 H,
0I
b0 I!
0I"
b1000000000000000000000000000000000 I#
0I$
0I%
0I&
0I'
0I(
0I)
0I*
b10000000000000000000000000000000000000000000000000000 I+
b0 I,
0J
b0 J!
b0 J"
b1000000000000000000000000000000000 J#
0J$
0J%
0J&
0J'
0J(
0J)
0J*
b100000000000000000000000000000 J+
0J,
0K
b0 K!
b0 K"
b1000000000000000000000000000000000 K#
0K$
0K%
0K&
0K'
0K(
0K)
0K*
b100000000000000000000000000000 K+
0K,
b0 L
0L!
b0 L"
b1000000000000000000000000000000000 L#
0L$
0L%
0L&
0L'
0L(
0L)
0L*
b0 L+
b0 L,
b0 M
0M!
b0 M"
b10000000000000000000000000 M#
0M$
0M%
0M&
0M'
0M(
0M)
0M*
0M+
0M,
b0 N
0N!
0N"
b0 N#
0N$
0N%
0N&
0N'
0N(
0N)
0N*
b0 N+
0N,
0O
b0 O!
b0 O"
b1000000000000000000000000 O#
0O$
0O%
0O&
0O'
0O(
0O)
0O*
0O+
b0 O,
0P
b0 P!
b0 P"
b1000000000000000000000000 P#
0P$
0P%
0P&
0P'
0P(
0P)
0P*
b0 P+
b0 P,
0Q
0Q!
b0 Q"
1Q#
0Q$
0Q%
0Q&
0Q'
0Q(
0Q)
0Q*
b0 Q+
b0 Q,
b0 R
1R!
b0 R"
b0 R#
0R$
0R%
0R&
0R'
0R(
0R)
0R*
b0 R+
b0 R,
0S
b0 S!
b0 S"
b1 S#
0S$
0S%
0S&
0S'
0S(
0S)
0S*
b10000001 S+
b0 S,
0T
b0 T!
b0 T"
b0 T#
0T$
0T%
0T&
0T'
0T(
0T)
0T*
xT+
b0 T,
0U
b0 U!
0U"
b1 U#
0U$
0U%
0U&
0U'
0U(
0U)
0U*
0U+
b0 U,
0V
b0 V!
0V"
0V#
0V$
0V%
0V&
b0 V'
0V(
0V)
0V*
0V+
b0 V,
0W
1W!
0W"
0W#
0W$
0W%
0W&
0W'
0W(
0W)
0W*
1W+
b0 W,
b100 X
b0 X!
1X"
0X#
0X$
0X%
0X&
0X'
0X(
0X)
0X*
b0 X+
b0 X,
b100 Y
0Y!
b100000000000000000000000 Y"
0Y#
1Y$
0Y%
0Y&
0Y'
0Y(
0Y)
0Y*
bz00001 Y+
0Y,
b0 Z
0Z!
b100000000000000000000000 Z"
0Z#
1Z$
0Z%
0Z&
0Z'
0Z(
0Z)
0Z*
bx Z+
b0 Z,
b0 [
b0 [!
0["
0[#
1[$
0[%
0[&
0['
0[(
0[)
0[*
b0 [+
0[,
b0 \
b0 \!
0\"
0\#
0\$
0\%
0\&
0\'
0\(
0\)
0\*
b10000000000000000000000000000000000000000000000 \+
b0 \,
b0 ]
b0 ]!
0]"
0]#
b0 ]$
0]%
0]&
0]'
0](
0])
0]*
b1000 ]+
0],
b0 ^
b111111100000000000000000000000 ^!
0^"
0^#
0^$
0^%
0^&
0^'
0^(
0^)
0^*
0^+
b1000000 ^,
b0 _
0_!
0_"
0_#
0_$
0_%
0_&
0_'
0_(
0_)
0_*
0_+
b1000000 _,
b0 `
0`!
0`"
0`#
1`$
0`%
0`&
0`'
0`(
0`)
0`*
0`+
b0 a
0a!
b100000000000000000000000 a"
0a#
b0 a$
0a%
0a&
0a'
0a(
0a)
0a*
0a+
b0 b
0b!
b100000000000000000000000 b"
0b#
b0 b$
0b%
0b&
0b'
0b(
0b)
b0 b*
0b+
b0 c
0c!
0c"
0c#
b0 c$
0c%
0c&
0c'
0c(
0c)
0c*
0c+
b0 d
0d!
0d"
0d#
b0 d$
0d%
0d&
0d'
0d(
0d)
0d*
0d+
b0 e
0e!
0e"
0e#
b0 e$
0e%
0e&
0e'
0e(
0e)
0e*
b0 e+
b0 f
0f!
0f"
0f#
b0 f$
0f%
0f&
0f'
0f(
0f)
0f*
b0 f+
b0 g
0g!
b0 g"
0g#
b0 g$
0g%
1g&
0g'
0g(
0g)
0g*
b0 g+
b0 h
0h!
b0 h"
0h#
b0 h$
0h%
b0 h&
b1000000000000000000000000000000000 h'
0h(
0h)
0h*
b0 h+
b0 i
0i!
b0 i"
0i#
b0 i$
0i%
b0 i&
b1000000000000000000000000000000000 i'
0i(
0i)
0i*
0i+
b0 j
0j!
0j"
0j#
b0 j$
0j%
b0 j&
b1000000000000000000000000000000000 j'
0j(
0j)
0j*
0j+
b0 k
0k!
0k"
0k#
0k$
0k%
b11111111111111111111111111111111 k&
b1000000000000000000000000000000000 k'
0k(
0k)
0k*
0k+
b0 l
0l!
1l"
0l#
1l$
0l%
0l&
b10000000000000000000000000 l'
0l(
0l)
0l*
1l+
0m
b0 m!
b0 m"
0m#
b0 m$
0m%
b10000000000000000000000000000000 m&
b0 m'
0m(
0m)
0m*
1m+
b0 n
b0 n!
b0 n"
0n#
b0 n$
0n%
b0 n&
b1000000000000000000000000 n'
0n(
0n)
0n*
b1111111 n+
b0 o
0o!
b0 o"
0o#
b0 o$
0o%
b0 o&
b1000000000000000000000000 o'
0o(
0o)
0o*
b1111111 o+
b0 p
0p!
b1 p"
0p#
b0 p$
0p%
b0 p&
1p'
0p(
0p)
0p*
b1111111 p+
b0 q
b0 q!
b0 q"
0q#
b0 q$
0q%
b0 q&
b0 q'
0q(
0q)
0q*
b1111111 q+
b0 r
0r!
b1 r"
0r#
b0 r$
0r%
b0 r&
b1 r'
0r(
0r)
0r*
b100000000000000000000000 r+
b0 s
0s!
b0 s"
0s#
0s$
0s%
b0 s&
b0 s'
0s(
0s)
0s*
b100000000000000000000000 s+
b0 t
b0 t!
0t"
0t#
0t$
0t%
0t&
b1 t'
0t(
0t)
0t*
b0 t+
b0 u
0u!
0u"
0u#
0u$
0u%
1u&
0u'
0u(
0u)
0u*
b1111111 u+
b0 v
0v!
0v"
0v#
0v$
0v%
0v&
0v'
0v(
0v)
0v*
0v+
b0 w
0w!
0w"
0w#
0w$
0w%
1w&
0w'
0w(
0w)
0w*
0w+
b0 x
b0 x!
0x"
0x#
0x$
0x%
b100000000000000000000000 x&
0x'
1x(
0x)
0x*
b10000000000000000000000000000 x+
b0 y
b0 y!
0y"
0y#
0y$
0y%
b100000000000000000000000 y&
0y'
1y(
0y)
0y*
b10000000000000000000000000000 y+
b0 z
b0 z!
0z"
0z#
0z$
0z%
0z&
0z'
1z(
0z)
0z*
0z+
b0 {
b0 {!
0{"
0{#
0{$
0{%
0{&
0{'
0{(
0{)
0{*
0{+
b0 |
b0 |!
0|"
0|#
0|$
0|%
0|&
0|'
b0 |(
0|)
0|*
b0 |+
b0 }
b0 }!
0}"
0}#
0}$
0}%
0}&
0}'
0}(
0})
0}*
b0 }+
b0 ~
0~!
0~"
0~#
0~$
0~%
0~&
0~'
0~(
0~)
0~*
b1111111 ~+
$end

#5000
0!
0)

#10000
1!
1)

#15000
0!
0)

#20000
1!
1)

#22000
0"
0*

#25000
0!
0)

#30000
1!
b1 (
1)
b100 +
b1000010000111 ,
b100 -!
b100 1!
1?!
1C!
1F"
1H"
1I
b111 I!
1S
b10000 U!
b11 V!
b111111100000000000000000000000 V,
b1000 X
b1000 Y
1Y!
b100 [
b111 n
b111111100000000000000000000000 y

#35000
0!
0)

#40000
1!
b10 (
1)
b1000 +
b10000000010000100000111 ,
b1000 -!
b1 .
b1000010000111 /!
b100 0!
b1000 1!
b111 2!
b0 5
b100001 5!
b1000010000111 7
1;
b111 >
b100 >!
b111 ?
1@
b0 A
1B
b100010010000 D
b0 F
1J
1J,
b1100 X
b1100 Y
b100 Z
b1000 [
b100 e

#45000
0!
0)

#50000
1!
b11 (
1)
b1100 +
b1000001000000111010011 ,
b1100 -!
b10000000010000100000111 /!
b1000 0!
b1100 1!
b111 2!
b1000000001000010 5!
b100 6!
b10000000010000100000111 7
b100 9!
b1 <!
b111 >
b1000 >!
b111 ?
1@
b1 D!
1G!
1K
b1 L
b100 S,
1T
b10000 X
b10000 Y
1Y,
b1000 Z
b1100 [
b100 ^
b100 c
b1000 e
b100 i
b1 l
b100 u

#55000
0!
0)

#60000
1!
b100 (
1(!
1)
1)!
b10000 +
1+!
b1000000100011000001001010011 ,
b10000 -!
b0 .
0/
b1000001000000111010011 /!
b1100 0!
b10000 1!
b10011 2!
bx 4
b100000100000011 5!
06
bx 6!
b1000001000000111010011 7
19
b1000 9!
b0 :
1;
b100 ;!
b10 <!
b1 =
b100 =!
b1010011 >
b1100 >!
b11 ?
1@
b11 A
0B
b1xxx00000110 D
1G
b0 H
1L!
b1 L,
b1 M
1M!
1M,
1N!
b100 O!
b100 P!
b100 S!
b1000 S,
b1 T,
1U
b100 W,
b10100 X
b10100 Y
b1100 Z
b10000 [
bx ^
b1000 c
b100 d
b1100 e
b100 f
b100 g
b1100 i
b100 k
b10 l
b100 s
b1000 u
b1 w
b100 z

#65000
0!
0)

#70000
1!
b100 $
b101 (
0(!
1)
0)!
0+!
b1000000000000000000000000000000 -
16
b0 9!
b0 ;!
b0 <!
b0 =!
b0 >!
0?!
0C!
b0 D!
1F"
0G!
0H"
0I
b0 I!
b0 L
0L!
0M!
b1 N
0N!
b0 O!
b100 O,
b0 P!
0S
b0 S!
b1100 S,
0T
b10 T,
b0 U!
1V
b0 V!
b1000 W,
b1 X,
0Y!
b1 Z,
1[,
b111111100000000000000000000000 \
1],
b111111100000000000000000000000 _
b0 c
b0 d
b0 e
b0 f
b0 g
b0 i
b0 k
b0 l
b0 n
b0 s
b1100 u
b10 w
b1000 z
b111111100000000000000000000000 {
b111111100000000000000000000000 }
b1 ~

#75000
0!
0)

#80000
1!
0!$
1!+
b1 "!
1"#
b10000000000000000000000 "'
b10000000000000000000000 ")
1"+
0#"
1##
0#%
0#+
b0 $
b1 $!
0$"
0$#
0$(
b100000000000000000000000 $)
b111111100000000000000000000000 %!
0%$
0%&
b10000000000000000000000 %)
0%+
b111111100000000000000000000000 &!
1&#
b10000000000000000000000 &)
0&*
b1000000000000000000000000000000 '!
1'#
b10000000000000000000000 ')
1'+
b110 (
0(#
b10000000000000000000000 ('
0((
b1 ()
1)
0)$
0)%
b1 ))
1*#
b10000000 *'
b1111111 *)
b1 *+
b10100 +
1+#
0+&
b1 +)
b10000000000000000000000 ++
b10000001000001000001011010011 ,
0,#
1,'
0,(
1,)
0,*
b11111111111111111111111111111111 ,+
b111111100000000000000000000000 -
b10100 -!
0-$
0-'
1-)
1-+
1.#
b1111111 .)
b1000000100011000001001010011 /!
1/#
0/%
b10000000000000000000000 /'
b10000 0!
00#
b1111111 0'
00(
b1 0)
b1111111 0+
b10100 1!
01"
01$
01&
b10000000 1'
b1 1)
b10000000 1+
b10011 2!
12#
02*
13"
03#
b1111111 3'
b1111111 3)
14#
b100000000 4'
04(
04)
b100000010001100000100 5!
15#
05$
05%
15'
05+
b1111111 5,
06
16#
06'
06+
b1000000100011000001001010011 7
b111111100000000000000000000000 7!
07"
b11111110 7#
07&
07+
08(
08*
b10000000 8,
b1100 9!
19"
19#
09$
19'
b10000000 9+
b1 :
b1 :!
1:#
1:'
b11111111 :+
b10 ;!
1;#
0;%
0;'
b10000000 ;+
b1111111 ;,
b11 <!
0<(
0<)
bx =!
1=#
0=$
1=&
1='
b1010011 >
b10000 >!
1>'
0>*
b10000000 >,
b11 ?
1?!
1?#
0?'
b10000000 ?+
1@
1@&
0@(
1A#
0A$
0A%
1A&
1A'
1B&
1B'
0B)
1C#
b11111110 C&
0C'
0C+
0D&
0D(
0D*
1E#
0E$
1E&
1E'
b1111111 E,
1F!
0F"
1F'
1G!
0G%
1G&
0G'
b1 H
1H&
0H(
0H)
b10000000 H+
b10000000 H,
1I
0I$
0I&
1I'
0J
b111111100000000000000000000000 J!
b1111111 J"
b100000000000000000000000000000000 J#
0J&
1J'
0J*
0J,
1K&
0K'
b10000000 L"
b0 L#
1L&
0L(
b0 L,
b0 M
b0 M#
0M$
0M%
0M&
1M'
0M,
b1100000000000000000000000 N#
0N&
1N'
0N)
b1000000000000000000000000000000 O!
b100000000000000000000000 O#
1O&
0O'
b0 O,
b1111111100000000000000000000000 P!
1P&
0P(
0P*
b1111111 Q"
0Q#
0Q$
0Q&
1Q'
b10000000 R"
b1000000000000000000000000000 R#
0R&
0R'
b1111111100000000000000000000000 S!
b11111111 S"
b10000000 S#
0S%
1S&
1S'
b10000000 S+
b0 S,
1T
b1000000010000000000000000000000 T!
b1 T"
b10000000000000000000000 T#
1T&
1T'
0T(
0T)
b0 T,
0U
b10000000 U#
1U$
0U&
1U'
b100 U,
0V#
0V&
b11111110 V'
0V*
b1000000000000000000000000000000 V,
0W!
1W&
b1100 W,
b11000 X
0X"
1X$
1X&
1X'
0X(
b10 X,
b11000 Y
b10000000000000000000000 Y"
0Y$
0Y%
0Y&
1Y'
b10000 Z
b0 Z"
0Z#
0Z&
1Z'
0Z)
b10100 [
b1000000010000000000000000000000 [!
0[$
1[&
b0 \
b10111111100000000000000000000000 \!
1\$
1\&
1\'
0\(
1\*
b111111100000000000000000000000 ]
b1000000000000000000000000000000 ]!
b1000000000000000000000000000 ]$
0]&
b111111000000000000000000000000 ^!
0^&
1^'
b0 _
0_#
0_%
1_&
1_*
b111111100000000000000000000000 `
1`&
1`'
0`(
0`)
1`*
b111111100000000000000000000000 a
b10000000000000000000000 a"
b10000000000000000000000 a$
1a&
1a*
0b&
1b'
b11111110 b*
b1100 c
0c#
b100000000000000000000000 c$
0c*
bx d
b10000000000000000000000 d$
0d&
1d'
0d(
1d*
b10000 e
b10000000000000000000000 e$
0e%
b1000000000000000000000000000000 f
b10000000000000000000000 f$
1f&
0f)
1f*
b1111111100000000000000000000000 g
b10000000000000000000000 g"
0g#
b1 g$
1g*
b1111111 g+
b1000000000000000000000000000000 h
b1 h$
0h(
0h*
b10000000 h+
bx i
b10000000 i"
b1111111 i$
b1 i&
b100000000000000000000000000000000 i'
0i*
b1 j
b1 j$
b10000000000000000000000 j&
1j*
b10 k
0k#
1k$
0k%
b11111111111111111111111111111111 k&
b0 k'
1k*
b11 l
0l"
1l$
1l&
b0 l'
0l(
0l)
0l*
0l+
1m
b1111111 m$
b11000000000000000000000000000000 m&
b1100000000000000000000000 m'
0m*
0m+
b10000000000000000000000 n"
b100000000000000000000000 n'
1n*
b111111100000000000000000000000 o
b1111111 o"
0o#
b1 o$
1o*
b1111110 o+
b10000000 p"
b1 p$
b1111111 p&
0p'
0p(
0p*
b11111110 p+
b1000000010000000000000000000000 q
b1000000010000000000000000000000 q!
b10000000000000000000000 q"
0q%
b10000000 q&
b1000000000000000000000000000 q'
0q*
b1111110 q+
b1000000000000000000000000000000 r
b10000000 r"
b1111111 r$
b11111111 r&
b10000000 r'
0r)
1r*
b1000000010000000000000000000000 s
b100000000 s"
0s#
0s$
b1 s&
b10000000000000000000000 s'
1s*
b1000000000000000000000000000000 t
b1000000010000000000000000000000 t!
1t"
b10000000 t'
1t(
0t*
b0 u
0u"
0u'
0u*
b1111110 u+
0v&
1v*
b0 w
1w"
0w#
0w%
0w&
1w(
1w*
b100 x
b10000000 x!
1x"
b10000000000000000000000 x&
0x(
0x)
0x*
b1000000000000000000000000000000 y
b1111111 y!
0y"
b0 y&
0y*
b1100 z
b10000000 z!
0z'
0z(
1z*
b1000000000000000000000000000000 {
b10000000000000000000000 {!
0{#
0{$
1{(
1{*
1|"
b1000000000000000000000000000 |(
0|*
b1000000000000000000000000000000 }
1}"
0}%
0}*
b10 ~
0~"
0~'
0~)
1~*
b1111110 ~+

#85000
0!
0)

#90000
1!
b10 !!
1!#
0!$
0!(
0!*
0!+
b0 "!
0"#
0"$
b110000000000000000000000 "'
b0 ")
b1000000000000000000000000000000 #
b10 #!
0##
b10000000000000000000000 #'
0#+
b1000000010000000000000000000000 $
b0 $!
1$#
0$%
0$(
b0 $)
b1000000010000000000000000000000 %!
1%#
0%$
0%(
b0 %)
1%+
b1000000010000000000000000000000 &!
0&#
0&$
0&&
b0 &)
b1000000000000000000000000000000 '
b111111100000000000000000000000 '!
0'#
b0 ')
0'*
0'+
b111 (
1(#
0((
b0 ()
1)
1)#
0)$
b10000000000000000000000 )'
0)(
b0 ))
b0 )+
0*#
0*$
0*%
b10000000 *)
b0 *+
b11000 +
0+#
b0 +)
b0 ++
b10000000000000000000000 +,
b11000000100010000001101010011 ,
1,#
0,&
0,'
0,(
0,)
b11111111111111111111111111111111 ,+
bx -
b11000 -!
1-#
0-$
0-(
0-)
0-*
0-+
0.#
0.$
b0 .'
b10000000 .)
b10000000000000000000000 .+
b10000001000001000001011010011 /!
0/#
b0 /'
b0 /)
b10100 0!
10#
00%
b10000000 0'
00(
b0 0)
b10000000 0+
b11000 1!
11#
01$
b10000001 1'
01(
b0 1)
b1111111 1+
b10011 2!
02#
02$
02&
b0 2'
b0 2)
13#
b10000000 3'
b10000000 3)
03*
04#
b11111110 4'
04(
b1000000100000100000101 5!
05#
05$
05'
05(
05)
b10000000 5,
06#
06$
06%
16'
b10000000000000000000000 6,
b10000001000001000001011010011 7
b0 7!
b100000000 7#
b111111100000000000000000000000 8!
08&
18'
08(
b1111111 8,
b10000 9!
09#
09$
19'
09(
09*
b10 :
b11 :!
0:$
0:'
b1 ;!
0;#
1;'
b10000000 ;,
b100 <!
1<#
0<%
1<'
0<(
b110000000000000000000000 <+
b10000000000000000000000 <,
b100 =
0=#
0=$
0='
0=(
0=)
b1010011 >
b10100 >!
1>#
0>$
1>&
0>'
b10000000000000000000000 >+
b1111111 >,
b11 ?
0?#
1?'
0?*
1@
1@#
0@&
1@'
0@(
0A#
0A$
0A&
0A'
0A(
1B#
0B$
0B%
0B&
0B'
0C#
b0 C&
1C'
0C)
1D#
1D'
0D(
b11000000000000000000000000000000000000000000000 D+
0E#
0E$
0E&
0E'
0E(
0E*
b10000000 E,
1F#
0F$
0F'
b10000000000000000000000 F,
1G#
0G&
1G'
b10 H
1H#
0H%
0H&
1H'
0H(
b1111111 H,
b1 I!
b1100000000000000000000000000000000 I#
0I$
0I'
0I(
0I)
b11000000000000000000000000000000000000000000000000000 I+
1J
b0 J!
b10000000 J"
b0 J#
0J$
0J&
0J'
b110000000000000000000000000000 J+
1J,
0K
b111111100000000000000000000000 K!
b10000000000000000000000 K"
0K&
1K'
0K*
b110000000000000000000000000000 K+
b1111111 L"
b100000000000000000000000000000000 L#
0L&
1L'
0L(
b10000000000000000000000 L+
b11000000000000000000000000 M#
0M$
0M'
0M(
1M,
b0 N
b0 N#
0N$
0N%
0N&
0N'
b111111100000000000000000000000 O!
b10000000000000000000000 O"
b1100000000000000000000000 O#
0O&
1O'
0O)
b1000000010000000000000000000000 O,
b1111111110000000000000000000000 P!
b100000000000000000000000 P#
0P&
1P'
0P(
b1000000000000000000000000000000 P,
0Q!
b10000000 Q"
1Q#
0Q$
0Q'
0Q(
0Q*
b1000000000000000000000000000 Q+
b1000000010000000000000000000000 Q,
b1111111 R"
b0 R#
0R$
0R&
1R'
b10000000000000000000000 R+
b1000000000000000000000000000000 R,
b1111111110000000000000000000000 S!
b1 S"
b10000001 S#
0S&
0S'
b10000 S,
b1000000000000000000000000000000 T!
b11111111 T"
b0 T#
0T%
0T&
0T'
0T(
b11 T,
1U
b10000001 U#
1U$
0U'
0U(
0U)
b0 U,
0V
b1 V!
0V#
1V$
0V&
b100000000 V'
b111111100000000000000000000000 V,
1W"
0W#
1W$
0W&
0W*
b0 W,
b11100 X
0X$
0X&
0X'
0X(
b10000000000000000000000 X+
b0 X,
b11100 Y
b0 Y"
1Y$
1Y'
0Y(
0Y,
b10100 Z
b10000000000000000000000 Z"
0Z#
0Z$
0Z%
0Z&
0Z'
b0 Z,
b11000 [
b1000000100000000000000000000000 [!
0[#
1[$
0[&
1['
0[)
0[,
b111111100000000000000000000000 \
b1000000000000000000000000000000 \!
0\$
0\&
0\'
0\(
b1000000000000000000000000000000 ]
b1000000010000000000000000000000 ]!
b0 ]$
1]'
0](
1]*
0],
b1000000010000000000000000000000 ^!
0^&
0^'
b111111100000000000000000000000 _
0_#
0_&
1_'
0_*
b1000000000000000000000000000000 `
0`#
0`%
0`&
0`'
0`(
0`*
b0 a
b110000000000000000000000 a"
b0 a$
1a'
0a(
0a)
0a*
b111111100000000000000000000000 b
b10000000000000000000000 b"
0b&
0b'
b0 b*
b10000 c
0c#
b0 c$
1c'
0d#
b0 d$
1d&
0d'
0d(
0d*
b10100 e
b0 e$
1e'
0e(
b10000000000000000000000 e+
b111111100000000000000000000000 f
b0 f$
0f%
0f&
1f'
0f*
b1111111110000000000000000000000 g
0g#
b0 g$
1g'
0g)
0g*
b10000000 g+
b111111100000000000000000000000 h
b10000000000000000000000 h"
0h#
b0 h$
b0 h&
b1100000000000000000000000000000000 h'
0h(
b1111111 h+
b10000000 i$
b0 i&
b0 i'
0i(
0i*
b11 j
b0 j$
b0 j&
0j*
b1 k
0k#
0k$
b11111111111111111111111111111111 k&
b100000000000000000000000000000000 k'
0k*
b100 l
0l#
0l$
0l%
0l&
b11000000000000000000000000 l'
0l(
b0 m"
b10000000 m$
b10111111100000000000000000000000 m&
b0 m'
0m(
0m)
0m*
b1 n
b0 n"
b0 n$
b10000000000000000000000 n&
b1100000000000000000000000 n'
0n*
b0 o
b10000000 o"
0o#
b0 o$
b100000000000000000000000 o'
0o*
b10000000 o+
b111111100000000000000000000000 p
b10000001 p"
0p#
b0 p$
b10000000 p&
1p'
0p(
b11111111 p+
b1000000000000000000000000000000 q
b1000000000000000000000000000000 q!
b0 q"
b0 q$
b1111111 q&
b0 q'
0q(
0q*
b10000000 q+
b111111100000000000000000000000 r
b10000001 r"
b10000000 r$
0r%
b1 r&
b10000001 r'
0r*
b110000000000000000000000 r+
b1000000000000000000000000000000 s
b11111110 s"
0s#
b11111111 s&
b0 s'
0s)
0s*
b111111100000000000000000000000 t
b1000000000000000000000000000000 t!
0t"
0t#
0t$
b10000001 t'
1t(
b10000000000000000000000 t+
b10000 u
1u"
0u'
1u(
0u*
b10000000 u+
b1000000010000000000000000000000 v
1v&
0v'
1v(
0v*
b11 w
0w#
0w&
0w(
0w*
b0 x
b10000000 x!
0x"
0x#
0x%
b0 x&
1x(
b11000000000000000000000000000 x+
b111111100000000000000000000000 y
b10000000 y!
1y"
b10000000000000000000000 y&
0y(
0y)
0y*
b11000000000000000000000000000 y+
b0 z
b1111111 z!
1z"
0z'
1z(
0z*
b0 {
b0 {!
1{"
0{#
0{'
0{(
0{*
b10000000000000000000000 |!
0|"
0|#
0|$
b0 |(
b0 }
0}"
0}*
b1000000000000000000000000000 }+
b0 ~
1~"
0~%
0~'
0~*
b10000000 ~+

#95000
0!
0)

#100000
1!
b0 !!
0!#
0!$
0!(
0!*
1!+
1"#
0"$
b10000000000000000000000 "'
b10000000000000000000000 ")
1"+
b111111100000000000000000000000 #
b0 #!
1##
0#%
b100000000000000000000000 #'
b0 #)
0#+
b1000000000000000000000000000000 $
0$#
0$%
0$(
b100000000000000000000000 $)
b111111100000000000000000000000 %!
0%#
0%$
0%&
0%(
b10000000000000000000000 %)
0%+
b111111100000000000000000000000 &!
1&#
0&$
0&&
b10000000000000000000000 &)
0&*
b111111100000000000000000000000 '
b1000000000000000000000000000000 '!
1'#
b10000000000000000000000 ')
0'*
1'+
b1000 (
0(#
b10000000000000000000000 ('
0((
b1 ()
1)
0)#
0)$
0)%
b0 )'
0)(
b1 ))
1*#
0*$
0*%
b10000000 *'
b1111111 *)
b1 *+
b11100 +
1+#
0+&
b1 +)
b10000000000000000000000 ++
b0 +,
b1100000010010000100111 ,
0,#
0,&
1,'
0,(
1,)
0,*
b11111111111111111111111111111111 ,+
b11100 -!
0-#
0-$
0-'
0-(
1-)
0-*
1-+
1.#
0.$
b1111111 .)
b0 .+
b11000000100010000001101010011 /!
1/#
0/%
b10000000000000000000000 /'
b11000 0!
00#
00%
b1111111 0'
00(
b1 0)
b1111111 0+
b11100 1!
01#
01$
01&
b10000000 1'
01(
b1 1)
b10000000 1+
b10011 2!
12#
02$
02&
02*
03#
b1111111 3'
b1111111 3)
03*
14#
b100000000 4'
04(
04)
b1100000010001000000110 5!
15#
05$
05%
15'
05(
05)
b1111111 5,
16#
06$
06%
06'
b0 6,
b11000000100010000001101010011 7
b111111100000000000000000000000 7!
b11111110 7#
07&
b1000000000000000000000000000000 8!
08&
08'
08(
08*
b10000000 8,
b10100 9!
19#
09$
19'
09(
09*
b11 :
b1 :!
0:$
1:'
b10 ;!
1;#
0;%
0;'
b1111111 ;,
b101 <!
0<#
0<%
0<'
0<(
0<)
b100000000000000000000000 <+
b0 <,
b1100 =
1=#
0=$
1=&
1='
0=(
0=)
b1010011 >
b11000 >!
0>#
0>$
0>&
1>'
0>*
b0 >+
b10000000 >,
b11 ?
1?#
0?&
0?'
0?*
1@
0@#
1@&
0@'
0@(
1A#
0A$
0A%
1A&
1A'
0A(
0B#
0B$
0B%
1B&
1B'
0B)
1C#
b11111110 C&
0C'
0C)
0D#
0D'
0D(
0D*
b10000000000000000000000000000000000000000000000 D+
1E#
0E$
1E&
1E'
0E(
0E*
b1111111 E,
0F#
0F$
1F'
b0 F,
0G#
0G%
1G&
0G'
b11 H
0H#
0H%
1H&
0H'
0H(
0H)
b10000000 H,
b10 I!
b1000000000000000000000000000000000 I#
0I$
1I'
0I(
0I)
b10000000000000000000000000000000000000000000000000000 I+
b111111100000000000000000000000 J!
b1111111 J"
b100000000000000000000000000000000 J#
0J$
0J&
1J'
0J*
b100000000000000000000000000000 J+
1K
b1000000000000000000000000000000 K!
b0 K"
1K&
0K'
0K*
b100000000000000000000000000000 K+
b10000000 L"
b0 L#
1L&
0L'
0L(
b0 L+
b0 M#
0M$
0M%
1M'
0M(
b1100000000000000000000000 N#
0N$
0N%
0N&
1N'
0N)
b1000000000000000000000000000000 O!
b0 O"
b100000000000000000000000 O#
1O&
0O'
0O)
b1000000000000000000000000000000 O,
b1111111100000000000000000000000 P!
b1000000000000000000000000 P#
1P&
0P'
0P(
0P*
b111111100000000000000000000000 P,
b1111111 Q"
0Q#
0Q$
1Q'
0Q(
0Q*
b0 Q+
b1000000000000000000000000000000 Q,
b10000000 R"
b1000000000000000000000000000 R#
0R$
0R&
0R'
b0 R+
b111111100000000000000000000000 R,
b1111111100000000000000000000000 S!
b11111111 S"
b10000000 S#
0S%
1S&
1S'
b10100 S,
b1000000000000000000000000000000 T!
b1 T"
b10000000000000000000000 T#
0T%
1T&
1T'
0T(
0T)
b100 T,
b10000000 U#
1U$
1U'
0U(
0U)
b1000000010000000000000000000000 U,
1V
b10 V!
0V#
0V$
0V&
b11111110 V'
0V*
bx V,
0W"
0W#
0W$
1W&
0W*
b10000 W,
b100000 X
1X$
1X&
1X'
0X(
b0 X+
b11 X,
b100000 Y
b10000000000000000000000 Y"
0Y$
0Y%
1Y'
0Y(
1Y,
b11000 Z
b0 Z"
0Z#
1Z$
0Z%
0Z&
1Z'
0Z)
b11100 [
b1000000010000000000000000000000 [!
0[#
0[$
1[&
0['
0[)
1[,
b1000000000000000000000000000000 \
b10111111100000000000000000000000 \!
1\$
1\&
1\'
0\(
1\*
b1000000010000000000000000000000 \,
b111111100000000000000000000000 ]
b1000000000000000000000000000000 ]!
b1000000000000000000000000000 ]$
0]'
0](
0]*
b111111000000000000000000000000 ^!
0^&
1^'
0^*
b1000000000000000000000000000000 _
0_#
0_%
1_&
0_'
1_*
b111111100000000000000000000000 `
0`#
0`%
1`&
1`'
0`(
0`)
1`*
b111111100000000000000000000000 a
b10000000000000000000000 a"
b10000000000000000000000 a$
0a'
0a(
0a)
1a*
b1000000000000000000000000000000 b
b100000000000000000000000 b"
b0 b$
0b&
1b'
b11111110 b*
b10100 c
0c#
b100000000000000000000000 c$
0c'
0c*
0d#
b10000000000000000000000 d$
0d&
1d'
0d(
1d*
b11000 e
b10000000000000000000000 e$
0e%
0e'
0e(
b0 e+
b1000000000000000000000000000000 f
b10000000000000000000000 f$
0f%
1f&
0f'
0f)
1f*
b1111111100000000000000000000000 g
b10000000000000000000000 g"
0g#
b1 g$
0g'
0g)
1g*
b1111111 g+
b1000000000000000000000000000000 h
b0 h"
0h#
b1 h$
b0 h&
b1000000000000000000000000000000000 h'
0h(
0h*
b10000000 h+
b1111111 i$
b1 i&
b100000000000000000000000000000000 i'
0i(
0i*
b1 j
b1 j$
b10000000000000000000000 j&
1j*
b10 k
0k#
1k$
0k%
b11111111111111111111111111111111 k&
b0 k'
1k*
b101 l
0l#
1l$
0l%
1l&
b0 l'
0l(
0l)
0l*
b0 m"
b1111111 m$
b11000000000000000000000000000000 m&
b1100000000000000000000000 m'
0m(
0m)
0m*
b10 n
b10000000000000000000000 n"
b0 n$
b0 n&
b100000000000000000000000 n'
1n*
b111111100000000000000000000000 o
b1111111 o"
0o#
b1 o$
b1000000000000000000000000 o'
1o*
b1111110 o+
b1000000000000000000000000000000 p
b10000000 p"
0p#
b1 p$
b1111111 p&
0p'
0p(
0p*
b11111110 p+
b1000000000000000000000000000000 q!
b10000000000000000000000 q"
b0 q$
0q%
b10000000 q&
b1000000000000000000000000000 q'
0q(
0q*
b1111110 q+
b1000000000000000000000000000000 r
b10000000 r"
b1111111 r$
0r%
b11111111 r&
b10000000 r'
0r)
1r*
b100000000000000000000000 r+
b100000000 s"
0s#
0s$
b1 s&
b10000000000000000000000 s'
0s)
1s*
b1000000000000000000000000000000 t
b1000000000000000000000000000000 t!
1t"
0t#
0t$
b10000000 t'
1t(
0t*
b0 t+
b10100 u
0u"
0u'
0u(
0u*
b1111110 u+
b1000000000000000000000000000000 v
0v&
0v'
0v(
1v*
b100 w
0w#
0w%
0w&
1w(
1w*
b1000000010000000000000000000000 x
b10000000 x!
1x"
0x#
0x%
b10000000000000000000000 x&
0x(
0x)
0x*
b10000000000000000000000000000 x+
bx y
b1111111 y!
0y"
b0 y&
1y(
0y)
0y*
b10000000000000000000000000000 y+
b10000 z
b10000000 z!
0z"
0z'
0z(
1z*
b1000000010000000000000000000000 {
0{"
0{#
0{$
0{'
1{(
1{*
b1000000010000000000000000000000 |
b0 |!
1|"
0|#
0|$
b1000000000000000000000000000 |(
0|*
b1000000010000000000000000000000 }
1}"
0}%
0}*
b0 }+
b11 ~
0~"
0~%
0~'
0~)
1~*
b1111110 ~+

#105000
0!
0)

#110000
1!
1!#
0!$
0!(
0!*
1!+
0"#
0"$
b100000000000000000000000 "'
b10000000000000000000000 ")
b1000000000000000000000000000000 #
0##
0#%
b10000000000000000000000 #'
b100000000000000000000000 #)
0#+
1$#
0$%
0$(
b0 $)
b1000000000000000000000000000000 %!
1%#
0%$
0%&
0%(
b10000000000000000000000 %)
0%+
b1000000000000000000000000000000 &!
0&#
0&$
0&&
b10000000000000000000000 &)
0&*
b1000000000000000000000000000000 '
b111111100000000000000000000000 '!
0'#
b10000000000000000000000 ')
0'*
1'+
b1001 (
1(#
b0 ('
0((
b1 ()
1)
1)#
0)$
0)%
b10000000000000000000000 )'
0)(
b1 ))
b0 )+
0*#
0*$
0*%
b1111111 *)
b1 *+
b100000 +
0+#
0+&
b1 +)
b10000000000000000000000 ++
b100000000010001110000111 ,
1,#
0,&
0,'
0,(
0,)
0,*
b11111111111111111111111111111111 ,+
b100000 -!
1-#
0-$
0-'
0-(
1-)
0-*
1-+
0.#
0.$
b0 .'
b1111111 .)
1/
b1100000010010000100111 /!
0/#
0/%
b10000000000000000000000 /'
b0 /)
00
b11100 0!
10#
00%
b1111111 0'
00(
b1 0)
b10000000 0+
11
b100000 1!
11#
01$
01&
b10000000 1'
01(
b1 1)
b1111111 1+
b111 2!
02#
02$
02&
b0 2'
b0 2)
02*
13#
b1111111 3'
b1111111 3)
03*
b1 4
04#
b11111110 4'
04(
04)
b0 5
b110000001001000 5!
05#
05$
05%
05'
05(
05)
b10000000 5,
b1000 6!
06#
06$
06%
16'
b1100000010010000100111 7
b1000000000000000000000000000000 7!
b100000000 7#
07&
b111111100000000000000000000000 8!
08&
18'
08(
08*
b1111111 8,
09
b11000 9!
09#
09$
19'
09(
09*
b111 :
b10 :!
0:$
0:'
0;
b1 ;!
0;#
0;%
1;'
b10000000 ;,
1<
b110 <!
1<#
0<%
1<'
0<(
0<)
b0 =
0=#
0=$
0=&
0='
0=(
0=)
b100111 >
b11100 >!
1>#
0>$
1>&
0>'
0>*
b1111111 >,
b111 ?
0?#
1?&
1?'
0?*
1@
1@#
1@&
1@'
0@(
b0 A
0A#
0A$
0A%
0A&
0A'
0A(
1B#
0B$
0B%
1B&
0B'
0B)
1C
0C#
b11111110 C&
1C'
0C)
b111000000 D
1D#
1D'
0D(
0D*
0E#
0E$
1E&
0E'
0E(
0E*
b10000000 E,
b0 F
1F#
0F$
0F'
0G
1G#
0G%
1G&
1G'
b111 H
1H#
0H%
1H&
1H'
0H(
0H)
b1111111 H,
b11 I!
0I$
0I'
0I(
0I)
b1000000000000000000000000000000 J!
b10000000 J"
b0 J#
0J$
0J&
0J'
0J*
b111111100000000000000000000000 K!
1K&
1K'
0K*
b1111111 L"
b100000000000000000000000000000000 L#
1L&
1L'
0L(
0M$
0M%
0M'
0M(
b1100000000000000000000000 N#
0N$
0N%
0N&
0N'
0N)
b111111100000000000000000000000 O!
b1000000000000000000000000 O#
1O&
1O'
0O)
b1111111100000000000000000000000 P!
b100000000000000000000000 P#
1P&
1P'
0P(
0P*
b1000000000000000000000000000000 P,
0Q!
b10000000 Q"
0Q$
0Q'
0Q(
0Q*
b1111111 R"
b1000000000000000000000000000 R#
0R$
0R&
1R'
b1000000000000000000000000000000 R,
b1 S"
0S%
1S&
0S'
b11000 S,
b1000000000000000000000000000000 T!
b11111111 T"
b10000000000000000000000 T#
0T%
1T&
0T'
0T(
0T)
b101 T,
0U$
0U'
0U(
0U)
b1000000000000000000000000000000 U,
b11 V!
0V#
1V$
0V&
b100000000 V'
0V*
1W"
0W#
1W&
0W*
b10100 W,
b100100 X
1X$
1X&
0X'
0X(
b100 X,
b100100 Y
b0 Y"
1Y$
0Y%
1Y'
0Y(
b11100 Z
b10000000000000000000000 Z"
0Z#
0Z$
0Z%
0Z&
0Z'
0Z)
b100000 [
b1000000010000000000000000000000 [!
0[#
1[&
1['
0[)
b0 \
b111111100000000000000000000000 \!
1\&
0\'
0\(
0\*
b1000000000000000000000000000000 \,
b1000000010000000000000000000000 ]
b1000000000000000000000000000 ]$
1]'
0](
1]*
b1000 ^
b1000000000000000000000000000000 ^!
0^&
0^'
1^*
b0 _
0_#
0_%
1_&
1_'
1_*
b1000000010000000000000000000000 `
0`#
0`%
1`&
0`'
0`(
0`)
0`*
b1000000000000000000000000000000 a
b100000000000000000000000 a"
b10000000000000000000000 a$
1a'
0a(
0a)
1a*
b111111100000000000000000000000 b
b10000000000000000000000 b"
b100000000000000000000000 b$
0b&
0b'
b11111110 b*
b11000 c
0c#
b0 c$
1c'
0d#
b10000000000000000000000 d$
0d&
0d'
0d(
1d*
b11100 e
b10000000000000000000000 e$
0e%
1e'
0e(
b111111100000000000000000000000 f
b10000000000000000000000 f$
0f%
1f&
1f'
0f)
1f*
b0 g"
0g#
b1 g$
1g'
0g)
1g*
b10000000 g+
b111111100000000000000000000000 h
b10000000000000000000000 h"
0h#
b1 h$
b0 h&
0h(
b1111111 h+
b1111111 i$
b1 i&
b0 i'
0i(
0i*
b10 j
b1 j$
b10000000000000000000000 j&
1j*
b1 k
0k#
0k$
0k%
b11111111111111111111111111111111 k&
b100000000000000000000000000000000 k'
1k*
b110 l
0l#
1l$
0l%
1l&
b0 l'
0l(
0l)
b0 m"
b1111111 m$
b10111111100000000000000000000000 m&
b1100000000000000000000000 m'
0m(
0m)
0m*
b11 n
b10000000000000000000000 n"
b0 n$
b1000000000000000000000000 n'
1n*
b1000000000000000000000000000000 o
b1111111 o"
0o#
b1 o$
b100000000000000000000000 o'
1o*
b10000000 o+
b111111100000000000000000000000 p
0p#
b1 p$
b10000000 p&
0p'
0p(
b11111111 p+
b1000000000000000000000000000000 q!
b10000000000000000000000 q"
b0 q$
0q%
b1111111 q&
b1000000000000000000000000000 q'
0q(
0q*
b10000000 q+
b111111100000000000000000000000 r
b1111111 r$
0r%
b1 r&
b10000000 r'
0r)
1r*
b11111110 s"
0s#
0s$
b11111111 s&
b10000000000000000000000 s'
0s)
1s*
b111111100000000000000000000000 t
b1000000000000000000000000000000 t!
0t"
0t#
0t$
b10000000 t'
0t(
b11000 u
1u"
0u'
1u(
0u*
b10000000 u+
1v&
0v'
1v*
b101 w
0w#
0w%
0w&
1w(
1w*
b1000000000000000000000000000000 x
b10000000 x!
0x"
0x#
0x%
b0 x&
1x(
0x)
b10000000 y!
1y"
b10000000000000000000000 y&
0y(
0y)
0y*
b10100 z
b1111111 z!
1z"
0z'
0z(
1z*
b1000000000000000000000000000000 {
1{"
0{#
0{$
0{'
1{(
1{*
b1000000000000000000000000000000 |
0|"
0|#
0|$
b1000000000000000000000000000 |(
b1000000000000000000000000000000 }
0}"
0}%
0}*
b100 ~
1~"
0~%
0~'
0~)
1~*
b10000000 ~+

#115000
0!
0)

#120000
1!
0!"
0!#
0!$
0!(
b100000000000000000000000 !,
0"$
b0 "'
1"+
1",
b111111100000000000000000000000 #
1#"
0##
b110000000000000000000000 #'
0$#
0$(
b1 $,
b0 %!
0%#
0%$
0%(
b0 &!
0&$
1&,
b111111100000000000000000000000 '
b1000000010000000000000000000000 '!
0'#
1',
b1010 (
0(#
0((
1(,
1)
0)#
0)$
0)(
b10000000000000000000000 )+
1),
0*$
b10000000 *'
b1111111 *)
1*,
b100100 +
0+#
b1010101010101010101011 +,
b10011 ,
0,#
1,'
0,(
1,)
b1 ,,
b100100 -!
0-#
0-$
0-(
0-)
b1010101010101010101010101010 -,
b1 .
0.$
b10000000000000000000000 .'
b10000000 .)
b11010 .,
b100000000010001110000111 /!
0/#
b10000000000000000000000 /)
b10000000000000000000000 /+
1/,
10
b100000 0!
00#
b10000000 0'
00(
b0 0+
01
b100100 1!
11"
01#
01$
b10000000 1'
01(
b1000000000000000000000000001 1)
b10000000 1+
b111 2!
02$
b10000000000000000000000 2'
b10000000000000000000000 2)
03"
03#
b10000000 3'
b10000000 3)
b0 4
14#
b100000000 4'
04(
b10000000001000111 5!
15#
05$
05'
05(
15+
b0 5,
b1000 6!
16#
06$
06'
b100000000010001110000111 7
b0 7!
b0 7#
17+
b1000000010000000000000000000000 8!
08'
08(
b10000000 8,
b11100 9!
09$
09'
09(
b1 9+
b10000000000000000000000 9,
b0 :!
0:#
0:$
0:'
b10000000 :+
1;
b11 ;!
0;'
b1 ;+
b0 ;,
0<
b1000 <!
0<#
0<'
0<(
b1000 =!
0=$
0=(
b110000000000000000000000 =+
b111 >
b100000 >!
0>#
0>$
0>'
b10000000000000000000000 >+
b10000000 >,
b111 ?
0?!
0?'
b1 ?+
b10000000000000000000000 ?,
1@
1@!
0@#
0@'
0@(
0A$
0A(
1B
0B#
0B$
0B'
0C
1C!
0C'
b100010010000 D
0D#
0D'
0D(
b11000000000000000000000000000000000000000000000 D+
0E$
0E(
b0 E,
0F!
1F"
0F#
0F$
0F'
0G!
0G#
0G'
1H!
0H'
0H(
b1 H+
b10000000 H,
0I
b111 I!
0I$
0I(
b11000000000000000000000000000000000000000000000000000 I+
b10000000000000000000000 I,
b0 J!
b0 J"
0J$
0J'
b110000000000000000000000000000 J+
b1000000010000000000000000000000 K!
b1100000000000000000000000000000000 K#
0K'
b110000000000000000000000000000 K+
b10000000 L"
b0 L#
0L'
0L(
b10000000000000000000000 L+
b10000000000000000000000 M"
0M$
0M(
0N$
0N'
1O
b1000 O!
b0 O#
0O'
b1000 P!
b10000000000000000000000 P"
b1100000000000000000000000 P#
0P'
0P(
b111111100000000000000000000000 P,
b0 Q"
0Q$
0Q(
b1000000000000000000000000000 Q+
b10000000 R"
0R$
0R'
b10000000000000000000000 R+
b111111100000000000000000000000 R,
1S
b1000 S!
b10000000 S"
1S'
b1 S+
b11100 S,
0T
b0 T!
b10000000 T"
1T'
0T(
b110 T,
0U$
1U'
0U(
0V#
1V$
b0 V'
1W
1W!
0W"
0W#
b11000 W,
b101000 X
0X(
b10000000000000000000000 X+
b101 X,
b101000 Y
0Y$
0Y'
0Y(
b100000 Z
b0 Z"
0Z#
1Z$
b100100 [
0[#
0['
b11000000010000000000000000000000 \!
0\(
b0 ]
b0 ]!
0]'
0](
b1000 ^
b0 ^!
0_#
0_'
b0 `
0`#
0`(
b0 a
b0 a"
0a'
0a(
b1000000010000000000000000000000 b
b110000000000000000000000 b"
b11111110 b*
b11100 c
0c#
0c'
0c*
b1000 d
0d#
0d(
1d+
b100000 e
0e'
0e(
b1000 f
0f'
1f*
b10000000000000000000000 f+
b1000 g
0g#
1g'
1g*
b0 g+
b1000000010000000000000000000000 h
0h#
b10000000000000000000000 h&
0h(
0h*
b10000000 h+
b100100 i
0i(
b0 j
b1100000000000000000000000000000000 j'
1j*
b11 k
0k#
1k$
b0 k'
b1000 l
0l#
0l$
0l(
0l*
1l+
0m
b10000000000000000000000 m"
b10000000 m$
b11000000010000000000000000000000 m&
0m(
b111 n
b10000000000000000000000 n$
b0 n'
1n*
b0 o
b10000000 o"
0o#
b10000000000000000000000 o&
b1100000000000000000000000 o'
b11111111 o+
b1000000010000000000000000000000 p
0p#
b1000000000000000000000000001 p$
b0 p&
0p(
0p*
b1111111 p+
b0 q
b0 q!
b10000000000000000000000 q$
b10000000 q&
0q(
b111111111 q+
b1000000010000000000000000000000 r
b10000000 r$
b10000000 r&
b10000000 r'
1r*
b1000 s
b100000000 s"
0s#
b10000000 s&
b110000000000000000000000 s+
b1000000010000000000000000000000 t
b0 t!
0t"
0t#
b10000000 t'
0t(
0t*
b1010101010101010101011 t+
b11100 u
0u"
0u'
1u(
b11111110 u+
0v&
0v'
1v*
b110 w
0w"
0w#
1w+
b0 x!
0x"
0x#
0x(
0x*
b1010101010101010101010101010 x+
b0 y!
0y"
b0 y&
1y(
b1010101010101010101010101010 y+
b11000 z
b10000000 z!
0z"
0z'
1z*
0{"
0{#
0{'
1{+
0|#
0|*
b1 |+
b10000000000000000000000 }!
0}"
b101010101010101010101010100 }+
b101 ~
0~"
0~'
1~*
b11111110 ~+

#125000
0!
0)

#130000
1!
0!$
0!(
0!*
0!+
b0 !,
0"$
b100000000000000000000000 "'
b0 ")
0"+
0",
b1000000010000000000000000000000 #
b100000000000000000000000 #'
b0 #)
0#+
b1000 $
1$"
0$#
0$%
0$(
0$+
b0 $,
1%
0%$
0%(
b0 %)
0%+
1&
0&$
0&&
b0 &)
0&,
b1000000010000000000000000000000 '
b0 '!
b0 ')
0'*
0'+
0',
b1011 (
0(#
0((
b0 ()
0(,
1)
0)$
b0 )'
0)(
b0 ))
b0 )+
0),
0*$
0*%
b0 *'
b0 *)
b0 *+
b101000 +
b0 +)
b0 ++
b0 +,
0,#
0,&
0,'
0,(
0,)
b11111111111111111111111111111111 ,+
b0 ,,
b111111110000000000000000000000 -
b101000 -!
0-$
1-'
0-(
1-)
0-*
0-+
b10000000000000000000000000000 -,
b0 .
0.$
b0 .'
b0 .)
b11111111111111111111111111111111 .,
b10011 /!
b0 /'
b0 /)
b0 /+
0/,
b100100 0!
00#
00%
b0 0'
00(
b0 0)
b101000 1!
01$
b1 1'
01(
b0 1)
b0 1+
b10011 2!
02$
02&
b0 2'
b0 2)
b0 3'
b0 3)
03*
04#
b0 4'
04(
b0 5!
05#
05$
05(
05)
b0 6!
06#
06$
06%
06'
16+
b10011 7
17"
b0 8!
08&
08(
b0 8,
b100000 9!
09"
09$
09(
09*
b10000001 9+
b0 9,
0:$
b0 :+
0;
b1000 ;!
0;'
b110000001 ;+
b111 <!
0<%
0<(
0=$
0=(
0=)
b100000000000000000000000 =+
b10011 >
b100100 >!
0>$
0>&
b0 >+
b0 >,
b11 ?
1?!
0?&
0?'
0?*
b10000001 ?+
b0 ?,
1@
0@!
0@&
0@(
b10 A
0A$
0A(
0B
0B$
0B%
0B&
b0 C&
0C'
0C)
1C+
b100010000100 D
b1 D!
0D&
0D(
b10000000000000000000000000000000000000000000000 D+
0E$
0E&
0E(
0E*
1F"
0F$
1G!
0G&
0G'
0H!
1H"
0H#
0H%
0H&
0H(
b10000001 H+
b0 H,
1I
0I$
0I&
0I(
0I)
b10000000000000000000000000000000000000000000000000000 I+
b0 I,
0J
b1000000000000000000000000000000000 J#
0J$
0J&
b100000000000000000000000000000 J+
0J,
b0 K!
b1000000000000000000000000000000000 K#
0K&
0K'
0K*
b100000000000000000000000000000 K+
1K,
b1 L
b0 L"
b1000000000000000000000000000000000 L#
0L&
0L(
b0 L+
b0 M"
b10000000000000000000000000 M#
0M$
0M&
0M(
0M,
b0 N#
0N$
0N%
0N&
1N,
0O
b1000000000000000000000000 O#
0O&
0O'
0O)
b1000 O,
b0 P"
b1000000000000000000000000 P#
0P&
0P(
b1000000010000000000000000000000 P,
1Q#
0Q$
0Q&
0Q(
0Q*
b0 Q+
b0 Q,
b0 R"
b0 R#
0R$
0R&
b0 R+
b1000000010000000000000000000000 R,
b0 S"
b1 S#
0S&
0S'
b10000001 S+
b100000 S,
1T
b0 T"
b0 T#
0T%
0T&
0T'
0T(
b1000 T,
0U
b10000 U!
b1 U#
0U$
0U&
0U'
0U(
0U)
0V#
0V$
0V&
0W
0W#
0W&
0W*
b11100 W,
b101100 X
1X"
0X$
0X&
0X(
b0 X+
b110 X,
b101100 Y
1Y!
b100000000000000000000000 Y"
1Y$
0Y&
0Y(
b100100 Z
b100000000000000000000000 Z"
0Z#
1Z$
0Z%
0Z&
b101000 [
b0 [!
0[#
1[$
0[&
0[)
b0 \!
0\$
0\&
0\(
b0 ]$
0]&
0](
0]*
b0 ^
b111111100000000000000000000000 ^!
0^&
0^*
0_#
0_&
0_*
0`#
0`%
0`&
0`(
b100000000000000000000000 a"
b0 a$
0a&
0a(
0a)
0a*
b0 b
0b!
b100000000000000000000000 b"
b0 b$
0b&
b0 b*
b100000 c
0c#
0c&
0c*
0c+
0d#
b0 d$
0d&
0d(
0d*
0d+
b100100 e
b0 e$
0e(
b0 f$
0f%
0f&
0f*
b0 f+
0g#
b0 g$
0g'
0g)
0g*
b0 h
b0 h"
0h#
b0 h$
b0 h&
0h(
0h*
b0 h+
b101000 i
0i!
b0 i"
b0 i$
b0 i&
b1000000000000000000000000000000000 i'
0i(
0i*
b0 j$
b0 j&
b1000000000000000000000000000000000 j'
0j*
b1000 k
0k#
0k$
b11111111111111111111111111111111 k&
b1000000000000000000000000000000000 k'
0k*
b111 l
0l!
1l"
0l#
1l$
0l%
0l&
b10000000000000000000000000 l'
0l(
0l*
b0 m"
b0 m$
b10000000000000000000000000000000 m&
b0 m'
0m(
0m)
0m*
1m+
b0 n"
b0 n$
b1000000000000000000000000 n'
0n*
b0 o"
0o#
b0 o$
b0 o&
b1000000000000000000000000 o'
0o*
b1111111 o+
b0 p
b1 p"
0p#
b0 p$
1p'
0p(
0p*
b0 q"
b0 q$
b0 q&
b0 q'
0q(
0q*
b1111111 q+
b0 r
b1 r"
b0 r$
0r%
b0 r&
b1 r'
0r*
b0 s"
0s#
b0 s&
b0 s'
0s)
0s*
b100000000000000000000000 s+
b0 t
0t#
0t$
b1 t'
0t(
0t*
b0 t+
b100000 u
0u"
0u'
0u(
0u*
b1111111 u+
b0 v
0v'
0v*
b1000 w
0w#
1w&
0w(
0w*
0w+
0x#
0x%
b100000000000000000000000 x&
1x(
0x*
b10000000000000000000000000000 x+
0y"
b100000000000000000000000 y&
1y(
0y)
0y*
b10000000000000000000000000000 y+
b11100 z
b0 z!
0z'
1z(
0z*
0{#
0{'
0{(
0{*
0{+
0|#
0|$
b0 |(
0|*
b0 |+
b0 }!
0}*
b0 }+
b110 ~
0~"
0~%
0~'
0~*
b1111111 ~+

#135000
0!
0)

#140000
1!
b0 #
0%
0&
b0 '
b1100 (
1)
b101100 +
b1000000010000000000000000000000 -
b101100 -!
b101000 0!
b101100 1!
16
b100100 9!
b0 ;!
b0 <!
b0 =!
b101000 >!
b0 D!
0G!
1J
1J,
0K
0K,
b0 L
b1 L,
b1 M
1M,
0N,
b0 O!
b0 P!
b0 P,
b0 R,
b0 S!
b100100 S,
0T
b111 T,
1U
b1000 U,
0V
b111111110000000000000000000000 V,
b100000 W,
b110000 X
b1000 X,
b110000 Y
0Y,
b101000 Z
b101100 [
0[,
b0 \,
b100100 c
b0 d
b101000 e
b0 f
b0 g
b100100 i
b0 k
b0 l
b0 s
b100100 u
b111 w
b1000 x
b111111110000000000000000000000 y
b100000 z
b1000 {
b0 |
b0 }
b1000 ~

#145000
0!
0)

#150000
1!
b0 $
b1101 (
1)
b110000 +
b111111100000000000000000000000 -
b110000 -!
b101100 0!
b110000 1!
b101000 9!
b101100 >!
1K
b0 L,
b0 M
0M,
b1 N
b0 O,
b101000 S,
b0 T,
0U
1V
b1000000010000000000000000000000 V,
b100100 W,
b110100 X
b111 X,
b110100 Y
1Y,
b101100 Z
b1 Z,
b110000 [
1[,
1],
b101000 c
b101100 e
b101000 i
b101000 u
b0 w
b1000000010000000000000000000000 y
b100100 z
b1000000010000000000000000000000 {
b1000000010000000000000000000000 }
b111 ~

#155000
0!
0)

#160000
1!
b1110 (
1)
b110100 +
b110100 -!
b110000 0!
b110100 1!
b101100 9!
b110000 >!
b0 N
b101100 S,
b0 U,
0V
b111111100000000000000000000000 V,
b101000 W,
b111000 X
b0 X,
b111000 Y
b110000 Z
b0 Z,
b110100 [
0[,
0],
b101100 c
b110000 e
b101100 i
b101100 u
b0 x
b111111100000000000000000000000 y
b101000 z
b0 {
b0 }
b0 ~

#165000
0!
0)

#170000
1!
b1111 (
1)
b111000 +
b111000 -!
b110100 0!
b111000 1!
b110000 9!
b110100 >!
b110000 S,
b101100 W,
b111100 X
b111100 Y
b110100 Z
b111000 [
b110000 c
b110100 e
b110000 i
b110000 u
b101100 z

#175000
0!
0)

#180000
1!
b10000 (
1)
b111100 +
b111100 -!
b111000 0!
b111100 1!
b110100 9!
b111000 >!
b110100 S,
b110000 W,
b1000000 X
b1000000 Y
b111000 Z
b111100 [
b110100 c
b111000 e
b110100 i
b110100 u
b110000 z

#185000
0!
0)

#190000
1!
b10001 (
1)
b1000000 +
b1000000 -!
b111100 0!
b1000000 1!
b111000 9!
b111100 >!
b111000 S,
b110100 W,
b1000100 X
b1000100 Y
b111100 Z
b1000000 [
b111000 c
b111100 e
b111000 i
b111000 u
b110100 z

#195000
0!
0)

#200000
1!
b10010 (
1)
b1000100 +
b1000100 -!
b1000000 0!
b1000100 1!
b111100 9!
b1000000 >!
b111100 S,
b111000 W,
b1001000 X
b1001000 Y
b1000000 Z
b1000100 [
b111100 c
b1000000 e
b111100 i
b111100 u
b111000 z

#205000
0!
0)

#210000
1!
b10011 (
1)
b1001000 +
b1001000 -!
b1000100 0!
b1001000 1!
b1000000 9!
b1000100 >!
b1000000 S,
b111100 W,
b1001100 X
b1001100 Y
b1000100 Z
b1001000 [
b1000000 c
b1000100 e
b1000000 i
b1000000 u
b111100 z

#215000
0!
0)

#220000
1!
b10100 (
1)
b1001100 +
b1001100 -!
b1001000 0!
b1001100 1!
b1000100 9!
b1001000 >!
b1000100 S,
b1000000 W,
b1010000 X
b1010000 Y
b1001000 Z
b1001100 [
b1000100 c
b1001000 e
b1000100 i
b1000100 u
b1000000 z

#225000
0!
0)

#230000
1!
b10101 (
1)
b1010000 +
b1010000 -!
b1001100 0!
b1010000 1!
b1001000 9!
b1001100 >!
b1001000 S,
b1000100 W,
b1010100 X
b1010100 Y
b1001100 Z
b1010000 [
b1001000 c
b1001100 e
b1001000 i
b1001000 u
b1000100 z

#235000
0!
0)

#240000
1!
b10110 (
1)
b1010100 +
b1010100 -!
b1010000 0!
b1010100 1!
b1001100 9!
b1010000 >!
b1001100 S,
b1001000 W,
b1011000 X
b1011000 Y
b1010000 Z
b1010100 [
b1001100 c
b1010000 e
b1001100 i
b1001100 u
b1001000 z

#245000
0!
0)

#250000
1!
b10111 (
1)
b1011000 +
b1011000 -!
b1010100 0!
b1011000 1!
b1010000 9!
b1010100 >!
b1010000 S,
b1001100 W,
b1011100 X
b1011100 Y
b1010100 Z
b1011000 [
b1010000 c
b1010100 e
b1010000 i
b1010000 u
b1001100 z

#255000
0!
0)

#260000
1!
b11000 (
1)
b1011100 +
b1011100 -!
b1011000 0!
b1011100 1!
b1010100 9!
b1011000 >!
b1010100 S,
b1010000 W,
b1100000 X
b1100000 Y
b1011000 Z
b1011100 [
b1010100 c
b1011000 e
b1010100 i
b1010100 u
b1010000 z

#265000
0!
0)

#270000
1!
b11001 (
1)
b1100000 +
b1100000 -!
b1011100 0!
b1100000 1!
b1011000 9!
b1011100 >!
b1011000 S,
b1010100 W,
b1100100 X
b1100100 Y
b1011100 Z
b1100000 [
b1011000 c
b1011100 e
b1011000 i
b1011000 u
b1010100 z

#275000
0!
0)

#280000
1!
b11010 (
1)
b1100100 +
b1100100 -!
b1100000 0!
b1100100 1!
b1011100 9!
b1100000 >!
b1011100 S,
b1011000 W,
b1101000 X
b1101000 Y
b1100000 Z
b1100100 [
b1011100 c
b1100000 e
b1011100 i
b1011100 u
b1011000 z

#285000
0!
0)

#290000
1!
b11011 (
1)
b1101000 +
b1101000 -!
b1100100 0!
b1101000 1!
b1100000 9!
b1100100 >!
b1100000 S,
b1011100 W,
b1101100 X
b1101100 Y
b1100100 Z
b1101000 [
b1100000 c
b1100100 e
b1100000 i
b1100000 u
b1011100 z

#295000
0!
0)

#300000
1!
b11100 (
1)
b1101100 +
b1101100 -!
b1101000 0!
b1101100 1!
b1100100 9!
b1101000 >!
b1100100 S,
b1100000 W,
b1110000 X
b1110000 Y
b1101000 Z
b1101100 [
b1100100 c
b1101000 e
b1100100 i
b1100100 u
b1100000 z

#305000
0!
0)

#310000
1!
b11101 (
1)
b1110000 +
b1110000 -!
b1101100 0!
b1110000 1!
b1101000 9!
b1101100 >!
b1101000 S,
b1100100 W,
b1110100 X
b1110100 Y
b1101100 Z
b1110000 [
b1101000 c
b1101100 e
b1101000 i
b1101000 u
b1100100 z

#315000
0!
0)

#320000
1!
b11110 (
1)
b1110100 +
b1110100 -!
b1110000 0!
b1110100 1!
b1101100 9!
b1110000 >!
b1101100 S,
b1101000 W,
b1111000 X
b1111000 Y
b1110000 Z
b1110100 [
b1101100 c
b1110000 e
b1101100 i
b1101100 u
b1101000 z

#325000
0!
0)

#330000
1!
b11111 (
1)
b1111000 +
b1111000 -!
b1110100 0!
b1111000 1!
b1110000 9!
b1110100 >!
b1110000 S,
b1101100 W,
b1111100 X
b1111100 Y
b1110100 Z
b1111000 [
b1110000 c
b1110100 e
b1110000 i
b1110000 u
b1101100 z

#335000
0!
0)

#340000
1!
b100000 (
1)
b1111100 +
b1111100 -!
b1111000 0!
b1111100 1!
b1110100 9!
b1111000 >!
b1110100 S,
b1110000 W,
b10000000 X
b10000000 Y
b1111000 Z
b1111100 [
b1110100 c
b1111000 e
b1110100 i
b1110100 u
b1110000 z

#345000
0!
0)

#350000
1!
b100001 (
1)
b10000000 +
b10000000 -!
b1111100 0!
b10000000 1!
b1111000 9!
b1111100 >!
b1111000 S,
b1110100 W,
b10000100 X
b10000100 Y
b1111100 Z
b10000000 [
b1111000 c
b1111100 e
b1111000 i
b1111000 u
b1110100 z

#355000
0!
0)

#360000
1!
b100010 (
1)
b10000100 +
b10000100 -!
b10000000 0!
b10000100 1!
b1111100 9!
b10000000 >!
b1111100 S,
b1111000 W,
b10001000 X
b10001000 Y
b10000000 Z
b10000100 [
b1111100 c
b10000000 e
b1111100 i
b1111100 u
b1111000 z

#365000
0!
0)

#370000
1!
b100011 (
1)
b10001000 +
b10001000 -!
b10000100 0!
b10001000 1!
b10000000 9!
b10000100 >!
b10000000 S,
b1111100 W,
b10001100 X
b10001100 Y
b10000100 Z
b10001000 [
b10000000 c
b10000100 e
b10000000 i
b10000000 u
b1111100 z

#375000
0!
0)

#380000
1!
b100100 (
1)
b10001100 +
b10001100 -!
b10001000 0!
b10001100 1!
b10000100 9!
b10001000 >!
b10000100 S,
b10000000 W,
b10010000 X
b10010000 Y
b10001000 Z
b10001100 [
b10000100 c
b10001000 e
b10000100 i
b10000100 u
b10000000 z

#385000
0!
0)

#390000
1!
b100101 (
1)
b10010000 +
b10010000 -!
b10001100 0!
b10010000 1!
b10001000 9!
b10001100 >!
b10001000 S,
b10000100 W,
b10010100 X
b10010100 Y
b10001100 Z
b10010000 [
b10001000 c
b10001100 e
b10001000 i
b10001000 u
b10000100 z

#395000
0!
0)

#400000
1!
b100110 (
1)
b10010100 +
b10010100 -!
b10010000 0!
b10010100 1!
b10001100 9!
b10010000 >!
b10001100 S,
b10001000 W,
b10011000 X
b10011000 Y
b10010000 Z
b10010100 [
b10001100 c
b10010000 e
b10001100 i
b10001100 u
b10001000 z

#405000
0!
0)

#410000
1!
b100111 (
1)
b10011000 +
b10011000 -!
b10010100 0!
b10011000 1!
b10010000 9!
b10010100 >!
b10010000 S,
b10001100 W,
b10011100 X
b10011100 Y
b10010100 Z
b10011000 [
b10010000 c
b10010100 e
b10010000 i
b10010000 u
b10001100 z

#415000
0!
0)

#420000
1!
b101000 (
1)
b10011100 +
b10011100 -!
b10011000 0!
b10011100 1!
b10010100 9!
b10011000 >!
b10010100 S,
b10010000 W,
b10100000 X
b10100000 Y
b10011000 Z
b10011100 [
b10010100 c
b10011000 e
b10010100 i
b10010100 u
b10010000 z

#425000
0!
0)

#430000
1!
b101001 (
1)
b10100000 +
b10100000 -!
b10011100 0!
b10100000 1!
b10011000 9!
b10011100 >!
b10011000 S,
b10010100 W,
b10100100 X
b10100100 Y
b10011100 Z
b10100000 [
b10011000 c
b10011100 e
b10011000 i
b10011000 u
b10010100 z

#435000
0!
0)

#440000
1!
b101010 (
1)
b10100100 +
b10100100 -!
b10100000 0!
b10100100 1!
b10011100 9!
b10100000 >!
b10011100 S,
b10011000 W,
b10101000 X
b10101000 Y
b10100000 Z
b10100100 [
b10011100 c
b10100000 e
b10011100 i
b10011100 u
b10011000 z

#445000
0!
0)

#450000
1!
b101011 (
1)
b10101000 +
b10101000 -!
b10100100 0!
b10101000 1!
b10100000 9!
b10100100 >!
b10100000 S,
b10011100 W,
b10101100 X
b10101100 Y
b10100100 Z
b10101000 [
b10100000 c
b10100100 e
b10100000 i
b10100000 u
b10011100 z

#455000
0!
0)

#460000
1!
b101100 (
1)
b10101100 +
b10101100 -!
b10101000 0!
b10101100 1!
b10100100 9!
b10101000 >!
b10100100 S,
b10100000 W,
b10110000 X
b10110000 Y
b10101000 Z
b10101100 [
b10100100 c
b10101000 e
b10100100 i
b10100100 u
b10100000 z

#465000
0!
0)

#470000
1!
b101101 (
1)
b10110000 +
b10110000 -!
b10101100 0!
b10110000 1!
b10101000 9!
b10101100 >!
b10101000 S,
b10100100 W,
b10110100 X
b10110100 Y
b10101100 Z
b10110000 [
b10101000 c
b10101100 e
b10101000 i
b10101000 u
b10100100 z

#475000
0!
0)

#480000
1!
b101110 (
1)
b10110100 +
b10110100 -!
b10110000 0!
b10110100 1!
b10101100 9!
b10110000 >!
b10101100 S,
b10101000 W,
b10111000 X
b10111000 Y
b10110000 Z
b10110100 [
b10101100 c
b10110000 e
b10101100 i
b10101100 u
b10101000 z

#485000
0!
0)

#490000
1!
b101111 (
1)
b10111000 +
b10111000 -!
b10110100 0!
b10111000 1!
b10110000 9!
b10110100 >!
b10110000 S,
b10101100 W,
b10111100 X
b10111100 Y
b10110100 Z
b10111000 [
b10110000 c
b10110100 e
b10110000 i
b10110000 u
b10101100 z

#495000
0!
0)

#500000
1!
b110000 (
1)
b10111100 +
b10111100 -!
b10111000 0!
b10111100 1!
b10110100 9!
b10111000 >!
b10110100 S,
b10110000 W,
b11000000 X
b11000000 Y
b10111000 Z
b10111100 [
b10110100 c
b10111000 e
b10110100 i
b10110100 u
b10110000 z

#505000
0!
0)

#510000
1!
b110001 (
1)
b11000000 +
b11000000 -!
b10111100 0!
b11000000 1!
b10111000 9!
b10111100 >!
b10111000 S,
b10110100 W,
b11000100 X
b11000100 Y
b10111100 Z
b11000000 [
b10111000 c
b10111100 e
b10111000 i
b10111000 u
b10110100 z

#515000
0!
0)

#520000
1!
b110010 (
1)
b11000100 +
b11000100 -!
b11000000 0!
b11000100 1!
b10111100 9!
b11000000 >!
b10111100 S,
b10111000 W,
b11001000 X
b11001000 Y
b11000000 Z
b11000100 [
b10111100 c
b11000000 e
b10111100 i
b10111100 u
b10111000 z

#525000
0!
0)

#530000
1!
b110011 (
1)
b11001000 +
b11001000 -!
b11000100 0!
b11001000 1!
b11000000 9!
b11000100 >!
b11000000 S,
b10111100 W,
b11001100 X
b11001100 Y
b11000100 Z
b11001000 [
b11000000 c
b11000100 e
b11000000 i
b11000000 u
b10111100 z

#535000
0!
0)

#540000
1!
b110100 (
1)
b11001100 +
b11001100 -!
b11001000 0!
b11001100 1!
b11000100 9!
b11001000 >!
b11000100 S,
b11000000 W,
b11010000 X
b11010000 Y
b11001000 Z
b11001100 [
b11000100 c
b11001000 e
b11000100 i
b11000100 u
b11000000 z

#545000
0!
0)

#550000
1!
b110101 (
1)
b11010000 +
b11010000 -!
b11001100 0!
b11010000 1!
b11001000 9!
b11001100 >!
b11001000 S,
b11000100 W,
b11010100 X
b11010100 Y
b11001100 Z
b11010000 [
b11001000 c
b11001100 e
b11001000 i
b11001000 u
b11000100 z

#555000
0!
0)

#560000
1!
b110110 (
1)
b11010100 +
b11010100 -!
b11010000 0!
b11010100 1!
b11001100 9!
b11010000 >!
b11001100 S,
b11001000 W,
b11011000 X
b11011000 Y
b11010000 Z
b11010100 [
b11001100 c
b11010000 e
b11001100 i
b11001100 u
b11001000 z

#565000
0!
0)

#570000
1!
b110111 (
1)
b11011000 +
b11011000 -!
b11010100 0!
b11011000 1!
b11010000 9!
b11010100 >!
b11010000 S,
b11001100 W,
b11011100 X
b11011100 Y
b11010100 Z
b11011000 [
b11010000 c
b11010100 e
b11010000 i
b11010000 u
b11001100 z

#575000
0!
0)

#580000
1!
b111000 (
1)
b11011100 +
b11011100 -!
b11011000 0!
b11011100 1!
b11010100 9!
b11011000 >!
b11010100 S,
b11010000 W,
b11100000 X
b11100000 Y
b11011000 Z
b11011100 [
b11010100 c
b11011000 e
b11010100 i
b11010100 u
b11010000 z

#585000
0!
0)

#590000
1!
b111001 (
1)
b11100000 +
b11100000 -!
b11011100 0!
b11100000 1!
b11011000 9!
b11011100 >!
b11011000 S,
b11010100 W,
b11100100 X
b11100100 Y
b11011100 Z
b11100000 [
b11011000 c
b11011100 e
b11011000 i
b11011000 u
b11010100 z

#595000
0!
0)

#600000
1!
b111010 (
1)
b11100100 +
b11100100 -!
b11100000 0!
b11100100 1!
b11011100 9!
b11100000 >!
b11011100 S,
b11011000 W,
b11101000 X
b11101000 Y
b11100000 Z
b11100100 [
b11011100 c
b11100000 e
b11011100 i
b11011100 u
b11011000 z

#605000
0!
0)

#610000
1!
b111011 (
1)
b11101000 +
b11101000 -!
b11100100 0!
b11101000 1!
b11100000 9!
b11100100 >!
b11100000 S,
b11011100 W,
b11101100 X
b11101100 Y
b11100100 Z
b11101000 [
b11100000 c
b11100100 e
b11100000 i
b11100000 u
b11011100 z

#615000
0!
0)

#620000
1!
b111100 (
1)
b11101100 +
b11101100 -!
b11101000 0!
b11101100 1!
b11100100 9!
b11101000 >!
b11100100 S,
b11100000 W,
b11110000 X
b11110000 Y
b11101000 Z
b11101100 [
b11100100 c
b11101000 e
b11100100 i
b11100100 u
b11100000 z

#625000
0!
0)

#630000
1!
b111101 (
1)
b11110000 +
b11110000 -!
b11101100 0!
b11110000 1!
b11101000 9!
b11101100 >!
b11101000 S,
b11100100 W,
b11110100 X
b11110100 Y
b11101100 Z
b11110000 [
b11101000 c
b11101100 e
b11101000 i
b11101000 u
b11100100 z

#635000
0!
0)

#640000
1!
b111110 (
1)
b11110100 +
b11110100 -!
b11110000 0!
b11110100 1!
b11101100 9!
b11110000 >!
b11101100 S,
b11101000 W,
b11111000 X
b11111000 Y
b11110000 Z
b11110100 [
b11101100 c
b11110000 e
b11101100 i
b11101100 u
b11101000 z

#645000
0!
0)

#650000
1!
b111111 (
1)
b11111000 +
b11111000 -!
b11110100 0!
b11111000 1!
b11110000 9!
b11110100 >!
b11110000 S,
b11101100 W,
b11111100 X
b11111100 Y
b11110100 Z
b11111000 [
b11110000 c
b11110100 e
b11110000 i
b11110000 u
b11101100 z

#655000
0!
0)

#660000
1!
b1000000 (
1)
b11111100 +
b11111100 -!
b11111000 0!
b11111100 1!
b11110100 9!
b11111000 >!
b11110100 S,
b11110000 W,
b100000000 X
b100000000 Y
b11111000 Z
b11111100 [
b11110100 c
b11111000 e
b11110100 i
b11110100 u
b11110000 z

#665000
0!
0)

#670000
1!
b1000001 (
1)
b100000000 +
bx ,
b100000000 -!
b11111100 0!
b100000000 1!
b11111000 9!
b11111100 >!
b11111000 S,
b11110100 W,
b100000100 X
b100000100 Y
b11111100 Z
b100000000 [
b11111000 c
b11111100 e
b11111000 i
b11111000 u
b11110100 z

#675000
0!
0)

#680000
1!
b1000010 (
1)
b100000100 +
b100000100 -!
bx .
x/
bx /!
x0
b100000000 0!
x1
b100000100 1!
x2
bx 2!
x3
bx 4
bx 5
bx 5!
bx 6!
bx 7
x8
x9
b11111100 9!
x;
x<
bx >
b100000000 >!
bx ?
x@
bx A
xB
xC
bx D
xE
bx F
xG
b11111100 S,
b11111000 W,
b100001000 X
b100001000 Y
b100000000 Z
b100000100 [
bx \
bx ]
bx ^
bx _
bx `
b11111100 c
b100000000 e
b11111100 i
b11111100 u
b11111000 z

#685000
0!
0)

#690000
1!
bx !!
x!"
x!#
x!$
x!%
x!&
x!'
x!(
x!)
x!*
x!+
bx !,
bx "!
x""
x"#
x"$
x"%
x"&
bx "'
x"(
bx ")
x"*
x"+
x",
x#"
x##
x#$
x#%
x#&
bx #'
x#(
bx0 #)
x#*
x#,
x$"
x$#
x$$
x$%
x$&
x$'
x$(
bx0 $)
x$*
bx %!
x%"
x%#
x%$
x%%
x%&
x%'
x%(
bx %)
x%*
x%+
bx &!
x&"
x&#
x&$
x&%
x&&
x&'
x&(
bx &)
x&*
x&,
bx '!
x'"
x'#
x'$
x'%
x'&
x''
x'(
bx ')
x'*
x',
b1000011 (
x(!
x("
x(#
x($
x(%
x(&
bx ('
x((
x(*
x(+
x(,
1)
x)!
x)"
x)#
x)$
x)%
x)&
bx )'
x)(
x)*
bx )+
x),
x*!
x*"
x*#
x*$
x*%
x*&
bx *'
x*(
bx *)
x**
x*,
b100001000 +
x+!
x+"
x+#
x+$
x+%
x+&
x+'
x+(
x+*
bx ++
bx +,
x,!
x,"
x,#
x,$
x,%
x,&
x,'
x,(
x,)
x,*
b11111111111111111111111111111111 ,+
b100001000 -!
x-"
x-#
x-$
x-%
x-&
x-'
x-(
x-)
x-*
bx -,
x."
x.#
x.$
x.%
x.&
bx .'
x.(
bx .)
x.*
bx .+
b11111111111111111111111111111111 .,
x/"
x/#
x/$
x/%
x/&
bx /'
x/(
bx /)
x/*
bx /+
b100000100 0!
x0"
x0#
x0$
x0%
x0&
bx 0'
x0(
x0*
bx 0+
x0,
b100001000 1!
x1"
x1#
x1$
x1%
x1&
bx 1'
x1(
bx00000 1)
x1*
bx 1+
x1,
x2"
x2#
x2$
x2%
x2&
bx 2'
x2(
bx 2)
x2*
x2+
x2,
x3"
x3#
x3$
x3%
x3&
bx 3'
x3(
bx 3)
x3*
x3+
x3,
x4"
x4#
x4$
x4%
x4&
bx0 4'
x4(
x4)
x4*
x4+
x4,
x5"
x5#
x5$
x5%
x5&
x5'
x5(
x5)
x5*
x5+
bx 5,
x6
x6"
x6#
x6$
x6%
x6&
x6'
x6(
x6*
x6+
bx 6,
bx 7!
x7"
bx0 7#
x7$
x7%
x7&
x7(
x7)
x7*
x7+
x7,
bx 8!
x8"
x8$
x8%
x8&
x8'
x8(
x8)
x8*
bx 8,
b100000000 9!
x9"
x9#
x9$
x9%
x9&
x9'
x9(
x9*
bx 9+
bx 9,
bx :!
x:"
x:#
x:$
x:%
x:&
x:'
x:(
x:)
x:*
bx :+
x:,
bx ;!
x;"
x;#
x;$
x;%
x;&
x;'
x;(
x;)
x;*
bx ;+
bx ;,
bx <!
x<"
x<#
x<$
x<%
x<&
x<'
x<(
x<)
x<*
b1xxxxxxxxxxxxxxxxxxxxxxx <+
bx <,
bx =!
x=#
x=$
x=%
x=&
x='
x=(
x=)
x=*
b1xxxxxxxxxxxxxxxxxxxxxxx =+
x=,
b100000100 >!
x>#
x>$
x>%
x>&
x>'
x>(
x>)
x>*
bx >+
bx >,
x?!
x?#
x?$
x?%
x?&
x?'
x?(
x?)
x?*
bx ?+
bx ?,
x@!
x@#
x@$
x@%
x@&
x@'
x@(
x@)
x@*
x@+
x@,
xA!
xA#
xA$
xA%
xA&
xA'
xA(
xA)
xA*
xA+
xA,
xB!
xB#
xB$
xB%
xB&
xB'
xB(
xB)
xB*
xB+
xB,
xC!
bx1111111100000000000000000000000 C"
xC#
xC$
xC%
xC'
xC(
xC)
xC*
xC+
xC,
bx D!
bx0000000000000000000000000000000 D"
xD#
xD$
xD%
xD&
xD'
xD(
xD)
xD*
bx D+
xD,
bx E!
xE"
xE#
xE$
xE%
xE'
xE(
xE)
xE*
xE+
bx E,
xF!
0F"
xF#
xF$
xF%
xF'
xF(
xF)
xF*
xF+
bx F,
xG!
xG#
xG$
xG%
xG'
xG(
xG)
xG*
xG,
xH!
0H"
xH#
xH$
xH%
xH&
xH'
xH(
xH)
xH*
bx H+
bx H,
xI
b1xxxxxxxxxxxxxxxxxxxxxxx0000000000 I#
xI$
xI%
xI&
xI'
xI(
xI)
xI*
bx000000 I+
bx I,
bx J!
bx J"
bx J#
xJ$
xJ%
xJ'
xJ(
xJ)
xJ*
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx J+
bx K!
bx K"
b1xxxxxxxxxxxxxxxxxxxxxxx0000000000 K#
xK$
xK%
xK'
xK(
xK)
xK*
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx K+
bx L
xL!
bx L"
bx L#
xL$
xL%
xL&
xL'
xL(
xL)
xL*
bx L+
xM!
bx M"
bx0 M#
xM$
xM%
xM&
xM'
xM(
xM)
xM*
xM+
xN!
bx N#
xN$
xN%
xN'
xN(
xN)
xN*
bx N+
xO
bx O!
bx O"
bx O#
xO$
xO%
xO'
xO(
xO)
xO*
xO+
xP
bx P!
bx P"
bx P#
xP$
xP%
xP&
xP'
xP(
xP)
xP*
bx P+
xQ
xQ!
bx Q"
xQ#
xQ$
xQ%
xQ&
xQ'
xQ(
xQ)
xQ*
bx Q+
bx R
xR!
bx R"
b0xxxxxxxxxxxxxxxxxxxxxxxxx00x R#
xR$
xR%
xR'
xR(
xR)
xR*
bx R+
xS
bx S!
bx S"
bx S#
xS$
xS%
xS'
xS(
xS)
xS*
bx S+
b100000000 S,
xT
bx T!
bx T"
bx T#
xT$
xT%
xT&
xT'
xT(
xT)
xT*
bx0xxx U!
xU"
bx U#
xU$
xU%
xU&
xU'
xU(
xU)
xU*
xU+
xV"
xV#
xV$
xV%
bx0 V'
xV(
xV)
xV*
xV+
xW
0W!
xW"
xW#
xW$
xW%
xW(
xW)
xW*
xW+
b11111100 W,
b100001100 X
xX"
xX$
xX%
xX&
xX'
xX(
xX)
xX*
bx X+
bx Y
0Y!
bx Y"
xY#
xY$
xY%
xY&
xY'
xY(
xY)
xY*
b100000100 Z
bx Z"
xZ#
xZ$
xZ%
xZ'
xZ(
xZ)
xZ*
b100001000 [
bx [!
x["
x[#
x[$
x[%
x['
x[(
x[)
x[*
bx \!
x\"
x\#
x\$
x\%
x\&
x\'
x\(
x\)
x\*
bx \+
bx ]!
x]"
x]#
bx00x ]$
x]%
x]&
x]'
x](
x])
x]*
b1000 ]+
bx ^!
x^"
x^#
x^$
x^%
x^'
x^(
x^)
x^*
x_!
x_"
x_#
x_$
x_%
x_'
x_(
x_)
x_*
x_+
x`!
x`"
x`#
x`$
x`%
x`&
x`'
x`(
x`)
x`*
x`+
bx a
xa!
bx a"
xa#
bx a$
xa%
xa&
xa'
xa(
xa)
xa*
xa+
bx b
xb!
bx b"
xb#
bx0 b$
xb%
xb'
xb(
xb)
xb+
b100000000 c
xc!
xc"
xc#
bx0 c$
xc%
xc'
xc(
xc)
xc*
xc+
bx d
xd!
xd"
xd#
bx d$
xd%
xd&
xd'
xd(
xd)
xd+
b100000100 e
xe!
xe"
xe#
bx e$
xe%
xe'
xe(
xe)
bx e+
bx f
xf!
xf"
xf#
bx f$
xf%
xf'
xf(
xf)
bx f+
bx g
xg!
bx g"
xg#
xg%
xg&
xg'
xg(
xg)
xg*
bx g+
bx h
xh!
bx h"
xh#
xh%
bx h&
b1xxxxxxxxxxxxxxxxxxxxxxx0000000000 h'
xh(
xh)
xh*
bx h+
bx i
xi!
bx i"
xi#
bx i$
xi%
bx i'
xi(
xi)
xi+
bx j
xj!
xj"
xj#
xj%
bx j&
b1xxxxxxxxxxxxxxxxxxxxxxx0000000000 j'
xj(
xj)
xj+
bx k
xk!
xk"
xk#
xk$
xk%
b11111111111111111111111111111111 k&
bx k'
xk(
xk)
xk*
xk+
bx l
xl!
xl"
xl#
xl$
xl%
bx0 l'
xl(
xl)
xl*
xl+
xm
bx m"
xm#
bx m$
xm%
bx m&
bx m'
xm(
xm)
xm+
bx n"
xn#
bx n$
xn%
bx n&
bx n'
xn(
xn)
bx o
bx o"
xo#
xo%
bx o&
bx o'
xo(
xo)
xo*
bx o+
bx p
bx p"
xp#
bx00000 p$
xp%
bx p&
xp'
xp(
xp)
xp*
bx p+
bx q
bx q!
bx q"
xq#
bx q$
xq%
bx q&
b0xxxxxxxxxxxxxxxxxxxxxxxxx00x q'
xq(
xq)
bx q+
bx r
xr!
bx r"
xr#
bx r$
xr%
bx r&
bx r'
xr(
xr)
b1xxxxxxxxxxxxxxxxxxxxxxx r+
bx s
xs!
bx0 s"
xs#
xs$
xs%
bx s&
bx s'
xs(
xs)
xs*
b1xxxxxxxxxxxxxxxxxxxxxxx s+
bx t
bx t!
xt"
xt#
xt$
xt%
xt&
bx t'
xt(
xt)
xt*
bx t+
b100000000 u
xu!
xu"
xu#
xu%
xu&
xu'
xu(
xu)
bx u+
xv!
xv#
xv$
xv%
xv&
xv'
xv(
xv)
xv+
xw!
xw"
xw#
xw$
xw%
xw&
xw(
xw)
xw*
xw+
bx x!
xx"
xx#
xx%
bx x&
xx'
xx(
xx)
xx*
bx x+
bx y!
xy"
xy#
xy$
xy%
bx y&
xy'
xy(
xy)
bx y+
b11111100 z
bx z!
xz"
xz#
xz$
xz%
xz&
xz'
xz(
xz)
xz+
bx {!
x{"
x{#
x{$
x{%
x{&
x{'
x{(
x{)
x{*
x{+
bx |!
x|"
x|#
x|$
x|%
x|&
x|'
bx00x |(
x|)
x|*
bx }!
x}"
x}#
x}$
x}%
x}&
x}'
x}(
x})
bx }+
x~!
x~"
x~#
x~$
x~%
x~&
x~'
x~(
x~)
bx ~+

#695000
0!
0)

#700000
1!
bx #
bx0 #!
bx $
bx0 $!
x%
x&
bx '
b1000100 (
1)
bx -
b100000100 9!
b100001000 >!
xJ
xJ,
xK,
bx L,
bx M
xM,
xN,
bx O,
bx P,
bx Q,
bx R,
b100000100 S,
bx T,
xU
b100000000 W,
b100000100 c
b100001000 e
b100000100 u
bx v
bx w
b100000000 z

#705000
0!
0)

#710000
1!
bx #!
bx $!
b1000101 (
1)
xK
bx N
b100001000 S,
bx U,
xV
bx V,
b100000100 W,
bx X,
xY,
bx Z,
x[,
bx \,
x],
b100001000 u
bx x
bx y
b100000100 z
bx {
bx |
bx }
bx ~

#715000
0!
0)

#720000
1!
b1000110 (
1)
b100001000 W,
b100001000 z

#725000
0!
0)

#730000
1!
b1000111 (
1)

#735000
0!
0)

#740000
1!
b1001000 (
1)

#745000
0!
0)

#750000
1!
b1001001 (
1)

#755000
0!
0)

#760000
1!
b1001010 (
1)

#765000
0!
0)

#770000
1!
b1001011 (
1)

#775000
0!
0)

#780000
1!
b1001100 (
1)

#785000
0!
0)

#790000
1!
b1001101 (
1)

#795000
0!
0)

#800000
1!
b1001110 (
1)

#805000
0!
0)

#810000
1!
b1001111 (
1)

#815000
0!
0)

#820000
1!
b1010000 (
1)

#825000
0!
0)

#830000
1!
b1010001 (
1)

#835000
0!
0)

#840000
1!
b1010010 (
1)

#845000
0!
0)

#850000
1!
b1010011 (
1)

#855000
0!
0)

#860000
1!
b1010100 (
1)

#865000
0!
0)

#870000
1!
b1010101 (
1)

#875000
0!
0)

#880000
1!
b1010110 (
1)

#885000
0!
0)

#890000
1!
b1010111 (
1)

#895000
0!
0)

#900000
1!
b1011000 (
1)

#905000
0!
0)

#910000
1!
b1011001 (
1)

#915000
0!
0)

#920000
1!
b1011010 (
1)

#925000
0!
0)

#930000
1!
b1011011 (
1)

#935000
0!
0)

#940000
1!
b1011100 (
1)

#945000
0!
0)

#950000
1!
b1011101 (
1)

#955000
0!
0)

#960000
1!
b1011110 (
1)

#965000
0!
0)

#970000
1!
b1011111 (
1)

#975000
0!
0)

#980000
1!
b1100000 (
1)

#985000
0!
0)

#990000
1!
b1100001 (
1)

#995000
0!
0)
