<?xml version="1.0" encoding="UTF-8" ?><!-- Created from PDF via Acrobat SaveAsXML --><!-- Mapping Table version: 28-February-2003 --><TaggedPDF-doc><?xpacket begin='﻿' id='W5M0MpCehiHzreSzNTczkc9d'?><?xpacket begin="﻿" id="W5M0MpCehiHzreSzNTczkc9d"?>
<x:xmpmeta xmlns:x="adobe:ns:meta/" x:xmptk="Adobe XMP Core 5.2-c001 63.139439, 2010/09/27-13:37:26        ">
   <rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
      <rdf:Description rdf:about=""
            xmlns:pdf="http://ns.adobe.com/pdf/1.3/">
         <pdf:Keywords/>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:xmp="http://ns.adobe.com/xap/1.0/">
         <xmp:ModifyDate>2008-12-15T17:50:19+01:00</xmp:ModifyDate>
         <xmp:CreateDate>2008-12-15T17:33:11+01:00</xmp:CreateDate>
         <xmp:MetadataDate>2008-12-15T17:50:19+01:00</xmp:MetadataDate>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:dc="http://purl.org/dc/elements/1.1/">
         <dc:format>xml</dc:format>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:xmpMM="http://ns.adobe.com/xap/1.0/mm/">
         <xmpMM:DocumentID>uuid:d118d4f4-841c-47d0-a4d8-f11c0f05cc0e</xmpMM:DocumentID>
         <xmpMM:InstanceID>uuid:909f2f5b-90fb-dd4c-9847-316123463cc0</xmpMM:InstanceID>
      </rdf:Description>
   </rdf:RDF>
</x:xmpmeta>
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                           
<?xpacket end="w"?><?xpacket end='r'?><bookmark-tree><bookmark title="1 Introduction"><destination structID="LinkTarget_656"/><bookmark title="1.1 Overview"><destination structID="LinkTarget_656"/></bookmark><bookmark title="1.2 Signal overview"><destination structID="LinkTarget_657"/></bookmark><bookmark title="1.3 Implementation characteristics"><destination structID="LinkTarget_658"/></bookmark></bookmark><bookmark title="2 GRFPU Lite - IEEE-754 Floating-Point Unit"><destination structID="LinkTarget_659"/><bookmark title="2.1 Overview"><destination structID="LinkTarget_660"/></bookmark><bookmark title="2.2 Functional Description"><destination structID="LinkTarget_661"/><bookmark title="2.2.1 Floating-point number formats"><destination structID="LinkTarget_662"/></bookmark><bookmark title="2.2.2 FP operations"><destination structID="LinkTarget_663"/></bookmark><bookmark title="2.2.3 Exceptions"><destination structID="LinkTarget_664"/></bookmark><bookmark title="2.2.4 Rounding"><destination structID="LinkTarget_665"/></bookmark></bookmark></bookmark><bookmark title="3 GRLFPC - GRFPU Lite Floating-point unit Controller"><destination structID="LinkTarget_666"/><bookmark title="3.1 Overview"><destination structID="LinkTarget_667"/></bookmark><bookmark title="3.2 Floating-Point register file"><destination structID="LinkTarget_668"/></bookmark><bookmark title="3.3 Floating-Point State Register (FSR)"><destination structID="LinkTarget_669"/></bookmark><bookmark title="3.4 Floating-Point Exceptions and Floating-Point Deferred-Queue"><destination structID="LinkTarget_670"/></bookmark></bookmark><bookmark title="4 Reference documents"><destination structID="LinkTarget_671"/></bookmark><bookmark title="5 Ordering information"><destination structID="LinkTarget_672"/></bookmark></bookmark-tree><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_0.jpg"/></Figure><P>IEEE-STD-754 Floating Point Unit GRFPU Lite / GRFPU-FT LiteGAISLER CompanionCore Data Sheet </P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_1.jpg"/></Figure><Part><H4>Features </H4><L><LI><LI_Label>• 	</LI_Label><LI_Title>IEEE Std 754 compliant, supporting all rounding modes and exceptions </LI_Title></LI><LI><LI_Label>• 	</LI_Label><LI_Title>Operations: add, subtract, multiply, divide, square-root, convert, compare, move, abs, negate </LI_Title></LI><LI><LI_Label>• 	</LI_Label><LI_Title>Single and double precision (32- and 64-bit floats) data formats </LI_Title></LI><LI><LI_Label>• 	</LI_Label><LI_Title>Supports all SPARC V8 floating-point instructions </LI_Title></LI><LI><LI_Label>• 	</LI_Label><LI_Title>Fault-tolerant (FT) version available </LI_Title></LI><LI><LI_Label>• 	</LI_Label><LI_Title>Actel CompanionCore </LI_Title></LI><LI><LI_Label>• 	</LI_Label><LI_Title>Support for Fusion, IGLOO, ProASIC3/E, Axcelerator and RTAX-S Product Families </LI_Title></LI></L></Part><Part><H4>Description </H4><P>The GRFPU Lite is an IEEE Std 754 compliant floating-point unit, supporting both single and double precision operands. All operations are IEEE Std 754 compliant, with the exception of denormalized numbers which are flushed to zero. The specified four rounding modes and the detection of exception conditions is fully supported. </P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_2.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_3.jpg"/>operand1 opcode operand2 round result ctrl_out except cc Iteration unit GRFPU clk reset Lite ctrl_in (Add/Sub/Mul/Div) Unpack Control Pack unit </Figure></Part><Part><H4>Applications </H4><P>The GRFPU Lite floating point unit is designed for embedded applications, combining high performance with low complexity and low power consumption. The GRFPU Lite has been designed to interface with the LEON3 SPARC processor. </P><P>The fault-tolerant version of the GRFPU Lite in combination with the radiation tolerant Actel RTAX2000S FPGA gives a total immunity to radiation effects. This makes it ideally suited for space and other high-rel applications. </P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_4.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_5.jpg"/></Figure><Link><Figure id="LinkTarget_656"><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_6.jpg"/></Figure></Link><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_7.jpg"/></Figure></Part><Part><H4>1 Introduction </H4><Sect><H4>1.1 Overview </H4><P>GRFPU Lite is a Floating Point Unit implementing floating-point operations as defined in IEEE Standard for Binary Floating-Point Arithmetic (IEEE Std 754) and SPARC V8 standard (IEEE Std 1754). Supported formats are single and double precision floating-point numbers. </P><P>The GRFPU Lite interfaces the LEON3 SPARC V8 integer unit via the GRFPU Lite Control Unit (GRFPC Lite), as shown in figure 1. </P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_8.jpg"/>LEON3 Integer Unit GRFPC Lite GRFPU Lite Register File </Figure><P>Figure 1.  GRFPU Lite intergrated with the LEON3 processor via GRFPC Lite Control Unit </P><P>The Fault-Tolerant (FT) version of the GRFPU Lite and GRFPC Lite include SEU protection by design. The FPU register file is protected using (32, 7) BCH coding, while all other registers are protected with TMR. </P></Sect><Sect><H4 id="LinkTarget_657">1.2 Signal overview </H4><P><Link>The combined GRFPU / GRFPC Lite signals are shown in figure 2 and are directly compatible with </Link>the LEON3 processor core. Note that the interface signals are implemented as VHDL records and are not shown in detail. </P><P>clk </P><P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_9.jpg"/></Figure>Clock &amp; Reset </P><P>rst 
holdn 
</P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_10.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_11.jpg"/></Figure><P>fpci </P><P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_12.jpg"/></Figure>Integer Unit </P><P>fpco Interface </P><P>rfo1 </P><P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_13.jpg"/></Figure>rfi1 </P><P>Register File 
rfo2 
</P><P>Interface </P><P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_14.jpg"/></Figure>rfi2 </P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_15.jpg"/></Figure><P>Figure 2.  Signal overview </P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_16.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_17.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_18.jpg"/></Figure></Sect><Sect><H4 id="LinkTarget_658">1.3 Implementation characteristics </H4><P>The GRFPU / GRFPC Lite core is inherently portable and can be implemented on most FPGA and ASIC technologies. Table <Link>1 shows the approximate cell count and frequency for different example </Link>configurations on Actel RTAX and ProASIC3. </P><P>Table 1. Implementation characteristics (Cells / RAM blocks / AHB MHz) </P><Table><TR><TH>Core configuration </TH><TH>RTAX2000S-1 </TH><TH>ProASIC3 </TH></TR><TR><TD>GRFPU/GRFPC Lite </TD><TD>7000 / 4 / 20 MHz </TD><TD>12000 / 4 / 30 MHz </TD></TR><TR><TD>GRFPU/GRFPC-FT Lite </TD><TD>7100 / 4 / 20 MHz </TD><TD>13000 / 4 / 30 MHz </TD></TR></Table><P>The GRFPU Lite and GRFPU-FT Lite cores are available as pre-synthesized netlists only. The GRFPU Lite is only avialable bundled with the GRFPC Lite interface. </P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_19.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_20.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_21.jpg"/></Figure></Sect></Part><Part><H4 id="LinkTarget_659">2 GRFPU Lite - IEEE-754 Floating-Point Unit </H4><Sect><H4 id="LinkTarget_660">2.1 Overview </H4><P>The GRFPU Lite floating-point unit implements floating-point operations as defined in IEEE Standard for Binary Floating-Point Arithmetic (IEEE-754) and SPARC V8 standard (IEEE-1754). </P><P>Supported formats are single and double precision floating-point numbers. The floating-point unit is not pipelined and executes one floating-point operation at a time. </P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_22.jpg"/>operand1 opcode operand2 round result ctrl_out except cc Iteration unit GRFPU clk reset Lite ctrl_in (Add/Sub/Mul/Div) Unpack Control Pack unit </Figure></Sect><Sect><H4 id="LinkTarget_661">2.2 Functional Description </H4><Sect><H5 id="LinkTarget_662">2.2.1 Floating-point number formats </H5><P>The floating-point unit handles floating-point numbers in single or double precision format as defined in IEEE-754 standard. </P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_23.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_24.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_25.jpg"/></Figure></Sect><Sect><H5 id="LinkTarget_663">2.2.2 FP operations </H5><P>The floating-point unit supports four types of floating-point operations: arithmetic, compare, convert and move. The operations implement all FP instructions specified by SPARC V8 instruction set. All operations are summarized in the table below. </P><P>Table 2. :Floating-point operations </P><Table><TR><TH>Operation </TH><TH>Op1 </TH><TH>Op2 </TH><TH>Result </TH><TH>Exceptions </TH><TH>Description </TH></TR><TR><TD>Arithmetic operations </TD><TD/><TD/><TD/></TR><TR><TD>FADDS FADDD </TD><TD>SP DP </TD><TD>SP DP </TD><TD>SP DP </TD><TD>NV, OF, UF, NX </TD><TD>Addition </TD></TR><TR><TD>FSUBS FSUBD </TD><TD>SP DP </TD><TD>SP DP </TD><TD>SP DP </TD><TD>NV, OF, UF, NX </TD><TD>Subtraction </TD></TR><TR><TD>FMULS FMULD FSMULD </TD><TD>SP DP SP </TD><TD>SP DP SP </TD><TD>SP DP DP </TD><TD>NV, OF, UF, NX NV, OF, UF, NX NV,OF, UF </TD><TD>Multiplication </TD></TR><TR><TD>FDIVS FDIVD </TD><TD>SP DP </TD><TD>SP DP </TD><TD>SP DP </TD><TD>NV, OF, UF, NX </TD><TD>Division </TD></TR><TR><TD>FSQRTS FSQRTD </TD><TD>--</TD><TD>SP DP </TD><TD>SP DP </TD><TD>NV, NX </TD><TD>Square-root </TD></TR><TR><TD>Conversion operations </TD><TD/><TD/><TD/></TR><TR><TD>FITOS FITOD </TD><TD>-</TD><TD>INT </TD><TD>SP DP </TD><TD>NX -</TD><TD>Integer to floating-point conversion </TD></TR><TR><TD>FSTOI FDTOI </TD><TD>-</TD><TD>SP DP </TD><TD>INT</TD><TD> NV, NX </TD><TD>Floating-point to integer conversion. The result is rounded in round-to-zero mode. </TD></TR><TR><TD>FSTOD FDTOS </TD><TD>-</TD><TD>SP DP </TD><TD>DP SP </TD><TD>NV NV, OF, UF, NX </TD><TD>Conversion between floating-point formats </TD></TR><TR><TD>Comparison operations </TD><TD/><TD/><TD/></TR><TR><TD>FCMPS FCMPD </TD><TD>SP DP </TD><TD>SP DP </TD><TD>CC </TD><TD>NV </TD><TD>Floating-point compare. Invalid exception is generated if either operand is a signaling NaN. </TD></TR><TR><TD>FCMPES FCMPED </TD><TD>SP DP </TD><TD>SP DP </TD><TD>CC </TD><TD>NV </TD><TD>Floating point compare. Invalid exception is generated if either operand is a NaN (quiet or signaling). </TD></TR><TR><TD>Negate, Absolute value and Move </TD><TD/><TD/><TD/></TR><TR><TD>FABSS </TD><TD>-</TD><TD>SP </TD><TD>SP </TD><TD>-</TD><TD>Absolute value. </TD></TR><TR><TD>FNEGS </TD><TD>-</TD><TD>SP </TD><TD>SP </TD><TD>-</TD><TD>Negate. </TD></TR><TR><TD>FMOVS </TD><TD/><TD>SP </TD><TD>SP </TD><TD>-</TD><TD>Move. Copies operand to result output. </TD></TR></Table><P>SP - single precision float-CC - condition codes ing-point number </P><P><Link>NV, OF, UF, NX - floating-point exceptions, see section 2.2.3 </Link>DP - double precision floating-point number </P><P>INT - 32 bit integer </P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_26.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_27.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_28.jpg"/></Figure><P>Below is a table of worst-case throughput of the floating point unit. Table 3. Worst-case instruction timing </P><Table><TR><TH>Instruction </TH><TH>Throughput </TH><TH>Latency </TH></TR><TR><TH>FADDS, FADDD, FSUBS, FSUBD,FMULS, FMULD, FSMULD, FITOS, FITOD, FSTOI, FDTOI, FSTOD, FDTOS, FCMPS, FCMPD, FCMPES. FCMPED </TH><TD>8 </TD><TD>8 </TD></TR><TR><TH>FDIVS </TH><TD>31 </TD><TD>31 </TD></TR><TR><TH>FDIVD </TH><TD>57 </TD><TD>57 </TD></TR><TR><TH>FSQRTS </TH><TD>46 </TD><TD>46 </TD></TR><TR><TH>FSQRTD </TH><TD>65 </TD><TD>65 </TD></TR></Table></Sect><Sect><H5 id="LinkTarget_664">2.2.3 Exceptions </H5><P>The floating-point unit detects all exceptions defined by the IEEE-754 standard. This includes detection of Invalid Operation (NV), Overflow (OF), Underflow (UF), Division-by-Zero (DZ) and Inexact (NX) exception conditions. Generation of special results such as NaNs and infinity is also implemented. </P></Sect><Sect><H5 id="LinkTarget_665">2.2.4 Rounding </H5><P>All four rounding modes defined in the IEEE-754 standard are supported: round-to-nearest, round-to+inf, round-to--inf and round-to-zero. </P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_29.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_30.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_31.jpg"/></Figure></Sect></Sect></Part><Part><H4 id="LinkTarget_666">3 GRLFPC - GRFPU Lite Floating-point unit Controller </H4><Sect><H4 id="LinkTarget_667">3.1 Overview </H4><P>The GRFPU Lite Floating-Point Unit Controller (GRLFPC) is used to attach the GRFPU Lite floating-point unit (FPU) to the LEON integer unit (IU). It performs decoding and dispatching of the floating-point (FP) operations to the floating-point unit as well as managing the floating-point register file, the floating-point state register (FSR) and the floating-point deferred-trap queue (FQ). </P><P>The GRFPU Lite floating-point unit is not pipelined and executes only one instruction at a time. To improve performance, the controller (GRLFPC) allows the GRFPU Lite floating-point unit to execute in parallel with the processor pipeline as long as no new floating-point instructions are pending. </P></Sect><Sect><H4 id="LinkTarget_668">3.2 Floating-Point register file </H4><P>The floating-point register file contains 32 32-bit floating-point registers (%f0-%f31). The register file is accessed by floating-point load and store instructions (LDF, LDDF, STD, STDF) and floating-point operate instructions (FPop). </P><P>In the FT-version, the floating-point register file is protected using 4-bit parity per 32-bit word. The controller is capable of detecting and correcting one bit error per byte. Errors are corrected using the instruction restart function in the IU. </P></Sect><Sect><H4 id="LinkTarget_669">3.3 Floating-Point State Register (FSR) </H4><P>The controller manages the floating-point state register (FSR) containing FPU mode and status information. All fields of the FSR register as defined in SPARC V8 specification are implemented and managed by the controller conform to the SPARC V8 specification and IEEE-754 standard. </P><P>The non-standard bit of the FSR register is not used, all floating-point operations are performed in standard IEEE-compliant mode. </P><P>Following floating-point trap types never occur and are therefore never set in the ftt field: </P><P>-unimplemented_FPop: all FPop operations are implemented </P><L><LI><LI_Label>-</LI_Label><LI_Title> unfinished_FPop: all FPop operation complete with valid result </LI_Title></LI><LI><LI_Label>-</LI_Label><LI_Title> invalid_fp_register: no check that double-precision register is 0 mod 2 is performed </LI_Title></LI></L><P>The controller implements the qne bit of the FSR register which reads 0 if the floating-point deferred-queue (FQ) is empty and 1 otherwise. The FSR is accessed using LDFSR and STFSR instructions. </P></Sect><Sect><H4 id="LinkTarget_670">3.4 Floating-Point Exceptions and Floating-Point Deferred-Queue </H4><P>The floating-point unit implements the SPARC deferred trap model for floating-point exceptions (fp_exception). A floating-point exception is caused by a floating-point instruction performing an operation resulting in one of following conditions: </P><L><LI><LI_Label>• 	</LI_Label><LI_Title>an operation raises IEEE floating-point exception (ftt = IEEE_754_exception) e.g. executing invalid operation such as 0/0 while the NVM bit of the TEM field id set (invalid exception enabled). </LI_Title></LI><LI><LI_Label>• 	</LI_Label><LI_Title>sequence error: abnormal error condition in the FPU due to the erroneous use of the floating-point instructions in the supervisor software. </LI_Title></LI><LI><LI_Label>• 	</LI_Label><LI_Title>hardware_error: uncorrectable parity error is detected in the FP register file </LI_Title></LI></L><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_32.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_33.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_34.jpg"/></Figure><P>The trap is deferred to the next floating-point instruction (FPop, FP load/store, FP branch) following the trap-inducing instruction. When the trap is taken the floating-point deferred-queue (FQ) contains the trap-inducing instruction. </P><P>After the trap is taken the qne bit of the FSR is set and remains set until the FQ is emptied. STDFQ instruction reads a double-word from the floating-point deferred queue, the first word is the address of the instruction and the second word is the instruction code. </P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_35.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_36.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_37.jpg"/></Figure></Sect></Part><Part><H4 id="LinkTarget_671">4 Reference documents </H4><P>[AMBA] AMBA Specification, Rev 2.0, ARM IHI 0011A, 13 May 1999, Issue A, first release, ARM Limited [GRLIB] GRLIB IP Library User's Manual, Aeroflex Gaisler, www.aeroflex.com/gaisler [GRIP] GRLIB IP Core User's Manual, Aeroflex Gaisler, www.aeroflex.com/gaisler [SPARC] The SPARC Architecture Manual, Version 8, Revision SAV080SI9308, SPARC International Inc. [IEEE] IEEE Standard for Binary Floating-Point Arithmetic, IEEE Std 754-1985 </P></Part><Part><H4 id="LinkTarget_672">5 Ordering information </H4><P><Link>Ordering information is provided in table 4 and a legend is provided in table 5. </Link></P><P>Table 4. Ordering information </P><Table><TR><TH>Product </TH><TH>Source code </TH><TH>Netlist </TH><TH>Technology </TH></TR><TR><TD>GRFPU/GRFPC Lite </TD><TD>N/A </TD><TD>EDIF/VHDL </TD><TD>Any </TD></TR><TR><TD>GRFPU/GRFPC-FT Lite </TD><TD>N/A </TD><TD>EDIF/VHDL </TD><TD>RTAX </TD></TR></Table><P>Table 5. Ordering legend </P><Table><TR><TH>Designator </TH><TH>Option </TH><TH>Description </TH></TR><TR><TD/><TD>GRFPU/GRFPC Lite </TD><TD>Floating Point Unit and Control Unit </TD></TR><TR><TD>Product </TD><TD>GRFPU/GRFCP-FT Lite </TD><TD>Fault-Tolerant Floating Point Unit and Control Unit </TD></TR><TR><TD/><TD>EDIF </TD><TD>EDIF gate-level netlist </TD></TR><TR><TD>Netlist </TD><TD>VHDL </TD><TD>VHDL gate-level netlist </TD></TR><TR><TD/><TD>AX </TD><TD>Axcelerator </TD></TR><TR><TD/><TD>RTAX </TD><TD>Fault-Tolerant Axcelerator </TD></TR><TR><TD/><TD>PROASIC3 </TD><TD>ProASIC3 </TD></TR><TR><TD/><TD>PROASICE </TD><TD>ProASICE </TD></TR><TR><TD/><TD>FUSION </TD><TD>Fusion </TD></TR><TR><TD>Technology </TD><TD>IGLOO </TD><TD>IGLOO </TD></TR></Table><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_38.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_39.jpg"/><Caption><P>GAISLER 10 GRFPU Lite / GRFPU-FT Lite </P></Caption></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_40.jpg"/></Figure><Sect><H5>Table of contents </H5><P><Link>1 Introduction..............................................................................................................................2 
</Link></P><P><Link>1.1 Overview ................................................................................................................................................. 2 
</Link></P><P><Link>1.2 Signal overview.......................................................................................................................................2 
</Link></P><P><Link>1.3 Implementation characteristics................................................................................................................ 3 
</Link><Link>2 GRFPU Lite - IEEE-754 Floating-Point Unit.......................................................................... 4 
</Link></P><P><Link>2.1 Overview ................................................................................................................................................. 4 
</Link></P><P><Link>2.2 Functional Description ............................................................................................................................ 4 
</Link></P><P><Link>2.2.1 Floating-point number formats ................................................................................................. 4 
</Link></P><P><Link>2.2.2 FP operations ............................................................................................................................5 
</Link></P><P><Link>2.2.3 Exceptions.................................................................................................................................6 
</Link></P><P><Link>2.2.4 Rounding...................................................................................................................................6 
</Link><Link>3 GRLFPC - GRFPU Lite Floating-point unit Controller .......................................................... 7 
</Link></P><P><Link>3.1 Overview ................................................................................................................................................. 7 
</Link></P><P><Link>3.2 Floating-Point register file....................................................................................................................... 7 
</Link></P><P><Link>3.3 Floating-Point State Register (FSR)........................................................................................................7 
</Link></P><P><Link>3.4 Floating-Point Exceptions and Floating-Point Deferred-Queue ............................................................. 7 
</Link><Link>4 Reference documents ............................................................................................................... 9 
</Link><Link>5 Ordering information ............................................................................................................... 9 
</Link></P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_41.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_42.jpg"/><Caption><P>GAISLER 11 GRFPU Lite / GRFPU-FT Lite </P></Caption></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_43.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_44.jpg"/></Figure><P>Information furnished by Aeroflex Gaisler AB is believed to be accurate and reliable. 
</P><P>However, no responsibility is assumed by Aeroflex Gaisler AB for its use, nor for any infringements of patents or other rights of third parties which may result from its use. 
No license is granted by implication or otherwise under any patent or patent rights of Aeroflex Gaisler AB. 
</P><P>Aeroflex Gaisler AB tel +46 31 7758650 Kungsgatan 12 fax +46 31 421407 411 19 Göteborg sales@gaisler.com </P><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_45.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_46.jpg"/></Figure><P><Link>Sweden www.aeroflex.com/gaisler </Link></P></Sect></Part><Part><H2>GAISLER </H2><Sect><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_47.jpg"/></Figure><P>Copyright © December 2008 Aeroflex Gaisler AB. </P></Sect><P>All information is provided as is. There is no warranty that it is correct or suitable for any purpose, neither implicit nor explicit. </P><Sect><Figure><ImageData src="images/fpu_ip_actel_GRFPU_Lite_DS_img_48.jpg"/></Figure></Sect></Part></TaggedPDF-doc>