// Seed: 3153963453
module module_0;
  wire id_1;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1,
    output tri1  id_2,
    input  uwire id_3
    , id_5
);
  wire id_6 = 1'b0;
  and primCall (id_1, id_3, id_5, id_6);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_2[1==-1] = id_2;
  logic id_4;
  module_0 modCall_1 ();
  assign id_2[-1!=?-1] = 1;
endmodule
