
*** Running vivado
    with args -log lab2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source lab2.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1276.379 ; gain = 0.023 ; free physical = 3828 ; free virtual = 11993
Command: synth_design -top lab2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 98818
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1979.281 ; gain = 379.770 ; free physical = 2779 ; free virtual = 10945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab2' [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/lab2.vhd:35]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'synchronizer' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:21' bound to instance 'clearSynchronizer' of component 'synchronizer' [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/lab2.vhd:75]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:35]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:35]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'synchronizer' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:21' bound to instance 'startStopSynchronizer' of component 'synchronizer' [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/lab2.vhd:81]
	Parameter FREQ_KHZ bound to: 100000 - type: integer 
	Parameter BOUNCE_MS bound to: 50 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/debouncer.vhd:21' bound to instance 'startStopDebouncer' of component 'debouncer' [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/lab2.vhd:85]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/jorbis/Documentos/GitHub/DAS/sources/common/debouncer.vhd:39]
	Parameter FREQ_KHZ bound to: 100000 - type: integer 
	Parameter BOUNCE_MS bound to: 50 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/common/debouncer.vhd:39]
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'edgeDetector' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/edgeDetector.vhd:21' bound to instance 'startStopEdgeDetector' of component 'edgeDetector' [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/lab2.vhd:89]
INFO: [Synth 8-638] synthesizing module 'edgeDetector' [/home/jorbis/Documentos/GitHub/DAS/sources/common/edgeDetector.vhd:35]
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'edgeDetector' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/common/edgeDetector.vhd:35]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'synchronizer' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:21' bound to instance 'lapSynchronizer' of component 'synchronizer' [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/lab2.vhd:95]
	Parameter FREQ_KHZ bound to: 100000 - type: integer 
	Parameter BOUNCE_MS bound to: 50 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/debouncer.vhd:21' bound to instance 'lapDebouncer' of component 'debouncer' [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/lab2.vhd:99]
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'edgeDetector' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/edgeDetector.vhd:21' bound to instance 'lapEdgeDetector' of component 'edgeDetector' [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/lab2.vhd:103]
	Parameter MAXVAL bound to: 9999999 - type: integer 
INFO: [Synth 8-3491] module 'modCounter' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/lab2/modCounter.vhd:22' bound to instance 'cycleCounter' of component 'modCounter' [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/lab2.vhd:127]
INFO: [Synth 8-638] synthesizing module 'modCounter' [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/modCounter.vhd:42]
	Parameter MAXVAL bound to: 9999999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'modCounter' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/modCounter.vhd:42]
	Parameter MAXVAL bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'modCounter' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/lab2/modCounter.vhd:22' bound to instance 'decCounter' of component 'modCounter' [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/lab2.vhd:131]
INFO: [Synth 8-638] synthesizing module 'modCounter__parameterized1' [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/modCounter.vhd:42]
	Parameter MAXVAL bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'modCounter__parameterized1' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/modCounter.vhd:42]
	Parameter MAXVAL bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'modCounter' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/lab2/modCounter.vhd:22' bound to instance 'secLowCounter' of component 'modCounter' [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/lab2.vhd:135]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'modCounter' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/lab2/modCounter.vhd:22' bound to instance 'secHighCounter' of component 'modCounter' [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/lab2.vhd:139]
INFO: [Synth 8-638] synthesizing module 'modCounter__parameterized3' [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/modCounter.vhd:42]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'modCounter__parameterized3' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/modCounter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'lab2' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/lab2.vhd:35]
WARNING: [Synth 8-3917] design lab2 has port leds[14] driven by constant 0
WARNING: [Synth 8-3917] design lab2 has port leds[13] driven by constant 0
WARNING: [Synth 8-3917] design lab2 has port leds[12] driven by constant 0
WARNING: [Synth 8-3917] design lab2 has port leds[11] driven by constant 0
WARNING: [Synth 8-3917] design lab2 has port leds[10] driven by constant 0
WARNING: [Synth 8-3917] design lab2 has port leds[9] driven by constant 0
WARNING: [Synth 8-3917] design lab2 has port leds[8] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.250 ; gain = 443.738 ; free physical = 2718 ; free virtual = 10884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2061.062 ; gain = 461.551 ; free physical = 2706 ; free virtual = 10872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2061.062 ; gain = 461.551 ; free physical = 2706 ; free virtual = 10872
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.062 ; gain = 0.000 ; free physical = 2706 ; free virtual = 10872
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/lab2.xdc]
Finished Parsing XDC File [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/lab2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jorbis/Documentos/GitHub/DAS/sources/lab2/lab2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.812 ; gain = 0.000 ; free physical = 2631 ; free virtual = 10812
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.812 ; gain = 0.000 ; free physical = 2631 ; free virtual = 10812
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2212.812 ; gain = 613.301 ; free physical = 2628 ; free virtual = 10808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2212.812 ; gain = 613.301 ; free physical = 2629 ; free virtual = 10809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2212.812 ; gain = 613.301 ; free physical = 2629 ; free virtual = 10809
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm.state_reg' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          waitingkeydown |                               00 |                               00
       keydowndebouncing |                               01 |                               01
            waitingkeyup |                               10 |                               10
         keyupdebouncing |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm.state_reg' using encoding 'sequential' in module 'debouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2212.812 ; gain = 613.301 ; free physical = 2628 ; free virtual = 10810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design lab2 has port leds[14] driven by constant 0
WARNING: [Synth 8-3917] design lab2 has port leds[13] driven by constant 0
WARNING: [Synth 8-3917] design lab2 has port leds[12] driven by constant 0
WARNING: [Synth 8-3917] design lab2 has port leds[11] driven by constant 0
WARNING: [Synth 8-3917] design lab2 has port leds[10] driven by constant 0
WARNING: [Synth 8-3917] design lab2 has port leds[9] driven by constant 0
WARNING: [Synth 8-3917] design lab2 has port leds[8] driven by constant 0
WARNING: [Synth 8-3917] design lab2 has port leds[7] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2212.812 ; gain = 613.301 ; free physical = 2620 ; free virtual = 10807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2212.812 ; gain = 613.301 ; free physical = 2612 ; free virtual = 10806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2212.812 ; gain = 613.301 ; free physical = 2604 ; free virtual = 10799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2212.812 ; gain = 613.301 ; free physical = 2604 ; free virtual = 10799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2212.812 ; gain = 613.301 ; free physical = 2609 ; free virtual = 10804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2212.812 ; gain = 613.301 ; free physical = 2608 ; free virtual = 10803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2212.812 ; gain = 613.301 ; free physical = 2608 ; free virtual = 10803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2212.812 ; gain = 613.301 ; free physical = 2608 ; free virtual = 10803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2212.812 ; gain = 613.301 ; free physical = 2608 ; free virtual = 10803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2212.812 ; gain = 613.301 ; free physical = 2608 ; free virtual = 10803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |    47|
|4     |LUT2   |    28|
|5     |LUT3   |    14|
|6     |LUT4   |    53|
|7     |LUT5   |     1|
|8     |LUT6   |     7|
|9     |FDRE   |   104|
|10    |IBUF   |     4|
|11    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2212.812 ; gain = 613.301 ; free physical = 2608 ; free virtual = 10803
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2212.812 ; gain = 461.551 ; free physical = 2608 ; free virtual = 10803
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2212.812 ; gain = 613.301 ; free physical = 2608 ; free virtual = 10803
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.812 ; gain = 0.000 ; free physical = 2896 ; free virtual = 11090
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.812 ; gain = 0.000 ; free physical = 2877 ; free virtual = 11071
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f56ccfe5
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2212.812 ; gain = 936.434 ; free physical = 2877 ; free virtual = 11071
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1808.778; main = 1484.860; forked = 383.216
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3158.855; main = 2212.816; forked = 978.055
INFO: [Common 17-1381] The checkpoint '/home/jorbis/Documentos/GitHub/DAS/projects/lab2/lab2.runs/synth_1/lab2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab2_utilization_synth.rpt -pb lab2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 23 13:38:02 2024...
