# Two-stage_Op-amps
Design of two-stage Op-amps using CMOS 180NM technology
## Specifications
Uses 180nm CMOS technology, the channel length is  $0.5µm$, load capacitor is $C_L = 10pF$
|$A_v>3000V/V$|$V_{DD}=0.9V;V_{SS}=-0.9V$|$GB=10MHz$|$SR>12V/µs$|
|-------------|-------------------------|----------|----------|
|$60°$ phase margin|$V_{out}range=-0.5V to 0.5V$|$ICMR=-0.5V to 0.5V$|$P_{diss}≤3mW$|
## Calculations
Extract Parameters










