$date
	Sun Oct 23 03:33:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#215649
b10000 !
1"
#215650
b10000 &
b10000 %
1$
#215651
0"
#215654
b1000 &
b1000 %
#215658
b100 &
b100 %
#215662
b10 &
b10 %
#215666
b1 &
b1 %
1#
#215670
b0 &
0#
b0 %
0$
#1215225
b11001 !
1"
#1215226
b11001 &
b11001 %
1$
#1215227
0"
#1215230
b1001100 &
b1001100 %
#1215234
b100110 &
b100110 %
#1215238
b10011 &
b10011 %
#1215242
b111010 &
b111010 %
#1215246
b11101 &
b11101 %
#1215250
b1011000 &
b1011000 %
#1215254
b101100 &
b101100 %
#1215258
b10110 &
b10110 %
#1215262
b1011 &
b1011 %
#1215266
b100010 &
b100010 %
#1215270
b10001 &
b10001 %
#1215274
b110100 &
b110100 %
#1215278
b11010 &
b11010 %
#1215282
b1101 &
b1101 %
#1215286
b101000 &
b101000 %
#1215290
b10100 &
b10100 %
#1215294
b1010 &
b1010 %
#1215298
b101 &
b101 %
#1215302
b10000 &
b10000 %
#1215306
b1000 &
b1000 %
#1215310
b100 &
b100 %
#1215314
b10 &
b10 %
#1215318
b1 &
1#
b1 %
#1215322
b0 &
b0 %
0#
0$
#2177188
b1010 !
1"
#2177190
b1010 &
b1010 %
1$
#2177191
0"
#2177194
b101 &
b101 %
#2177198
b10000 &
b10000 %
#2177202
b1000 &
b1000 %
#2177206
b100 &
b100 %
#2177210
b10 &
b10 %
#2177214
b1 &
1#
b1 %
#2177218
b0 &
b0 %
0#
0$
#4500012
