Analysis & Synthesis report for lab_PD3
Tue Mar 26 03:56:22 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Top-level Entity: |db_lab_PD3_top
 17. Source assignments for SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 18. Source assignments for lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_cmd_demux:cmd_demux
 19. Source assignments for lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_demux:rsp_demux
 20. Source assignments for lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_demux:rsp_demux_001
 21. Source assignments for sld_signaltap:auto_signaltap_0
 22. Parameter Settings for User Entity Instance: SP_unit:u0|altsource_probe_top:in_system_sources_probes_0
 23. Parameter Settings for User Entity Instance: SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 24. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master
 25. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:my_master_m0_translator
 26. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_s0_translator
 27. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_s0_translator
 28. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_m0_agent
 29. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent
 30. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent|altera_merlin_burst_uncompressor:uncompressor
 31. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo
 32. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_s0_agent
 33. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_s0_agent|altera_merlin_burst_uncompressor:uncompressor
 34. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo
 35. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router:router|lab_PD3_mm_interconnect_0_router_default_decode:the_default_decode
 36. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router_001:router_001|lab_PD3_mm_interconnect_0_router_001_default_decode:the_default_decode
 37. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router_002:router_002|lab_PD3_mm_interconnect_0_router_002_default_decode:the_default_decode
 38. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_slave_s0_burst_adapter
 39. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_slave_s0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 40. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 41. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 42. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter
 43. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
 44. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter
 45. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 46. Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
 47. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 48. Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter"
 49. Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
 50. Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter"
 51. Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 52. Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router_002:router_002|lab_PD3_mm_interconnect_0_router_002_default_decode:the_default_decode"
 53. Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router_001:router_001|lab_PD3_mm_interconnect_0_router_001_default_decode:the_default_decode"
 54. Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router:router|lab_PD3_mm_interconnect_0_router_default_decode:the_default_decode"
 55. Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo"
 56. Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_s0_agent"
 57. Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo"
 58. Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent"
 59. Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_m0_agent"
 60. Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_s0_translator"
 61. Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_s0_translator"
 62. Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:my_master_m0_translator"
 63. Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst"
 64. Port Connectivity Checks: "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 65. Port Connectivity Checks: "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0"
 66. Signal Tap Logic Analyzer Settings
 67. Post-Synthesis Netlist Statistics for Top Partition
 68. Elapsed Time Per Partition
 69. Connections to In-System Debugging Instance "auto_signaltap_0"
 70. Analysis & Synthesis Messages
 71. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 26 03:56:22 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; lab_PD3                                     ;
; Top-level Entity Name              ; db_lab_PD3_top                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,250                                       ;
;     Total combinational functions  ; 1,192                                       ;
;     Dedicated logic registers      ; 2,772                                       ;
; Total registers                    ; 2772                                        ;
; Total pins                         ; 1                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 12,608                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; db_lab_PD3_top     ; lab_PD3            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                     ; Library     ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; SP_unit/synthesis/SP_unit.v                                                                     ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/SP_unit/synthesis/SP_unit.v                                                                     ; SP_unit     ;
; SP_unit/synthesis/submodules/altsource_probe_top.v                                              ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/SP_unit/synthesis/submodules/altsource_probe_top.v                                              ; SP_unit     ;
; lab_PD3/synthesis/lab_PD3.v                                                                     ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/lab_PD3.v                                                                     ; lab_PD3     ;
; lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v                                        ; lab_PD3     ;
; lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001.v                  ; lab_PD3     ;
; lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; lab_PD3     ;
; lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter.v                      ; lab_PD3     ;
; lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; lab_PD3     ;
; lab_PD3/synthesis/submodules/altera_merlin_width_adapter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_width_adapter.sv                                     ; lab_PD3     ;
; lab_PD3/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; lab_PD3     ;
; lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_rsp_mux.sv                               ; lab_PD3     ;
; lab_PD3/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; lab_PD3     ;
; lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_rsp_demux.sv                             ; lab_PD3     ;
; lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_cmd_mux.sv                               ; lab_PD3     ;
; lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_cmd_demux.sv                             ; lab_PD3     ;
; lab_PD3/synthesis/submodules/altera_merlin_burst_adapter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_adapter.sv                                     ; lab_PD3     ;
; lab_PD3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; lab_PD3     ;
; lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router_002.sv                            ; lab_PD3     ;
; lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router_001.sv                            ; lab_PD3     ;
; lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router.sv                                ; lab_PD3     ;
; lab_PD3/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; lab_PD3     ;
; lab_PD3/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; lab_PD3     ;
; lab_PD3/synthesis/submodules/altera_merlin_master_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_master_agent.sv                                      ; lab_PD3     ;
; lab_PD3/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; lab_PD3     ;
; lab_PD3/synthesis/submodules/altera_merlin_master_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_master_translator.sv                                 ; lab_PD3     ;
; lab_PD3/synthesis/submodules/my_slaveWS.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/my_slaveWS.sv                                                      ; lab_PD3     ;
; lab_PD3/synthesis/submodules/my_slave.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/my_slave.sv                                                        ; lab_PD3     ;
; lab_PD3/synthesis/submodules/my_master.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/my_master.sv                                                       ; lab_PD3     ;
; db_lab_PD3_top.sv                                                                               ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db_lab_PD3_top.sv                                                                               ;             ;
; lab_PD3_top.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3_top.sv                                                                                  ;             ;
; altsource_probe.v                                                                               ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsource_probe.v                                                                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                               ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                           ;             ;
; altsource_probe_body.vhd                                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                                                                    ;             ;
; sld_rom_sr.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                              ;             ;
; sld_signaltap.vhd                                                                               ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                           ;             ;
; sld_signaltap_impl.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                      ;             ;
; sld_ela_control.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                         ;             ;
; lpm_shiftreg.tdf                                                                                ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                            ;             ;
; lpm_constant.inc                                                                                ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                            ;             ;
; dffeea.inc                                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/dffeea.inc                                                                                                                  ;             ;
; aglobal201.inc                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/aglobal201.inc                                                                                                              ;             ;
; sld_mbpmg.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                ;             ;
; sld_buffer_manager.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                      ;             ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                              ;             ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                       ;             ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                 ;             ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                              ;             ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                               ;             ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altrom.inc                                                                                                                  ;             ;
; altram.inc                                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altram.inc                                                                                                                  ;             ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altdpram.inc                                                                                                                ;             ;
; db/altsyncram_k524.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/altsyncram_k524.tdf                                                                          ;             ;
; altdpram.tdf                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                ;             ;
; memmodes.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                              ;             ;
; a_hdffe.inc                                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                 ;             ;
; alt_le_rden_reg.inc                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                         ;             ;
; altsyncram.inc                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.inc                                                                                                              ;             ;
; lpm_mux.tdf                                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                 ;             ;
; muxlut.inc                                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/muxlut.inc                                                                                                                  ;             ;
; bypassff.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/bypassff.inc                                                                                                                ;             ;
; altshift.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altshift.inc                                                                                                                ;             ;
; db/mux_qsc.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/mux_qsc.tdf                                                                                  ;             ;
; lpm_decode.tdf                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                              ;             ;
; declut.inc                                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/declut.inc                                                                                                                  ;             ;
; lpm_compare.inc                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                             ;             ;
; db/decode_dvf.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/decode_dvf.tdf                                                                               ;             ;
; lpm_counter.tdf                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                             ;             ;
; lpm_add_sub.inc                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                             ;             ;
; cmpconst.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                ;             ;
; lpm_counter.inc                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                             ;             ;
; alt_counter_stratix.inc                                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                     ;             ;
; db/cntr_dii.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/cntr_dii.tdf                                                                                 ;             ;
; db/cmpr_ugc.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/cmpr_ugc.tdf                                                                                 ;             ;
; db/cntr_05j.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/cntr_05j.tdf                                                                                 ;             ;
; db/cntr_cgi.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/cntr_cgi.tdf                                                                                 ;             ;
; db/cmpr_qgc.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/cmpr_qgc.tdf                                                                                 ;             ;
; db/cntr_23j.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/cntr_23j.tdf                                                                                 ;             ;
; db/cmpr_ngc.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/cmpr_ngc.tdf                                                                                 ;             ;
; sld_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                 ; altera_sld  ;
; db/ip/sldf6d2a07f/alt_sld_fab.v                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/ip/sldf6d2a07f/alt_sld_fab.v                                                                 ; alt_sld_fab ;
; db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; alt_sld_fab ;
; db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; alt_sld_fab ;
; db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; alt_sld_fab ;
; db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                            ;             ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,250     ;
;                                             ;           ;
; Total combinational functions               ; 1192      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 673       ;
;     -- 3 input functions                    ; 366       ;
;     -- <=2 input functions                  ; 153       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1124      ;
;     -- arithmetic mode                      ; 68        ;
;                                             ;           ;
; Total registers                             ; 2772      ;
;     -- Dedicated logic registers            ; 2772      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 1         ;
; Total memory bits                           ; 12608     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1893      ;
; Total fan-out                               ; 14946     ;
; Average fan-out                             ; 3.58      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |db_lab_PD3_top                                                                                                                         ; 1192 (3)            ; 2772 (0)                  ; 12608       ; 0            ; 0       ; 0         ; 1    ; 0            ; |db_lab_PD3_top                                                                                                                                                                                                                                                                                                                                            ; db_lab_PD3_top                    ; work         ;
;    |SP_unit:u0|                                                                                                                         ; 32 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|SP_unit:u0                                                                                                                                                                                                                                                                                                                                 ; SP_unit                           ; SP_unit      ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 32 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|SP_unit:u0|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                                  ; altsource_probe_top               ; SP_unit      ;
;          |altsource_probe:issp_impl|                                                                                                    ; 32 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                        ; altsource_probe                   ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 32 (3)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                         ; altsource_probe_body              ; work         ;
;                |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                               ; 29 (10)             ; 13 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                ; altsource_probe_impl              ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                           ; 19 (19)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                      ; sld_rom_sr                        ; work         ;
;    |lab_PD3_top:Lab3_top_inst|                                                                                                          ; 47 (0)              ; 29 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst                                                                                                                                                                                                                                                                                                                  ; lab_PD3_top                       ; work         ;
;       |lab_PD3:lab3_1_inst|                                                                                                             ; 47 (0)              ; 29 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst                                                                                                                                                                                                                                                                                              ; lab_PD3                           ; lab_PD3      ;
;          |lab_PD3_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 20 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                  ; lab_PD3_mm_interconnect_0         ; lab_PD3      ;
;             |altera_merlin_master_agent:my_master_m0_agent|                                                                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_m0_agent                                                                                                                                                                                                    ; altera_merlin_master_agent        ; lab_PD3      ;
;             |altera_merlin_slave_agent:my_slave_s0_agent|                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent                                                                                                                                                                                                      ; altera_merlin_slave_agent         ; lab_PD3      ;
;             |altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|                                                                 ; 16 (16)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter                                                                                                                                                                                        ; altera_merlin_width_adapter       ; lab_PD3      ;
;          |my_master:my_master|                                                                                                          ; 11 (11)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master                                                                                                                                                                                                                                                                          ; my_master                         ; lab_PD3      ;
;          |my_slave:my_slave|                                                                                                            ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave                                                                                                                                                                                                                                                                            ; my_slave                          ; lab_PD3      ;
;          |my_slaveWS:my_slavews|                                                                                                        ; 11 (11)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews                                                                                                                                                                                                                                                                        ; my_slaveWS                        ; lab_PD3      ;
;    |sld_hub:auto_hub|                                                                                                                   ; 173 (1)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 172 (0)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 172 (0)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 172 (1)             ; 110 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 171 (0)             ; 104 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 171 (131)           ; 104 (76)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 937 (2)             ; 2620 (394)                ; 12608       ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 935 (0)             ; 2226 (0)                  ; 12608       ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 935 (88)            ; 2226 (860)                ; 12608       ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 15 (0)              ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_qsc:auto_generated|                                                                                              ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_qsc:auto_generated                                                                                                                              ; mux_qsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 12608       ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_k524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 12608       ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k524:auto_generated                                                                                                                                                 ; altsyncram_k524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 50 (50)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 462 (1)             ; 1001 (1)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 394 (0)             ; 985 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 591 (591)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 394 (0)             ; 394 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 67 (67)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 259 (11)            ; 242 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_dii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_dii:auto_generated                                                             ; cntr_dii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_05j:auto_generated|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated                                                                                      ; cntr_05j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 197 (197)           ; 197 (197)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 197          ; 64           ; 197          ; 12608 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst                                                                                                                                                                                                                       ; lab_PD3.qsys    ;
; Altera ; altera_mm_interconnect          ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                           ; lab_PD3.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                             ; lab_PD3.qsys    ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab_PD3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                 ; lab_PD3.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                     ; lab_PD3.qsys    ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|lab_PD3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                     ; lab_PD3.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                             ; lab_PD3.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                 ; lab_PD3.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                             ; lab_PD3.qsys    ;
; Altera ; altera_merlin_master_agent      ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_m0_agent                                                                                                                             ; lab_PD3.qsys    ;
; Altera ; altera_merlin_master_translator ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:my_master_m0_translator                                                                                                                   ; lab_PD3.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent                                                                                                                               ; lab_PD3.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo                                                                                                                          ; lab_PD3.qsys    ;
; Altera ; altera_merlin_burst_adapter     ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_slave_s0_burst_adapter                                                                                                                     ; lab_PD3.qsys    ;
; Altera ; altera_merlin_width_adapter     ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter                                                                                                                 ; lab_PD3.qsys    ;
; Altera ; altera_merlin_width_adapter     ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter                                                                                                                 ; lab_PD3.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_s0_translator                                                                                                                     ; lab_PD3.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_s0_agent                                                                                                                             ; lab_PD3.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo                                                                                                                        ; lab_PD3.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_s0_translator                                                                                                                   ; lab_PD3.qsys    ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router:router                                                                                                                                   ; lab_PD3.qsys    ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router_001:router_001                                                                                                                           ; lab_PD3.qsys    ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router_002:router_002                                                                                                                           ; lab_PD3.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                             ; lab_PD3.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                         ; lab_PD3.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                 ; lab_PD3.qsys    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db_lab_PD3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db_lab_PD3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db_lab_PD3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db_lab_PD3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db_lab_PD3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; altera_in_system_sources_probes ; 20.1    ; N/A          ; N/A          ; |db_lab_PD3_top|SP_unit:u0                                                                                                                                                                                                                                                          ; SP_unit.qsys    ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM ;
+---------------+--------------+-------------+-------------+-------------+-------------+-------------------+
; Name          ; fsm_MM.ended ; fsm_MM.wr2D ; fsm_MM.del2 ; fsm_MM.wr1D ; fsm_MM.del1 ; fsm_MM.initSM     ;
+---------------+--------------+-------------+-------------+-------------+-------------+-------------------+
; fsm_MM.initSM ; 0            ; 0           ; 0           ; 0           ; 0           ; 0                 ;
; fsm_MM.del1   ; 0            ; 0           ; 0           ; 0           ; 1           ; 1                 ;
; fsm_MM.wr1D   ; 0            ; 0           ; 0           ; 1           ; 0           ; 1                 ;
; fsm_MM.del2   ; 0            ; 0           ; 1           ; 0           ; 0           ; 1                 ;
; fsm_MM.wr2D   ; 0            ; 1           ; 0           ; 0           ; 0           ; 1                 ;
; fsm_MM.ended  ; 1            ; 0           ; 0           ; 0           ; 0           ; 1                 ;
+---------------+--------------+-------------+-------------+-------------+-------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|p0_use_reg                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port clock_enable                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port clock_enable                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_s0_translator|waitrequest_reset_override                                                          ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_s0_translator|read_latency_shift_reg[0]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_s0_translator|waitrequest_reset_override                                                            ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_s0_translator|read_latency_shift_reg[0]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[0][87]                                                                               ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[0][70]                                                                               ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][60]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][43]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][76]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0,1]                ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][74]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][73]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][72]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|address_reg[0..31]                                                                ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|p0_reg_endofpacket                                                                ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|p0_reg_address_field[0,1]                                                         ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                       ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|p0_reg_channel[0]                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                       ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[1][87]                                                                               ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[1][70]                                                                               ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][53]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][52]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][51]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][50]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][40]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][39]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][38]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][37]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][36]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][35]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][34]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][33]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][32]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][31]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][30]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][29]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][28]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][27]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][26]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][25]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][24]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][23]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][22]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][21]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][20]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][19]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][18]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][17]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][16]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][15]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][14]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][13]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][12]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][11]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][10]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][9]                                                                                  ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][76]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][74]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][73]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][72]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][60]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][53]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][52]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][51]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][50]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][43]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][40]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][39]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][38]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][37]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][36]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][35]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][34]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][33]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][32]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][31]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][30]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][29]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][28]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][27]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][26]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][25]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][24]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][23]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][22]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][21]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][20]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][19]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][18]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][17]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][16]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][15]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][14]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][13]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][12]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][11]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][10]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][9]                                                                                  ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..31]            ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[17..19,21,22]                                                            ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[23] ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|byteen_reg[3]                                                                     ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[23] ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[16]                                                                      ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[20] ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[1][74]                                                                               ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[1][75]          ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[1][68]                                                                               ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[1][75]          ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][41]                                                                                 ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][49]            ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][48]                                                                                 ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][49]            ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[4]                                                                                                                                                    ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[0]                                                                               ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[3,5,7]                                                                                                                                                ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                               ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[6]                                                                                                                                                    ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[2]                                                                               ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[12,17,21,24,28]                                                                                                                                       ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                               ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[13]                                                                                                                                                   ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[9]                                                                               ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[11,14,15]                                                                                                                                             ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                              ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[18..20,22,23,25..27,29..31]                                                                                                                           ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[16]                                                                              ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[10,11,14]                                                                ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[15] ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[9]                                                                       ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[13] ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[8]                                                                       ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[12] ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[2,3,6]                                                                   ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[7]  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[1]                                                                       ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[5]  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[0]                                                                       ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[4]  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[4]                                                                                                                                                        ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[0]                                                                                   ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[5]                                                                                                                                                        ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[1]                                                                                   ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[6]                                                                                                                                                        ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[2]                                                                                   ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[7]                                                                                                                                                        ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[3]                                                                                   ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][48]                                                                                 ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][41]            ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][49]                                                                                 ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][41]            ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[0][74]                                                                               ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[0][68]          ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[0][75]                                                                               ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[0][68]          ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[23]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[1][75]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][49]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[16]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[0][68]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                           ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]             ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][41]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                             ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]               ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[15]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[13]                                                                      ; Merged with lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[20] ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[1][76]                                                                               ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][47]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|endofpacket_reg                                                                   ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem_used[1]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem_used[1]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem_used[0]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem_used[0]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][75]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[1][102]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[0][102]                                                                              ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][75]                                                                                 ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM~2                                                                                                                                                            ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM~3                                                                                                                                                            ; Lost fanout                                                                                                                                                                  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM~4                                                                                                                                                            ; Lost fanout                                                                                                                                                                  ;
; Total Number of Removed Registers = 260                                                                                                                                                                                               ;                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                           ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|p0_use_reg                                                          ; Stuck at GND                   ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][43],                                                                              ;
;                                                                                                                                                                                                                         ; due to stuck port data_in      ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|p0_reg_endofpacket,                                                             ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|p0_reg_address_field[0],                                                        ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                       ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|p0_reg_channel[0],                                                              ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                       ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                       ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                       ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][43],                                                                              ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][41],                                                                              ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],               ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],               ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],               ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem_used[1],                                                                             ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][75]                                                                               ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_s0_translator|read_latency_shift_reg[0]                                             ; Stuck at GND                   ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[0][68],                                                                            ;
;                                                                                                                                                                                                                         ; due to stuck port data_in      ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],             ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],             ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],             ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],             ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem_used[1],                                                                           ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[0][102]                                                                            ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ; Stuck at GND                   ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                                                         ; due to stuck port clock_enable ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][76]                                                                   ; Lost Fanouts                   ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][76],                                                                              ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|endofpacket_reg                                                                 ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]    ; Lost Fanouts                   ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][50],                                                                              ;
;                                                                                                                                                                                                                         ;                                ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][10]                                                                               ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_s0_translator|read_latency_shift_reg[0]                                               ; Stuck at GND                   ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                ;
;                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[0][87]                                                                 ; Lost Fanouts                   ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[1][87]                                                                             ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[0][70]                                                                 ; Lost Fanouts                   ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo|mem[1][70]                                                                             ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][60]                                                                   ; Lost Fanouts                   ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][60]                                                                               ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]    ; Lost Fanouts                   ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][9]                                                                                ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][74]                                                                   ; Lost Fanouts                   ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][74]                                                                               ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][73]                                                                   ; Lost Fanouts                   ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][73]                                                                               ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[0][72]                                                                   ; Lost Fanouts                   ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo|mem[1][72]                                                                               ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[23]                                                        ; Stuck at GND                   ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[15]                                                                    ;
;                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2772  ;
; Number of registers using Synchronous Clear  ; 52    ;
; Number of registers using Synchronous Load   ; 70    ;
; Number of registers using Asynchronous Clear ; 941   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 881   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_m0_agent|hold_waitrequest                                                                                                                                                                        ; 13      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|count[1]                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[0]                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[20]                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[12]                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |db_lab_PD3_top|lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|data_reg[4]                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |db_lab_PD3_top|SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0] ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |db_lab_PD3_top|SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for Top-level Entity: |db_lab_PD3_top ;
+-------------+--------------+------+----------------------+
; Assignment  ; Value        ; From ; To                   ;
+-------------+--------------+------+----------------------+
; IO_STANDARD ; 3.3-V LVCMOS ; -    ; clk                  ;
; LOCATION    ; Pin_23       ; -    ; clk                  ;
+-------------+--------------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                  ; From ; To                                                                                                                                               ;
+---------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF                    ; -    ; -                                                                                                                                                ;
; POWER_UP_LEVEL                  ; LOW                    ; -    ; -                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                    ; -    ; -                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[0]                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[0]                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[0]                                                                                                                             ;
+---------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SP_unit:u0|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                       ;
+-------------------------+-----------------+------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                     ;
; lpm_hint                ; UNUSED          ; String                                                     ;
; sld_auto_instance_index ; YES             ; String                                                     ;
; sld_instance_index      ; 0               ; Signed Integer                                             ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                             ;
; sld_ir_width            ; 4               ; Signed Integer                                             ;
; instance_id             ; SP_0            ; String                                                     ;
; probe_width             ; 0               ; Signed Integer                                             ;
; source_width            ; 1               ; Signed Integer                                             ;
; source_initial_value    ; 0               ; String                                                     ;
; enable_metastability    ; YES             ; String                                                     ;
+-------------------------+-----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                 ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                               ;
; lpm_hint                ; UNUSED          ; String                                                                               ;
; sld_auto_instance_index ; YES             ; String                                                                               ;
; sld_instance_index      ; 0               ; Signed Integer                                                                       ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                       ;
; sld_ir_width            ; 4               ; Signed Integer                                                                       ;
; instance_id             ; SP_0            ; String                                                                               ;
; probe_width             ; 0               ; Signed Integer                                                                       ;
; source_width            ; 1               ; Signed Integer                                                                       ;
; source_initial_value    ; 0               ; String                                                                               ;
; enable_metastability    ; YES             ; String                                                                               ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master ;
+----------------+-----------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                              ;
+----------------+-----------+-----------------------------------------------------------------------------------+
; address_1      ; 0         ; Signed Integer                                                                    ;
; data_1         ; 287454020 ; Signed Integer                                                                    ;
; address_2      ; 4         ; Signed Integer                                                                    ;
; data_2         ; 61166     ; Signed Integer                                                                    ;
+----------------+-----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:my_master_m0_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                           ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_s0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                      ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                      ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                                      ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_s0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_m0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                   ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                   ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                                   ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                                   ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 60    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 60    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 61    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 61    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 65    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 63    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                 ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                 ;
; FIFO_DATA_W               ; 76    ; Signed Integer                                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 76    ; Signed Integer                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                            ;
; DATA_WIDTH          ; 76    ; Signed Integer                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_s0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                   ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router:router|lab_PD3_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router_001:router_001|lab_PD3_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router_002:router_002|lab_PD3_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_slave_s0_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                           ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_slave_s0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 49    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L ; 47    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                ;
; ST_DATA_W      ; 75    ; Signed Integer                                                                                                                                                                                                                                                                ;
; ST_CHANNEL_W   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                     ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                           ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                           ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 50    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 51    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 53    ; Signed Integer                                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 70    ; Signed Integer                                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 71    ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 54    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 55    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 72    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 74    ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                                                           ;
; IN_ST_DATA_W                  ; 75    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                           ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                           ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                     ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                           ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                           ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                                                           ;
; OUT_ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                           ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                             ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                             ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 197                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 197                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 611                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 197                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                               ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                          ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                               ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                          ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router_002:router_002|lab_PD3_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router_001:router_001|lab_PD3_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router:router|lab_PD3_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_s0_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_m0_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                 ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_s0_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_s0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:my_master_m0_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD3_top:Lab3_top_inst"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ledA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ledB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                                                    ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0"                                                                                        ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 197                 ; 197              ; 64           ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 219                         ;
; cycloneiii_ff         ; 42                          ;
;     CLR               ; 12                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 17                          ;
;     ENA CLR SLD       ; 1                           ;
;     SCLR              ; 4                           ;
;     plain             ; 7                           ;
; cycloneiii_lcell_comb ; 81                          ;
;     normal            ; 81                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 36                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.53                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                ; Details ;
+------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; clk                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_address[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_waitrequest     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_m0_agent|av_waitrequest~1                                                         ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_waitrequest     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_m0_agent|av_waitrequest~1                                                         ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_write           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0                                                                                                                                       ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_write           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0                                                                                                                                       ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0                                                                                                                                       ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0                                                                                                                                       ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0                                                                                                                                       ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|avm_m0_writedata[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0                                                                                                                                       ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.del1            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.del1                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.del1            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.del1                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.del2            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.del2                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.del2            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.del2                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.ended           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.ended                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.ended           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.ended                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.initSM          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.initSM~_wirecell                                                                                                                        ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.initSM          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.initSM~_wirecell                                                                                                                        ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_waitrequest       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_waitrequest       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_write             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent|m0_write~0_wirecell                                                        ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_write             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent|m0_write~0_wirecell                                                        ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_writedata[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|out_data[0]~0                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_writedata[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|out_data[0]~0                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_writedata[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|out_data[1]~1                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_writedata[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|out_data[1]~1                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_writedata[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|out_data[2]~2                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_writedata[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|out_data[2]~2                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_writedata[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|out_data[3]~3                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_writedata[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|out_data[3]~3                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_writedata[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|out_data[0]~0                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_writedata[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|out_data[0]~0                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_writedata[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|out_data[1]~1                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_writedata[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|out_data[1]~1                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_writedata[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|out_data[2]~2                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_writedata[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|out_data[2]~2                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_writedata[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|out_data[3]~3                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|avs_s0_writedata[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter|out_data[3]~3                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[0]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[0]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[1]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[1]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[2]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[2]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[3]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[3]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[0]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[0]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[1]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[1]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[2]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[2]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[3]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[3]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_waitrequest   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_waitrequest~0_wirecell                                                                                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_waitrequest   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_waitrequest~0_wirecell                                                                                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_write         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_waitrequest~1_wirecell                                                                                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_write         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_waitrequest~1_wirecell                                                                                                                ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0                                                                                                                                       ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0                                                                                                                                       ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr2D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0~_wirecell                                                                                                                             ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D~_wirecell                                                                                                                          ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|fsm_MM.wr1D                                                                                                                                    ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0                                                                                                                                       ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|avs_s0_writedata[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master|WideNor0                                                                                                                                       ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[0]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[0]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[9]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[9]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[2]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[2]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[0]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[0]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[2]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[2]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[9]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[9]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledA[0]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[0]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledA[0]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[0]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledA[1]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[1]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledA[1]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[1]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledA[2]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[2]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledA[2]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[2]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledA[3]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[3]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledA[3]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[3]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledA[4]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[0]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledA[4]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[0]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledA[5]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[1]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledA[5]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[1]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledA[6]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[2]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledA[6]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[2]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledA[7]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[3]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledA[7]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave|coe_s0_Dout[3]                                                                                                                                   ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[0]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[0]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[0]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[0]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[10]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[10]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[11]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[11]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[12]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[12]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[13]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[9]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[13]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[9]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[14]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[14]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[15]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[15]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[10]                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[16]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[16]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[17]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[17]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[18]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[18]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[19]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[19]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[1]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[1]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[20]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[20]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[21]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[21]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[22]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[22]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[23]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[23]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[24]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[24]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[25]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[25]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[26]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[26]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[27]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[27]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[28]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[28]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[29]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[29]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[2]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[2]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[2]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[2]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[30]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[30]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[31]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[31]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                              ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[3]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[3]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[4]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[0]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[4]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[0]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[5]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[5]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[6]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[2]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[6]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[2]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[7]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[7]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[1]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[8]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[8]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[8]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[9]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[9]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|ledB[9]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews|coe_s0_Dout[9]                                                                                                                               ; N/A     ;
; lab_PD3_top:Lab3_top_inst|reset                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0] ; N/A     ;
; lab_PD3_top:Lab3_top_inst|reset                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0] ; N/A     ;
; auto_signaltap_0|gnd                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
+------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Mar 26 03:56:05 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab_PD3 -c lab_PD3
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sp_unit/synthesis/sp_unit.v
    Info (12023): Found entity 1: SP_unit File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/SP_unit/synthesis/SP_unit.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sp_unit/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/SP_unit/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/lab_pd3.v
    Info (12023): Found entity 1: lab_PD3 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/lab_PD3.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/lab_pd3_mm_interconnect_0.v
    Info (12023): Found entity 1: lab_PD3_mm_interconnect_0 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/lab_pd3_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: lab_PD3_mm_interconnect_0_avalon_st_adapter_001 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/lab_pd3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: lab_PD3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/lab_pd3_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab_PD3_mm_interconnect_0_avalon_st_adapter File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/lab_pd3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab_PD3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/lab_pd3_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab_PD3_mm_interconnect_0_rsp_mux File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab_pd3/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/lab_pd3_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab_PD3_mm_interconnect_0_rsp_demux File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/lab_pd3_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab_PD3_mm_interconnect_0_cmd_mux File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/lab_pd3_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab_PD3_mm_interconnect_0_cmd_demux File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file lab_pd3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file lab_pd3/synthesis/submodules/lab_pd3_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab_PD3_mm_interconnect_0_router_002_default_decode File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab_PD3_mm_interconnect_0_router_002 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab_pd3/synthesis/submodules/lab_pd3_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab_PD3_mm_interconnect_0_router_001_default_decode File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab_PD3_mm_interconnect_0_router_001 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab_pd3/synthesis/submodules/lab_pd3_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab_PD3_mm_interconnect_0_router_default_decode File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab_PD3_mm_interconnect_0_router File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/my_slavews.sv
    Info (12023): Found entity 1: my_slaveWS File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/my_slaveWS.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/my_slave.sv
    Info (12023): Found entity 1: my_slave File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/my_slave.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3/synthesis/submodules/my_master.sv
    Info (12023): Found entity 1: my_master File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/my_master.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db_lab_pd3_top.sv
    Info (12023): Found entity 1: db_lab_PD3_top File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db_lab_PD3_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_lab_pd3_top.sv
    Info (12023): Found entity 1: tb_lab_PD3_top File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/tb_lab_PD3_top.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd3_top.sv
    Info (12023): Found entity 1: lab_PD3_top File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3_top.sv Line: 2
Info (12127): Elaborating entity "db_lab_PD3_top" for the top level hierarchy
Info (12128): Elaborating entity "SP_unit" for hierarchy "SP_unit:u0" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db_lab_PD3_top.sv Line: 11
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/SP_unit/synthesis/SP_unit.v Line: 23
Info (12128): Elaborating entity "altsource_probe" for hierarchy "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/SP_unit/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/SP_unit/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/SP_unit/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "SP_0"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "1"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Info (12128): Elaborating entity "lab_PD3_top" for hierarchy "lab_PD3_top:Lab3_top_inst" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db_lab_PD3_top.sv Line: 12
Info (12128): Elaborating entity "lab_PD3" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3_top.sv Line: 13
Info (12128): Elaborating entity "my_master" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_master:my_master" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/lab_PD3.v Line: 36
Info (10264): Verilog HDL Case Statement information at my_master.sv(33): all case item expressions in this case statement are onehot File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/my_master.sv Line: 33
Info (12128): Elaborating entity "my_slave" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slave:my_slave" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/lab_PD3.v Line: 45
Info (12128): Elaborating entity "my_slaveWS" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|my_slaveWS:my_slavews" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/lab_PD3.v Line: 54
Info (12128): Elaborating entity "lab_PD3_mm_interconnect_0" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/lab_PD3.v Line: 69
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:my_master_m0_translator" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 243
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_s0_translator" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 307
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_s0_translator" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 371
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_m0_agent" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 452
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 536
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_s0_agent_rsp_fifo" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 577
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_s0_agent" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 661
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_s0_agent_rsp_fifo" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 702
Info (12128): Elaborating entity "lab_PD3_mm_interconnect_0_router" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router:router" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 718
Info (12128): Elaborating entity "lab_PD3_mm_interconnect_0_router_default_decode" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router:router|lab_PD3_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router.sv Line: 185
Info (12128): Elaborating entity "lab_PD3_mm_interconnect_0_router_001" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router_001:router_001" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 734
Info (12128): Elaborating entity "lab_PD3_mm_interconnect_0_router_001_default_decode" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router_001:router_001|lab_PD3_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router_001.sv Line: 178
Info (12128): Elaborating entity "lab_PD3_mm_interconnect_0_router_002" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router_002:router_002" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 750
Info (12128): Elaborating entity "lab_PD3_mm_interconnect_0_router_002_default_decode" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_router_002:router_002|lab_PD3_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_slave_s0_burst_adapter" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 800
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_slave_s0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "lab_PD3_mm_interconnect_0_cmd_demux" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 823
Info (12128): Elaborating entity "lab_PD3_mm_interconnect_0_cmd_mux" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 840
Info (12128): Elaborating entity "lab_PD3_mm_interconnect_0_rsp_demux" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 874
Info (12128): Elaborating entity "lab_PD3_mm_interconnect_0_rsp_mux" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 914
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_rsp_width_adapter" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 980
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_s0_cmd_width_adapter" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 1046
Info (12128): Elaborating entity "lab_PD3_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 1075
Info (12128): Elaborating entity "lab_PD3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab_PD3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab_PD3_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v Line: 1104
Info (12128): Elaborating entity "lab_PD3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "lab_PD3_top:Lab3_top_inst|lab_PD3:lab3_1_inst|lab_PD3_mm_interconnect_0:mm_interconnect_0|lab_PD3_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|lab_PD3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k524.tdf
    Info (12023): Found entity 1: altsyncram_k524 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/altsyncram_k524.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf
    Info (12023): Found entity 1: mux_qsc File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/mux_qsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dii.tdf
    Info (12023): Found entity 1: cntr_dii File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/cntr_dii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_05j.tdf
    Info (12023): Found entity 1: cntr_05j File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/cntr_05j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.03.26.03:56:14 Progress: Loading sldf6d2a07f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/ip/sldf6d2a07f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13014): Ignored 1 buffer(s)
    Info (13019): Ignored 1 SOFT buffer(s)
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_master_agent.sv Line: 239
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 174 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/output_files/lab_PD3.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 427 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3479 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 3276 logic cells
    Info (21064): Implemented 197 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4941 megabytes
    Info: Processing ended: Tue Mar 26 03:56:22 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/output_files/lab_PD3.map.smsg.


