INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Embedded_System/vivado_temp_project/6375Lab4/axi_insert_header_revise/axi_insert_header_revise.srcs/sources_1/new/axi_stream_insert_header_revise.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_insert_header_revise
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/axi_stream_insert_header_revise/source_code/test_bench_revise1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_revise1
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/axi_stream_insert_header_revise/source_code/test_bench_revise1.v:149]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/axi_stream_insert_header_revise/source_code/test_bench_revise1.v:174]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/axi_stream_insert_header_revise/source_code/test_bench_revise1.v:180]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/axi_stream_insert_header_revise/source_code/test_bench_revise1.v:203]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/axi_stream_insert_header_revise/source_code/test_bench_revise1.v:208]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/axi_stream_insert_header_revise/source_code/test_bench_revise1.v:215]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/axi_stream_insert_header_revise/source_code/test_bench_revise1.v:224]
