{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576802873558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576802873564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 08:47:53 2019 " "Processing started: Fri Dec 20 08:47:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576802873564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802873564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp12 -c exp12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp12 -c exp12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802873564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576802874041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576802874042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cpu/alu.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802883984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802883984 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "regfile.v " "Can't analyze file -- file regfile.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1576802883984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/cpu.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802883999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802883999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "cpu/dffe32.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "cpu/regfile.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884008 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type cpu_control_single.v(18) " "Verilog HDL Declaration warning at cpu_control_single.v(18): \"type\" is SystemVerilog-2005 keyword" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 18 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1576802884008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu_control_single.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu_control_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_control_single " "Found entity 1: cpu_control_single" {  } { { "cpu/cpu_control_single.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmem " "Found entity 1: instructionmem" {  } { { "instructionmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/instructionmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernelmem.v 1 1 " "Found 1 design units, including 1 entities, in source file kernelmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernelmem " "Found entity 1: kernelmem" {  } { { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turn7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file turn7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 turn7seg " "Found entity 1: turn7seg" {  } { { "turn7seg.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/turn7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockmem " "Found entity 1: clockmem" {  } { { "clockmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clockmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledrmem.v 1 1 " "Found 1 design units, including 1 entities, in source file ledrmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledrmem " "Found entity 1: ledrmem" {  } { { "ledrmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/ledrmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardmem.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboardmem " "Found entity 1: keyboardmem" {  } { { "keyboardmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/keyboardmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/e_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock/e_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_clock " "Found entity 1: e_clock" {  } { { "clock/e_clock.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/num2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file clock/num2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 num2ascii " "Found entity 1: num2ascii" {  } { { "clock/num2ascii.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clock/num2ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgamem.v 1 1 " "Found 1 design units, including 1 entities, in source file vgamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgamem " "Found entity 1: vgamem" {  } { { "vgamem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vgamem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga/vga_top.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_font.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_font.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_font " "Found entity 1: vga_font" {  } { { "vga/vga_font.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_font.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga/vga_ctrl.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884042 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "exp08.v(53) " "Verilog HDL information at exp08.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "temp-debug/exp08.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576802884044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp-debug/exp08.v 1 1 " "Found 1 design units, including 1 entities, in source file temp-debug/exp08.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp08 " "Found entity 1: exp08" {  } { { "temp-debug/exp08.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp-debug/ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file temp-debug/ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "temp-debug/ps2_keyboard.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp-debug/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file temp-debug/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "cpu/shift.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884050 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_top_2.v(54) " "Verilog HDL information at vga_top_2.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "vga/vga_top_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576802884052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_top_2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_top_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top_2 " "Found entity 1: vga_top_2" {  } { { "vga/vga_top_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_ctrl_2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_ctrl_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl_2 " "Found entity 1: vga_ctrl_2" {  } { { "vga/vga_ctrl_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_ctrl_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/clkgen_2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/clkgen_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen_2 " "Found entity 1: clkgen_2" {  } { { "vga/clkgen_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/clkgen_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/exp09.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/exp09.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp09 " "Found entity 1: exp09" {  } { { "vga/exp09.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/exp09.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/ram_font.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/ram_font.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_font " "Found entity 1: ram_font" {  } { { "vga/ram_font.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/ram_font.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/rom_font.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/rom_font.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_font " "Found entity 1: rom_font" {  } { { "vga/rom_font.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/rom_font.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HSYNC vga_top_2.v(46) " "Verilog HDL Implicit Net warning at vga_top_2.v(46): created implicit net for \"HSYNC\"" {  } { { "vga/vga_top_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VSYNC vga_top_2.v(46) " "Verilog HDL Implicit Net warning at vga_top_2.v(46): created implicit net for \"VSYNC\"" {  } { { "vga/vga_top_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_BLANK_N vga_top_2.v(46) " "Verilog HDL Implicit Net warning at vga_top_2.v(46): created implicit net for \"VGA_BLANK_N\"" {  } { { "vga/vga_top_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_R vga_top_2.v(46) " "Verilog HDL Implicit Net warning at vga_top_2.v(46): created implicit net for \"VGA_R\"" {  } { { "vga/vga_top_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_G vga_top_2.v(46) " "Verilog HDL Implicit Net warning at vga_top_2.v(46): created implicit net for \"VGA_G\"" {  } { { "vga/vga_top_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_B vga_top_2.v(46) " "Verilog HDL Implicit Net warning at vga_top_2.v(46): created implicit net for \"VGA_B\"" {  } { { "vga/vga_top_2.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884064 ""}
{ "Warning" "WSGN_SEARCH_FILE" "exp12.v 1 1 " "Using design file exp12.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 exp12 " "Found entity 1: exp12" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884171 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576802884171 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exp12.v(185) " "Verilog HDL Instantiation warning at exp12.v(185): instance has no name" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 185 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1576802884171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp12 " "Elaborating entity \"exp12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576802884181 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuclk_hand exp12.v(109) " "Verilog HDL or VHDL warning at exp12.v(109): object \"cpuclk_hand\" assigned a value but never read" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576802884182 "|exp12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_enable exp12.v(150) " "Verilog HDL or VHDL warning at exp12.v(150): object \"vga_enable\" assigned a value but never read" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576802884182 "|exp12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_addr exp12.v(151) " "Verilog HDL or VHDL warning at exp12.v(151): object \"vga_addr\" assigned a value but never read" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576802884182 "|exp12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in exp12.v(243) " "Verilog HDL or VHDL warning at exp12.v(243): object \"in\" assigned a value but never read" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576802884183 "|exp12"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "debugdata exp12.v(244) " "Verilog HDL warning at exp12.v(244): object debugdata used but never assigned" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 244 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1576802884183 "|exp12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuclk_debug exp12.v(248) " "Verilog HDL or VHDL warning at exp12.v(248): object \"cpuclk_debug\" assigned a value but never read" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576802884184 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp12.v(101) " "Verilog HDL assignment warning at exp12.v(101): truncated value with size 32 to match size of target (4)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576802884184 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledrmem_enable exp12.v(191) " "Verilog HDL Always Construct warning at exp12.v(191): inferring latch(es) for variable \"ledrmem_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576802884185 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledrmem_addr exp12.v(191) " "Verilog HDL Always Construct warning at exp12.v(191): inferring latch(es) for variable \"ledrmem_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576802884185 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kernelmem_enable exp12.v(191) " "Verilog HDL Always Construct warning at exp12.v(191): inferring latch(es) for variable \"kernelmem_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576802884185 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "keyboard_enable exp12.v(191) " "Verilog HDL Always Construct warning at exp12.v(191): inferring latch(es) for variable \"keyboard_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576802884188 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clockmem_enable exp12.v(191) " "Verilog HDL Always Construct warning at exp12.v(191): inferring latch(es) for variable \"clockmem_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576802884188 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memout exp12.v(191) " "Verilog HDL Always Construct warning at exp12.v(191): inferring latch(es) for variable \"memout\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576802884188 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clockmem_addr exp12.v(191) " "Verilog HDL Always Construct warning at exp12.v(191): inferring latch(es) for variable \"clockmem_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576802884188 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "keyboard_addr exp12.v(191) " "Verilog HDL Always Construct warning at exp12.v(191): inferring latch(es) for variable \"keyboard_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576802884188 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kernelmem_addr exp12.v(191) " "Verilog HDL Always Construct warning at exp12.v(191): inferring latch(es) for variable \"kernelmem_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576802884188 "|exp12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test_keyboard exp12.v(284) " "Verilog HDL Always Construct warning at exp12.v(284): inferring latch(es) for variable \"test_keyboard\", which holds its previous value in one or more paths through the always construct" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576802884188 "|exp12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc exp12.v(290) " "Verilog HDL Always Construct warning at exp12.v(290): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576802884188 "|exp12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "debugdata.00000000000000000000000000000000 0 exp12.v(244) " "Net \"debugdata.00000000000000000000000000000000\" at exp12.v(244) has no driver or initial value, using a default initial value '0'" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576802884189 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..0\] exp12.v(21) " "Output port \"LEDR\[7..0\]\" at exp12.v(21) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884189 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 exp12.v(27) " "Output port \"HEX3\" at exp12.v(27) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 exp12.v(28) " "Output port \"HEX4\" at exp12.v(28) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 exp12.v(29) " "Output port \"HEX5\" at exp12.v(29) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR exp12.v(32) " "Output port \"DRAM_ADDR\" at exp12.v(32) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA exp12.v(33) " "Output port \"DRAM_BA\" at exp12.v(33) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N exp12.v(34) " "Output port \"DRAM_CAS_N\" at exp12.v(34) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE exp12.v(35) " "Output port \"DRAM_CKE\" at exp12.v(35) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK exp12.v(36) " "Output port \"DRAM_CLK\" at exp12.v(36) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N exp12.v(37) " "Output port \"DRAM_CS_N\" at exp12.v(37) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM exp12.v(39) " "Output port \"DRAM_LDQM\" at exp12.v(39) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N exp12.v(40) " "Output port \"DRAM_RAS_N\" at exp12.v(40) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM exp12.v(41) " "Output port \"DRAM_UDQM\" at exp12.v(41) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N exp12.v(42) " "Output port \"DRAM_WE_N\" at exp12.v(42) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N exp12.v(48) " "Output port \"TD_RESET_N\" at exp12.v(48) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT exp12.v(65) " "Output port \"AUD_DACDAT\" at exp12.v(65) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK exp12.v(67) " "Output port \"AUD_XCK\" at exp12.v(67) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST exp12.v(76) " "Output port \"ADC_CONVST\" at exp12.v(76) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN exp12.v(77) " "Output port \"ADC_DIN\" at exp12.v(77) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK exp12.v(79) " "Output port \"ADC_SCLK\" at exp12.v(79) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK exp12.v(82) " "Output port \"FPGA_I2C_SCLK\" at exp12.v(82) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD exp12.v(88) " "Output port \"IRDA_TXD\" at exp12.v(88) has no driver" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576802884190 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_keyboard exp12.v(285) " "Inferred latch for \"test_keyboard\" at exp12.v(285)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[0\] exp12.v(191) " "Inferred latch for \"kernelmem_addr\[0\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[1\] exp12.v(191) " "Inferred latch for \"kernelmem_addr\[1\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[2\] exp12.v(191) " "Inferred latch for \"kernelmem_addr\[2\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[3\] exp12.v(191) " "Inferred latch for \"kernelmem_addr\[3\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[4\] exp12.v(191) " "Inferred latch for \"kernelmem_addr\[4\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[5\] exp12.v(191) " "Inferred latch for \"kernelmem_addr\[5\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[6\] exp12.v(191) " "Inferred latch for \"kernelmem_addr\[6\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[7\] exp12.v(191) " "Inferred latch for \"kernelmem_addr\[7\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[8\] exp12.v(191) " "Inferred latch for \"kernelmem_addr\[8\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[9\] exp12.v(191) " "Inferred latch for \"kernelmem_addr\[9\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[10\] exp12.v(191) " "Inferred latch for \"kernelmem_addr\[10\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_addr\[11\] exp12.v(191) " "Inferred latch for \"kernelmem_addr\[11\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyboard_addr exp12.v(191) " "Inferred latch for \"keyboard_addr\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clockmem_addr exp12.v(191) " "Inferred latch for \"clockmem_addr\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[0\] exp12.v(191) " "Inferred latch for \"memout\[0\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[1\] exp12.v(191) " "Inferred latch for \"memout\[1\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[2\] exp12.v(191) " "Inferred latch for \"memout\[2\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[3\] exp12.v(191) " "Inferred latch for \"memout\[3\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[4\] exp12.v(191) " "Inferred latch for \"memout\[4\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[5\] exp12.v(191) " "Inferred latch for \"memout\[5\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884191 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[6\] exp12.v(191) " "Inferred latch for \"memout\[6\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[7\] exp12.v(191) " "Inferred latch for \"memout\[7\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[8\] exp12.v(191) " "Inferred latch for \"memout\[8\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[9\] exp12.v(191) " "Inferred latch for \"memout\[9\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[10\] exp12.v(191) " "Inferred latch for \"memout\[10\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[11\] exp12.v(191) " "Inferred latch for \"memout\[11\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[12\] exp12.v(191) " "Inferred latch for \"memout\[12\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[13\] exp12.v(191) " "Inferred latch for \"memout\[13\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[14\] exp12.v(191) " "Inferred latch for \"memout\[14\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[15\] exp12.v(191) " "Inferred latch for \"memout\[15\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[16\] exp12.v(191) " "Inferred latch for \"memout\[16\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[17\] exp12.v(191) " "Inferred latch for \"memout\[17\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[18\] exp12.v(191) " "Inferred latch for \"memout\[18\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[19\] exp12.v(191) " "Inferred latch for \"memout\[19\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[20\] exp12.v(191) " "Inferred latch for \"memout\[20\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[21\] exp12.v(191) " "Inferred latch for \"memout\[21\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[22\] exp12.v(191) " "Inferred latch for \"memout\[22\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[23\] exp12.v(191) " "Inferred latch for \"memout\[23\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[24\] exp12.v(191) " "Inferred latch for \"memout\[24\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884192 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[25\] exp12.v(191) " "Inferred latch for \"memout\[25\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884193 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[26\] exp12.v(191) " "Inferred latch for \"memout\[26\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884193 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[27\] exp12.v(191) " "Inferred latch for \"memout\[27\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884193 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[28\] exp12.v(191) " "Inferred latch for \"memout\[28\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884193 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[29\] exp12.v(191) " "Inferred latch for \"memout\[29\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884193 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[30\] exp12.v(191) " "Inferred latch for \"memout\[30\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884193 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memout\[31\] exp12.v(191) " "Inferred latch for \"memout\[31\]\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884193 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clockmem_enable exp12.v(191) " "Inferred latch for \"clockmem_enable\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884193 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyboard_enable exp12.v(191) " "Inferred latch for \"keyboard_enable\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884193 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernelmem_enable exp12.v(191) " "Inferred latch for \"kernelmem_enable\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884193 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledrmem_addr exp12.v(191) " "Inferred latch for \"ledrmem_addr\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884193 "|exp12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledrmem_enable exp12.v(191) " "Inferred latch for \"ledrmem_enable\" at exp12.v(191)" {  } { { "exp12.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884193 "|exp12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:c1 " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:c1\"" {  } { { "exp12.v" "c1" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:c10 " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:c10\"" {  } { { "exp12.v" "c10" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_clock e_clock:ec " "Elaborating entity \"e_clock\" for hierarchy \"e_clock:ec\"" {  } { { "exp12.v" "ec" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 e_clock.v(30) " "Verilog HDL assignment warning at e_clock.v(30): truncated value with size 32 to match size of target (4)" {  } { { "clock/e_clock.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576802884228 "|exp12|e_clock:ec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 e_clock.v(33) " "Verilog HDL assignment warning at e_clock.v(33): truncated value with size 32 to match size of target (4)" {  } { { "clock/e_clock.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576802884228 "|exp12|e_clock:ec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 e_clock.v(36) " "Verilog HDL assignment warning at e_clock.v(36): truncated value with size 32 to match size of target (4)" {  } { { "clock/e_clock.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576802884228 "|exp12|e_clock:ec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 e_clock.v(39) " "Verilog HDL assignment warning at e_clock.v(39): truncated value with size 32 to match size of target (4)" {  } { { "clock/e_clock.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576802884228 "|exp12|e_clock:ec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num2ascii e_clock:ec\|num2ascii:i0 " "Elaborating entity \"num2ascii\" for hierarchy \"e_clock:ec\|num2ascii:i0\"" {  } { { "clock/e_clock.v" "i0" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp08 exp08:debug " "Elaborating entity \"exp08\" for hierarchy \"exp08:debug\"" {  } { { "exp12.v" "debug" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884231 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count exp08.v(48) " "Verilog HDL or VHDL warning at exp08.v(48): object \"count\" assigned a value but never read" {  } { { "temp-debug/exp08.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576802884233 "|exp12|exp08:debug"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp08.v(61) " "Verilog HDL assignment warning at exp08.v(61): truncated value with size 32 to match size of target (8)" {  } { { "temp-debug/exp08.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576802884233 "|exp12|exp08:debug"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard exp08:debug\|ps2_keyboard:p " "Elaborating entity \"ps2_keyboard\" for hierarchy \"exp08:debug\|ps2_keyboard:p\"" {  } { { "temp-debug/exp08.v" "p" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram exp08:debug\|ram:r " "Elaborating entity \"ram\" for hierarchy \"exp08:debug\|ram:r\"" {  } { { "temp-debug/exp08.v" "r" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884237 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CapsLock ram.v(17) " "Verilog HDL Always Construct warning at ram.v(17): variable \"CapsLock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576802884238 "|exp12|exp08:debug|ram:r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "now ram.v(18) " "Verilog HDL Always Construct warning at ram.v(18): variable \"now\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576802884238 "|exp12|exp08:debug|ram:r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "now ram.v(19) " "Verilog HDL Always Construct warning at ram.v(19): variable \"now\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576802884241 "|exp12|exp08:debug|ram:r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "now ram.v(21) " "Verilog HDL Always Construct warning at ram.v(21): variable \"now\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576802884241 "|exp12|exp08:debug|ram:r"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "now ram.v(24) " "Verilog HDL Always Construct warning at ram.v(24): variable \"now\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576802884241 "|exp12|exp08:debug|ram:r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 ram.v(5) " "Net \"ram.data_a\" at ram.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576802884242 "|exp12|exp08:debug|ram:r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 ram.v(5) " "Net \"ram.waddr_a\" at ram.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576802884242 "|exp12|exp08:debug|ram:r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 ram.v(5) " "Net \"ram.we_a\" at ram.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "temp-debug/ram.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576802884242 "|exp12|exp08:debug|ram:r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_top vga_top:v " "Elaborating entity \"vga_top\" for hierarchy \"vga_top:v\"" {  } { { "exp12.v" "v" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen vga_top:v\|clkgen:my_vgaclk " "Elaborating entity \"clkgen\" for hierarchy \"vga_top:v\|clkgen:my_vgaclk\"" {  } { { "vga/vga_top.v" "my_vgaclk" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_top:v\|vga_ctrl:v1 " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_top:v\|vga_ctrl:v1\"" {  } { { "vga/vga_top.v" "v1" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_ctrl.v(53) " "Verilog HDL assignment warning at vga_ctrl.v(53): truncated value with size 32 to match size of target (7)" {  } { { "vga/vga_ctrl.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_ctrl.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576802884270 "|exp12|vga_top:v|vga_ctrl:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_ctrl.v(57) " "Verilog HDL assignment warning at vga_ctrl.v(57): truncated value with size 32 to match size of target (4)" {  } { { "vga/vga_ctrl.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_ctrl.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576802884271 "|exp12|vga_top:v|vga_ctrl:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(78) " "Verilog HDL assignment warning at vga_ctrl.v(78): truncated value with size 32 to match size of target (10)" {  } { { "vga/vga_ctrl.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_ctrl.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576802884271 "|exp12|vga_top:v|vga_ctrl:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_ctrl.v(81) " "Verilog HDL assignment warning at vga_ctrl.v(81): truncated value with size 32 to match size of target (5)" {  } { { "vga/vga_ctrl.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_ctrl.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576802884271 "|exp12|vga_top:v|vga_ctrl:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_ctrl.v(85) " "Verilog HDL assignment warning at vga_ctrl.v(85): truncated value with size 32 to match size of target (4)" {  } { { "vga/vga_ctrl.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_ctrl.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576802884271 "|exp12|vga_top:v|vga_ctrl:v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display vga_top:v\|vga_display:v2 " "Elaborating entity \"vga_display\" for hierarchy \"vga_top:v\|vga_display:v2\"" {  } { { "vga/vga_top.v" "v2" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_display.v(17) " "Verilog HDL assignment warning at vga_display.v(17): truncated value with size 32 to match size of target (12)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576802884272 "|exp12|vga_top:v|vga_display:v2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_data vga_display.v(20) " "Verilog HDL Always Construct warning at vga_display.v(20): inferring latch(es) for variable \"vga_data\", which holds its previous value in one or more paths through the always construct" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576802884272 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[0\] vga_display.v(20) " "Inferred latch for \"vga_data\[0\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884272 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[1\] vga_display.v(20) " "Inferred latch for \"vga_data\[1\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884272 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[2\] vga_display.v(20) " "Inferred latch for \"vga_data\[2\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[3\] vga_display.v(20) " "Inferred latch for \"vga_data\[3\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[4\] vga_display.v(20) " "Inferred latch for \"vga_data\[4\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[5\] vga_display.v(20) " "Inferred latch for \"vga_data\[5\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[6\] vga_display.v(20) " "Inferred latch for \"vga_data\[6\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[7\] vga_display.v(20) " "Inferred latch for \"vga_data\[7\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[8\] vga_display.v(20) " "Inferred latch for \"vga_data\[8\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[9\] vga_display.v(20) " "Inferred latch for \"vga_data\[9\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[10\] vga_display.v(20) " "Inferred latch for \"vga_data\[10\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[11\] vga_display.v(20) " "Inferred latch for \"vga_data\[11\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[12\] vga_display.v(20) " "Inferred latch for \"vga_data\[12\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[13\] vga_display.v(20) " "Inferred latch for \"vga_data\[13\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[14\] vga_display.v(20) " "Inferred latch for \"vga_data\[14\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[15\] vga_display.v(20) " "Inferred latch for \"vga_data\[15\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[16\] vga_display.v(20) " "Inferred latch for \"vga_data\[16\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[17\] vga_display.v(20) " "Inferred latch for \"vga_data\[17\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[18\] vga_display.v(20) " "Inferred latch for \"vga_data\[18\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[19\] vga_display.v(20) " "Inferred latch for \"vga_data\[19\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[20\] vga_display.v(20) " "Inferred latch for \"vga_data\[20\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[21\] vga_display.v(20) " "Inferred latch for \"vga_data\[21\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[22\] vga_display.v(20) " "Inferred latch for \"vga_data\[22\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_data\[23\] vga_display.v(20) " "Inferred latch for \"vga_data\[23\]\" at vga_display.v(20)" {  } { { "vga/vga_display.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884273 "|exp12|vga_top:v|vga_display:v2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_font vga_top:v\|vga_display:v2\|vga_font:read " "Elaborating entity \"vga_font\" for hierarchy \"vga_top:v\|vga_display:v2\|vga_font:read\"" {  } { { "vga/vga_display.v" "read" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_top:v\|vga_display:v2\|vga_font:read\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_top:v\|vga_display:v2\|vga_font:read\|altsyncram:altsyncram_component\"" {  } { { "vga/vga_font.v" "altsyncram_component" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_font.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_top:v\|vga_display:v2\|vga_font:read\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_top:v\|vga_display:v2\|vga_font:read\|altsyncram:altsyncram_component\"" {  } { { "vga/vga_font.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_font.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_top:v\|vga_display:v2\|vga_font:read\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_top:v\|vga_display:v2\|vga_font:read\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vga/vga_font.mif " "Parameter \"init_file\" = \"./vga/vga_font.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884319 ""}  } { { "vga/vga_font.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_font.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576802884319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7g1 " "Found entity 1: altsyncram_q7g1" {  } { { "db/altsyncram_q7g1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_q7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7g1 vga_top:v\|vga_display:v2\|vga_font:read\|altsyncram:altsyncram_component\|altsyncram_q7g1:auto_generated " "Elaborating entity \"altsyncram_q7g1\" for hierarchy \"vga_top:v\|vga_display:v2\|vga_font:read\|altsyncram:altsyncram_component\|altsyncram_q7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:sc " "Elaborating entity \"cpu\" for hierarchy \"cpu:sc\"" {  } { { "exp12.v" "sc" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_control_single cpu:sc\|cpu_control_single:control " "Elaborating entity \"cpu_control_single\" for hierarchy \"cpu:sc\|cpu_control_single:control\"" {  } { { "cpu/cpu.v" "control" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe32 cpu:sc\|dffe32:ip " "Elaborating entity \"dffe32\" for hierarchy \"cpu:sc\|dffe32:ip\"" {  } { { "cpu/cpu.v" "ip" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884382 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x32.v 1 1 " "Using design file mux2x32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884386 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576802884386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 cpu:sc\|mux2x32:alu_b " "Elaborating entity \"mux2x32\" for hierarchy \"cpu:sc\|mux2x32:alu_b\"" {  } { { "cpu/cpu.v" "alu_b" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 cpu:sc\|mux2x5:reg_wn " "Elaborating entity \"mux2x5\" for hierarchy \"cpu:sc\|mux2x5:reg_wn\"" {  } { { "cpu/cpu.v" "reg_wn" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 cpu:sc\|mux4x32:nextpc " "Elaborating entity \"mux4x32\" for hierarchy \"cpu:sc\|mux4x32:nextpc\"" {  } { { "cpu/cpu.v" "nextpc" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:sc\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"cpu:sc\|regfile:rf\"" {  } { { "cpu/cpu.v" "rf" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:sc\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"cpu:sc\|alu:al_unit\"" {  } { { "cpu/cpu.v" "al_unit" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift cpu:sc\|alu:al_unit\|shift:shifter " "Elaborating entity \"shift\" for hierarchy \"cpu:sc\|alu:al_unit\|shift:shifter\"" {  } { { "cpu/alu.v" "shifter" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmem instructionmem:instmem " "Elaborating entity \"instructionmem\" for hierarchy \"instructionmem:instmem\"" {  } { { "exp12.v" "instmem" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionmem:instmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionmem:instmem\|altsyncram:altsyncram_component\"" {  } { { "instructionmem.v" "altsyncram_component" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/instructionmem.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionmem:instmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionmem:instmem\|altsyncram:altsyncram_component\"" {  } { { "instructionmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/instructionmem.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionmem:instmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionmem:instmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst.mif " "Parameter \"init_file\" = \"inst.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884427 ""}  } { { "instructionmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/instructionmem.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576802884427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5od1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5od1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5od1 " "Found entity 1: altsyncram_5od1" {  } { { "db/altsyncram_5od1.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5od1 instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated " "Elaborating entity \"altsyncram_5od1\" for hierarchy \"instructionmem:instmem\|altsyncram:altsyncram_component\|altsyncram_5od1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernelmem kernelmem:kemem " "Elaborating entity \"kernelmem\" for hierarchy \"kernelmem:kemem\"" {  } { { "exp12.v" "kemem" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernelmem:kemem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"kernelmem:kemem\|altsyncram:altsyncram_component\"" {  } { { "kernelmem.v" "altsyncram_component" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelmem:kemem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"kernelmem:kemem\|altsyncram:altsyncram_component\"" {  } { { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelmem:kemem\|altsyncram:altsyncram_component " "Instantiated megafunction \"kernelmem:kemem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884506 ""}  } { { "kernelmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576802884506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_24i2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_24i2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_24i2 " "Found entity 1: altsyncram_24i2" {  } { { "db/altsyncram_24i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_24i2 kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated " "Elaborating entity \"altsyncram_24i2\" for hierarchy \"kernelmem:kemem\|altsyncram:altsyncram_component\|altsyncram_24i2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockmem clockmem:cmem " "Elaborating entity \"clockmem\" for hierarchy \"clockmem:cmem\"" {  } { { "exp12.v" "cmem" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram clockmem:cmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"clockmem:cmem\|altsyncram:altsyncram_component\"" {  } { { "clockmem.v" "altsyncram_component" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clockmem.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockmem:cmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"clockmem:cmem\|altsyncram:altsyncram_component\"" {  } { { "clockmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clockmem.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockmem:cmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"clockmem:cmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576802884576 ""}  } { { "clockmem.v" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/clockmem.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576802884576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0i2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0i2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0i2 " "Found entity 1: altsyncram_k0i2" {  } { { "db/altsyncram_k0i2.tdf" "" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576802884618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0i2 clockmem:cmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated " "Elaborating entity \"altsyncram_k0i2\" for hierarchy \"clockmem:cmem\|altsyncram:altsyncram_component\|altsyncram_k0i2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledrmem ledrmem:lmem " "Elaborating entity \"ledrmem\" for hierarchy \"ledrmem:lmem\"" {  } { { "exp12.v" "lmem" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboardmem keyboardmem:kbmem " "Elaborating entity \"keyboardmem\" for hierarchy \"keyboardmem:kbmem\"" {  } { { "exp12.v" "kbmem" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turn7seg turn7seg:a2 " "Elaborating entity \"turn7seg\" for hierarchy \"turn7seg:a2\"" {  } { { "exp12.v" "a2" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576802884665 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "comb_26 vgamemvmem " "Node instance \"comb_26\" instantiates undefined entity \"vgamemvmem\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "exp12.v" "comb_26" { Text "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v" 185 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1576802884665 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.map.smsg " "Generated suppressed messages file F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884819 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 74 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576802884953 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 20 08:48:04 2019 " "Processing ended: Fri Dec 20 08:48:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576802884953 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576802884953 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576802884953 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802884953 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 74 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 74 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576802885585 ""}
