Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 28 15:08:37 2022
| Host         : acoustics-VirtualBox running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    91 |
|    Minimum number of control sets                        |    91 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   155 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    91 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     7 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             578 |          185 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2043 |          483 |
| Yes          | No                    | No                     |             611 |          163 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             725 |          202 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                                                                          Enable Signal                                                                         |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                      | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[2]_0 |                1 |              1 |         1.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[1]_1                 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[3]_0 |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                | system_i/rst_0/U0/EXT_LPF/lpf_int                                                                                                              |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                      | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                              |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                     | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                              |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                          |                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[1]_0[0]              |                                                                                                                                                |                3 |              5 |         1.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                      |                                                                                                                                                |                3 |              5 |         1.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1__0_n_0  |                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/rst_0/U0/SEQ/seq_cnt_en                                                                                                                               | system_i/rst_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                        |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                   |                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                            | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                        |                4 |              8 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE022_out                                                                                                                                  | system_i/cfg_0/inst/R0                                                                                                                         |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/WORDS[0].BITS[7].FDRE_inst_i_1_n_0                                                                                                         | system_i/cfg_0/inst/R0                                                                                                                         |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE07_out                                                                                                                                   | system_i/cfg_0/inst/R0                                                                                                                         |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE04_out                                                                                                                                   | system_i/cfg_0/inst/R0                                                                                                                         |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE044_out                                                                                                                                  | system_i/cfg_0/inst/R0                                                                                                                         |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE042_out                                                                                                                                  | system_i/cfg_0/inst/R0                                                                                                                         |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE038_out                                                                                                                                  | system_i/cfg_0/inst/R0                                                                                                                         |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE035_out                                                                                                                                  | system_i/cfg_0/inst/R0                                                                                                                         |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE033_out                                                                                                                                  | system_i/cfg_0/inst/R0                                                                                                                         |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE031_out                                                                                                                                  | system_i/cfg_0/inst/R0                                                                                                                         |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE029_out                                                                                                                                  | system_i/cfg_0/inst/R0                                                                                                                         |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE024_out                                                                                                                                  | system_i/cfg_0/inst/R0                                                                                                                         |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE026_out                                                                                                                                  | system_i/cfg_0/inst/R0                                                                                                                         |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE020_out                                                                                                                                  | system_i/cfg_0/inst/R0                                                                                                                         |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE017_out                                                                                                                                  | system_i/cfg_0/inst/R0                                                                                                                         |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE015_out                                                                                                                                  | system_i/cfg_0/inst/R0                                                                                                                         |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE013_out                                                                                                                                  | system_i/cfg_0/inst/R0                                                                                                                         |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE011_out                                                                                                                                  | system_i/cfg_0/inst/R0                                                                                                                         |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE0                                                                                                                                        | system_i/cfg_0/inst/R0                                                                                                                         |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                  |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE040_out                                                                                                                                  | system_i/cfg_0/inst/R0                                                                                                                         |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                | system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                            |                5 |             12 |         2.40 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_1/U0/i_synth/decimator.decimation_filter/rate_we_i                                                                                                | system_i/cic_1/U0/i_synth/reset                                                                                                                |                2 |             13 |         6.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]_0 | system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/rate_cnt_max_reg            |                4 |             13 |         3.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_regs.delay_bus_reg[1]_0 | system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_nd_out_dly/rate_cnt_max_reg            |                4 |             13 |         3.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_0/U0/i_synth/decimator.decimation_filter/rate_we_i                                                                                                | system_i/cic_0/U0/i_synth/reset                                                                                                                |                4 |             13 |         3.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                |                                                                                                                                                |                4 |             13 |         3.25 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                              |                7 |             14 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[1]_1                 |                                                                                                                                                |                5 |             14 |         2.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                 |                                                                                                                                                |                6 |             14 |         2.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                        |                                                                                                                                                |                5 |             14 |         2.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_1/U0/i_synth/decimator.decimation_filter/rfd_int_reg_n_0                                                                                          | system_i/cic_1/U0/i_synth/reset                                                                                                                |                7 |             14 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                                         | system_i/cic_1/U0/i_synth/decimator.decimation_filter/RDY0                                                                                     |                3 |             14 |         4.67 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                | system_i/cfg_0/inst/R0                                                                                                                         |                8 |             15 |         1.88 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_0/U0/i_synth/decimator.decimation_filter/rfd_int_reg_n_0                                                                                          | system_i/cic_0/U0/i_synth/reset                                                                                                                |                7 |             16 |         2.29 |
|  system_i/pll_0/inst/clk_out1 | system_i/dna_0/inst/int_enbl_reg                                                                                                                               | system_i/dna_0/inst/clear                                                                                                                      |                4 |             16 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/writer_0/inst/int_rden_wire                                                                                                                           | system_i/writer_0/inst/RST0                                                                                                                    |                4 |             16 |         4.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                | system_i/rate_0/inst/p_0_in                                                                                                                    |                4 |             16 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                                         | system_i/cic_0/U0/i_synth/decimator.decimation_filter/RDY0                                                                                     |                6 |             16 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                      |                                                                                                                                                |                8 |             17 |         2.12 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                              |                                                                                                                                                |                4 |             17 |         4.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/E[0]         | system_i/cic_1/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                 |                3 |             18 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly       |                                                                                                                                                |                3 |             18 |         6.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly       | system_i/cic_1/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                 |                7 |             18 |         2.57 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/E[0]         | system_i/cic_0/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                 |                3 |             20 |         6.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly       | system_i/cic_0/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                 |                7 |             20 |         2.86 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly       |                                                                                                                                                |                3 |             20 |         6.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/E[0]         | system_i/cic_1/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                 |                3 |             21 |         7.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly       | system_i/cic_1/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                 |                9 |             21 |         2.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly       |                                                                                                                                                |                3 |             21 |         7.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                       | system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                            |                8 |             23 |         2.88 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly       |                                                                                                                                                |                3 |             23 |         7.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/en_dly       | system_i/cic_0/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                 |                9 |             23 |         2.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/E[0]         | system_i/cic_0/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                 |                3 |             23 |         7.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_0/U0/i_synth/decimator.decimation_filter/enable_dly0                                                                                              | system_i/cic_0/U0/i_synth/reset                                                                                                                |                7 |             26 |         3.71 |
|  system_i/pll_0/inst/clk_out1 | system_i/cic_1/U0/i_synth/decimator.decimation_filter/enable_dly0                                                                                              | system_i/cic_1/U0/i_synth/reset                                                                                                                |                6 |             26 |         4.33 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                | system_i/dac_0/inst/int_rst_reg_i_1_n_0                                                                                                        |               22 |             27 |         1.23 |
|  system_i/pll_0/inst/clk_out1 | system_i/feedback_combined_0/inst/phase[29]_i_1_n_0                                                                                                            |                                                                                                                                                |               13 |             30 |         2.31 |
|  system_i/pll_0/inst/clk_out1 | system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[63]_i_1_n_0                                                                               |                                                                                                                                                |                7 |             32 |         4.57 |
|  system_i/pll_0/inst/clk_out1 | system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                             |                                                                                                                                                |                5 |             32 |         6.40 |
|  system_i/pll_0/inst/clk_out1 | system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg_n_0_[0]                                                                                  |                                                                                                                                                |                6 |             32 |         5.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/s_axi_wready                                                                                                                               | system_i/cfg_0/inst/R0                                                                                                                         |                9 |             32 |         3.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/int_rdata_reg0                                                                                                                             | system_i/cfg_0/inst/R0                                                                                                                         |               13 |             32 |         2.46 |
|  system_i/pll_0/inst/clk_out1 | system_i/sts_0/inst/int_rdata_reg[31]_i_2_n_0                                                                                                                  | system_i/sts_0/inst/p_0_in                                                                                                                     |               13 |             32 |         2.46 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                   |                                                                                                                                                |                9 |             34 |         3.78 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                             |                                                                                                                                                |               10 |             35 |         3.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                          |                                                                                                                                                |               14 |             47 |         3.36 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                        |                                                                                                                                                |                9 |             47 |         5.22 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                 |                                                                                                                                                |               13 |             47 |         3.62 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                      |                                                                                                                                                |                8 |             47 |         5.88 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                      |                                                                                                                                                |               10 |             47 |         4.70 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                      |                                                                                                                                                |               13 |             47 |         3.62 |
|  system_i/pll_0/inst/clk_out1 | system_i/dna_0/inst/int_data_reg[56]_i_2_n_0                                                                                                                   | system_i/dna_0/inst/clear                                                                                                                      |                9 |             57 |         6.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[2]_1                 |                                                                                                                                                |               15 |             64 |         4.27 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                | system_i/cic_1/U0/i_synth/reset                                                                                                                |               58 |            112 |         1.93 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                | system_i/cic_0/U0/i_synth/reset                                                                                                                |               48 |            118 |         2.46 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                |                                                                                                                                                |              186 |            623 |         3.35 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                | system_i/cic_1/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                 |              140 |            840 |         6.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                | system_i/cic_0/U0/i_synth/decimator.decimation_filter/sclr_int                                                                                 |              186 |            876 |         4.71 |
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


