INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 07:28:51 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : video_filter
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 tehb14/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mem_controller0/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 1.540ns (29.533%)  route 3.675ns (70.467%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 7.199 - 6.000 ) 
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1564, unset)         1.284     1.284    tehb14/clk
    SLICE_X10Y109        FDCE                                         r  tehb14/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDCE (Prop_fdce_C_Q)         0.259     1.543 f  tehb14/full_reg_reg/Q
                         net (fo=8, routed)           0.587     2.130    tehb14/full_reg
    SLICE_X9Y108         LUT5 (Prop_lut5_I0_O)        0.043     2.173 r  tehb14/validArray[0]_i_12/O
                         net (fo=1, routed)           0.359     2.532    cmpi2/DI[0]
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     2.815 f  cmpi2/validArray_reg[0]_i_5/CO[3]
                         net (fo=15, routed)          0.489     3.304    tehb18/dataOutArray[0][0]
    SLICE_X7Y110         LUT5 (Prop_lut5_I0_O)        0.043     3.347 f  tehb18/data_reg[0]_i_2__3/O
                         net (fo=9, routed)           0.177     3.524    control_merge5/oehb1/data_reg_reg[0]_5
    SLICE_X7Y110         LUT6 (Prop_lut6_I5_O)        0.043     3.567 r  control_merge5/oehb1/pixelR_we0_INST_0_i_5/O
                         net (fo=27, routed)          0.479     4.046    control_merge5/fork_C1/generateBlocks[1].regblock/data_reg_reg[0]_0
    SLICE_X7Y107         LUT5 (Prop_lut5_I2_O)        0.043     4.089 r  control_merge5/fork_C1/generateBlocks[1].regblock/pixelR_we0_INST_0_i_2/O
                         net (fo=39, routed)          0.387     4.475    muli0/oehb/mux8_validArray_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I4_O)        0.043     4.518 r  muli0/oehb/pixelR_we0_INST_0/O
                         net (fo=45, routed)          0.825     5.343    muli0/oehb/Empty_reg
    SLICE_X1Y123         LUT3 (Prop_lut3_I0_O)        0.043     5.386 r  muli0/oehb/counter[3]_i_5/O
                         net (fo=1, routed)           0.000     5.386    mem_controller0/S[1]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.653 r  mem_controller0/counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    mem_controller0/counter_reg[3]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.706 r  mem_controller0/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.714    mem_controller0/counter_reg[7]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.767 r  mem_controller0/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.767    mem_controller0/counter_reg[11]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.820 r  mem_controller0/counter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.820    mem_controller0/counter_reg[15]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.873 r  mem_controller0/counter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.873    mem_controller0/counter_reg[19]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.926 r  mem_controller0/counter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.926    mem_controller0/counter_reg[23]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.979 r  mem_controller0/counter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.979    mem_controller0/counter_reg[27]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     6.134 r  mem_controller0/counter_reg[31]_i_1/O[3]
                         net (fo=2, routed)           0.365     6.499    mem_controller0/counter[31]
    SLICE_X0Y130         FDCE                                         r  mem_controller0/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=1564, unset)         1.199     7.199    mem_controller0/clk
    SLICE_X0Y130         FDCE                                         r  mem_controller0/counter_reg[31]/C
                         clock pessimism              0.085     7.284    
                         clock uncertainty           -0.035     7.249    
    SLICE_X0Y130         FDCE (Setup_fdce_C_D)       -0.096     7.153    mem_controller0/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  0.654    




