{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 12 19:29:59 2016 " "Info: Processing started: Sun Jun 12 19:29:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB6 -c LAB6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB6 -c LAB6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB6-behavioural " "Info: Found design unit 1: LAB6-behavioural" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LAB6 " "Info: Found entity 1: LAB6" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORY-behavioural " "Info: Found design unit 1: MEMORY-behavioural" {  } { { "memory.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/memory.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MEMORY " "Info: Found entity 1: MEMORY" {  } { { "memory.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/memory.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH-behavioural " "Info: Found design unit 1: DATAPATH-behavioural" {  } { { "DATAPATH.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Info: Found entity 1: DATAPATH" {  } { { "DATAPATH.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioural " "Info: Found design unit 1: control_unit-behavioural" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Info: Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behavior " "Info: Found design unit 1: fulladder-behavior" {  } { { "fulladder.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/fulladder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Info: Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/fulladder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-Behavior " "Info: Found design unit 1: regn-Behavior" {  } { { "regn.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/regn.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Info: Found entity 1: regn" {  } { { "regn.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/regn.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-howto " "Info: Found design unit 1: adder-howto" {  } { { "adder.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/adder.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/adder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regnbit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regnbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regNbit-Behavior " "Info: Found design unit 1: regNbit-Behavior" {  } { { "regNbit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/regNbit.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regNbit " "Info: Found entity 1: regNbit" {  } { { "regNbit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/regNbit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB6 " "Info: Elaborating entity \"LAB6\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY MEMORY:MEM_A " "Info: Elaborating entity \"MEMORY\" for hierarchy \"MEMORY:MEM_A\"" {  } { { "LAB6.vhd" "MEM_A" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte memory.vhd(38) " "Warning (10492): VHDL Process Statement warning at memory.vhd(38): signal \"byte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/memory.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CU " "Info: Elaborating entity \"control_unit\" for hierarchy \"control_unit:CU\"" {  } { { "LAB6.vhd" "CU" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET control_unit.vhd(195) " "Warning (10492): VHDL Process Statement warning at control_unit.vhd(195): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextstatus control_unit.vhd(48) " "Warning (10631): VHDL Process Statement warning at control_unit.vhd(48): inferring latch(es) for signal or variable \"nextstatus\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.completed control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.completed\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.source control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.source\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg8 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg8\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg7 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg7\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg6 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg6\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg5 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg5\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg4 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg4\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg3 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg3\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg2 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg2\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg1 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg1\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.alg0 control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.alg0\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.acquire control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.acquire\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.store control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.store\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstatus.idle control_unit.vhd(48) " "Info (10041): Inferred latch for \"nextstatus.idle\" at control_unit.vhd(48)" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:DP " "Info: Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:DP\"" {  } { { "LAB6.vhd" "DP" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regNbit DATAPATH:DP\|regNbit:DATA0 " "Info: Elaborating entity \"regNbit\" for hierarchy \"DATAPATH:DP\|regNbit:DATA0\"" {  } { { "DATAPATH.vhd" "DATA0" { Text "D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn DATAPATH:DP\|regn:TEMP " "Info: Elaborating entity \"regn\" for hierarchy \"DATAPATH:DP\|regn:TEMP\"" {  } { { "DATAPATH.vhd" "TEMP" { Text "D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder DATAPATH:DP\|adder:ADD " "Info: Elaborating entity \"adder\" for hierarchy \"DATAPATH:DP\|adder:ADD\"" {  } { { "DATAPATH.vhd" "ADD" { Text "D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c10 adder.vhd(18) " "Warning (10036): Verilog HDL or VHDL warning at adder.vhd(18): object \"c10\" assigned a value but never read" {  } { { "adder.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/adder.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder DATAPATH:DP\|adder:ADD\|fulladder:FA0 " "Info: Elaborating entity \"fulladder\" for hierarchy \"DATAPATH:DP\|adder:ADD\|fulladder:FA0\"" {  } { { "adder.vhd" "FA0" { Text "D:/Documenti/VHDL/Lab06/LAB6/adder.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regNbit DATAPATH:DP\|regNbit:SUMR " "Info: Elaborating entity \"regNbit\" for hierarchy \"DATAPATH:DP\|regNbit:SUMR\"" {  } { { "DATAPATH.vhd" "SUMR" { Text "D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_unit:CU\|nextstatus.completed_263 " "Warning: Latch control_unit:CU\|nextstatus.completed_263 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DATAPATH:DP\|COUNT_DONE " "Warning: Ports D and ENA on the latch are fed by the same signal DATAPATH:DP\|COUNT_DONE" {  } { { "DATAPATH.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_unit:CU\|nextstatus.acquire_362 " "Warning: Latch control_unit:CU\|nextstatus.acquire_362 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CU\|status.store " "Warning: Ports D and ENA on the latch are fed by the same signal control_unit:CU\|status.store" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_unit:CU\|nextstatus.store_371 " "Warning: Latch control_unit:CU\|nextstatus.store_371 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CU\|status.idle " "Warning: Ports D and ENA on the latch are fed by the same signal control_unit:CU\|status.idle" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_unit:CU\|nextstatus.idle_380 " "Warning: Latch control_unit:CU\|nextstatus.idle_380 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CU\|status.completed " "Warning: Ports D and ENA on the latch are fed by the same signal control_unit:CU\|status.completed" {  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_unit:CU\|nextstatus.alg0_353 " "Warning: Latch control_unit:CU\|nextstatus.alg0_353 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DATAPATH:DP\|COUNT_DONE " "Warning: Ports D and ENA on the latch are fed by the same signal DATAPATH:DP\|COUNT_DONE" {  } { { "DATAPATH.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/DATAPATH.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_unit.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/control_unit.vhd" 48 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DATA_OUT\[0\] GND " "Warning (13410): Pin \"DATA_OUT\[0\]\" is stuck at GND" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATA_OUT\[1\] GND " "Warning (13410): Pin \"DATA_OUT\[1\]\" is stuck at GND" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATA_OUT\[2\] GND " "Warning (13410): Pin \"DATA_OUT\[2\]\" is stuck at GND" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATA_OUT\[3\] GND " "Warning (13410): Pin \"DATA_OUT\[3\]\" is stuck at GND" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATA_OUT\[4\] GND " "Warning (13410): Pin \"DATA_OUT\[4\]\" is stuck at GND" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATA_OUT\[5\] GND " "Warning (13410): Pin \"DATA_OUT\[5\]\" is stuck at GND" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATA_OUT\[6\] GND " "Warning (13410): Pin \"DATA_OUT\[6\]\" is stuck at GND" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATA_OUT\[7\] GND " "Warning (13410): Pin \"DATA_OUT\[7\]\" is stuck at GND" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 54 " "Info: 54 registers lost all their fanouts during netlist optimizations. The first 54 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:SUMR\|Q\[0\] " "Info: Register \"DATAPATH:DP\|regNbit:SUMR\|Q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:SUMR\|Q\[1\] " "Info: Register \"DATAPATH:DP\|regNbit:SUMR\|Q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:SUMR\|Q\[2\] " "Info: Register \"DATAPATH:DP\|regNbit:SUMR\|Q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:SUMR\|Q\[3\] " "Info: Register \"DATAPATH:DP\|regNbit:SUMR\|Q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:SUMR\|Q\[4\] " "Info: Register \"DATAPATH:DP\|regNbit:SUMR\|Q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:SUMR\|Q\[5\] " "Info: Register \"DATAPATH:DP\|regNbit:SUMR\|Q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:SUMR\|Q\[6\] " "Info: Register \"DATAPATH:DP\|regNbit:SUMR\|Q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:SUMR\|Q\[7\] " "Info: Register \"DATAPATH:DP\|regNbit:SUMR\|Q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:SUMR\|Q\[8\] " "Info: Register \"DATAPATH:DP\|regNbit:SUMR\|Q\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:SUMR\|Q\[9\] " "Info: Register \"DATAPATH:DP\|regNbit:SUMR\|Q\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:SUMR\|Q\[10\] " "Info: Register \"DATAPATH:DP\|regNbit:SUMR\|Q\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regn:TEMP\|O\[10\] " "Info: Register \"DATAPATH:DP\|regn:TEMP\|O\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regn:TEMP\|O\[9\] " "Info: Register \"DATAPATH:DP\|regn:TEMP\|O\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regn:TEMP\|O\[8\] " "Info: Register \"DATAPATH:DP\|regn:TEMP\|O\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regn:TEMP\|O\[7\] " "Info: Register \"DATAPATH:DP\|regn:TEMP\|O\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regn:TEMP\|O\[6\] " "Info: Register \"DATAPATH:DP\|regn:TEMP\|O\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regn:TEMP\|O\[5\] " "Info: Register \"DATAPATH:DP\|regn:TEMP\|O\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regn:TEMP\|O\[4\] " "Info: Register \"DATAPATH:DP\|regn:TEMP\|O\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regn:TEMP\|O\[3\] " "Info: Register \"DATAPATH:DP\|regn:TEMP\|O\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regn:TEMP\|O\[2\] " "Info: Register \"DATAPATH:DP\|regn:TEMP\|O\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regn:TEMP\|O\[1\] " "Info: Register \"DATAPATH:DP\|regn:TEMP\|O\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regn:TEMP\|O\[0\] " "Info: Register \"DATAPATH:DP\|regn:TEMP\|O\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA3\|Q\[0\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA3\|Q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA3\|Q\[1\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA3\|Q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA3\|Q\[2\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA3\|Q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA3\|Q\[3\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA3\|Q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA3\|Q\[4\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA3\|Q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA3\|Q\[5\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA3\|Q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA3\|Q\[6\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA3\|Q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA3\|Q\[7\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA3\|Q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA2\|Q\[0\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA2\|Q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA2\|Q\[1\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA2\|Q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA2\|Q\[2\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA2\|Q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA2\|Q\[3\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA2\|Q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA2\|Q\[4\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA2\|Q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA2\|Q\[5\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA2\|Q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA2\|Q\[6\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA2\|Q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA2\|Q\[7\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA2\|Q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA1\|Q\[0\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA1\|Q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA1\|Q\[1\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA1\|Q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA1\|Q\[2\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA1\|Q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA1\|Q\[3\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA1\|Q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA1\|Q\[4\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA1\|Q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA1\|Q\[5\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA1\|Q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA1\|Q\[6\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA1\|Q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA1\|Q\[7\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA1\|Q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA0\|Q\[0\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA0\|Q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA0\|Q\[1\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA0\|Q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA0\|Q\[2\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA0\|Q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA0\|Q\[3\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA0\|Q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA0\|Q\[4\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA0\|Q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA0\|Q\[5\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA0\|Q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA0\|Q\[6\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA0\|Q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DATAPATH:DP\|regNbit:DATA0\|Q\[7\] " "Info: Register \"DATAPATH:DP\|regNbit:DATA0\|Q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[0\] " "Warning (15610): No output dependent on input pin \"DATA_IN\[0\]\"" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[1\] " "Warning (15610): No output dependent on input pin \"DATA_IN\[1\]\"" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[2\] " "Warning (15610): No output dependent on input pin \"DATA_IN\[2\]\"" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[3\] " "Warning (15610): No output dependent on input pin \"DATA_IN\[3\]\"" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[4\] " "Warning (15610): No output dependent on input pin \"DATA_IN\[4\]\"" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[5\] " "Warning (15610): No output dependent on input pin \"DATA_IN\[5\]\"" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[6\] " "Warning (15610): No output dependent on input pin \"DATA_IN\[6\]\"" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[7\] " "Warning (15610): No output dependent on input pin \"DATA_IN\[7\]\"" {  } { { "LAB6.vhd" "" { Text "D:/Documenti/VHDL/Lab06/LAB6/LAB6.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Info: Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Info: Implemented 41 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 12 19:30:01 2016 " "Info: Processing ended: Sun Jun 12 19:30:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
