## Hi, I'm Sameer Shaik ðŸ‘‹
### IP Logic Design and Design Verification Engineer

Design Verification Engineer with **3 years of experience** in **IP design, SoC integration, and verification**.  
Contributed to **3 tapeout cycles** through spec-driven RTL implementation, lint/CDC cleanup, ECO & formal signoff, and integration support.  
Skilled in **UVM**, **UPF low-power validation**, and **SVA / JasperGold formal verification**, with strong debug expertise across **RTL and SoC flows**.

---
## EXPERIENCE 
## Intel Corporation - IP Logic Design Engineer                             
## RTL IP Development and Integration                                                         Apr 2023 - Jul 2025 
â€¢ Implemented spec/PCR-driven updates to synthesizable RTL across PCD and PCH programs, including FSM control logic 
and protocol enhancements. 
â€¢ Developed RTL IP blocks across multiple RTL milestones and added SVA assertions within the RTL to validate FSM and 
reset behavior. 
â€¢ Performed RTL ECO implementation and validated results using Cadence Formality and Synopsys FEV for logical 
equivalence. 
â€¢ Executed lint cleanup using Synopsys VC Lint and resolved structural, coding-style, and synthesis-related issues. 
â€¢ Performed CDC/RDC analysis and connectivity checks to ensure clean integration and timing-safe RTL handoff. 
â€¢ Collaborated with architects and design leads during feature definition, micro-architecture reviews, and integration signoff. 
â€¢ Supported multi-IP SoC integration, debugging inter-block issues related to interface mismatches, resets, and clocking.

---
## Design Verification (UVM & Formal Verification) 
â€¢ Developed and enhanced UVM components (driver, sequencer, monitor, scoreboard, coverage) for IP-level verification of 
multiple features. 
â€¢ Implemented constrained-random stimulus and functional coverage models and contributed to overall coverage closure. 
â€¢ Identified RTL issues through verification results and drove resolution in collaboration with design and architecture teams. 
â€¢ Collaborated with DV teams on testplans, coverage reviews, and RTL debug across simulation and synthesis environments. 
â€¢ Developed targeted UVM sequences and testcases to reproduce complex scenarios and validate IP functionality. 
â€¢ Developed SVA properties and contributed to formal analysis for selected IP features using JasperGold. 
â€¢ Mentored new hires by sharing SVA debugging techniques, formal workflows, and analysis methodologies. 
â€¢ Shared formal verification results with design and architecture teams to support debugging and improve specifications. 

---
## Intel Corporation - Graduate Technical Intern(RTL & Verification)               Jan 2022 - Dec 2022 
â€¢ Implemented SystemVerilog Assertions (SVA) in RTL to validate design specifications. 
â€¢ Developed Python and Perl scripts to automate regression workflows and result analysis, reducing time by ~20%.  

## ðŸ§  Technical Skills

### Verification & Methodologies
- SystemVerilog, UVM, Assertions (SVA)
- Constrained-Random Verification, ABV
- Functional & Code Coverage
- Testbench Architecture (Driver, Monitor, Scoreboard, Agent, Env)

### Tools & Technologies
- VCS, Questa, Verdi, JasperGold
- Linux, Python, Tcl, C/C++

### Protocols & Concepts
- AXI4 / AXI-Lite, DMA, APB
- FSM Design, RTL Debug
- IP & SoC Integration

---

## ðŸ’¼ Experience
**Intel Corporation**  
*Design Verification / IP Logic Design Engineer*  
- IP and SoC-level verification
- RTL debug and ECO validation
- SVA and formal verification
- CDC/Lint and integration support

---

## ðŸ§ª Verification Projects
- **AXI4 + DMA Subsystem Verification**
- **RISC-V (RV32I) Processor Verification**
- **AXI-Lite Slave Verification**

---

## ðŸŽ“ Education
MS in Electrical & Computer Engineering

---

## ðŸ”— Connect with Me
- LinkedIn: https://linkedin.com/in/YOUR-LINK
- Email: sameershaiksk18@gmail.com
