# do add7seg.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:04:24 on Nov 17,2021
# vlog -work work add7seg.vo 
# -- Compiling module add7seg
# -- Compiling module hard_block
# 
# Top level modules:
# 	add7seg
# End time: 20:04:24 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:04:24 on Nov 17,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module add7seg_vlg_vec_tst
# 
# Top level modules:
# 	add7seg_vlg_vec_tst
# End time: 20:04:24 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.add7seg_vlg_vec_tst 
# Start time: 20:04:24 on Nov 17,2021
# Loading work.add7seg_vlg_vec_tst
# Loading work.add7seg
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#26
# ** Note: $finish    : Waveform.vwf.vt(53)
#    Time: 1 us  Iteration: 0  Instance: /add7seg_vlg_vec_tst
# End time: 20:04:25 on Nov 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
