Project Information                  c:\sven\nysync\bb\pld\bjarne\bb10alt1.rpt

MAX+plus II Compiler Report File
Version 6.01 1/18/96
Compiled: 09/18/96 09:54:40

Copyright (c) 1996 by Altera Corporation.  All rights reserved.  This text
contains proprietary, confidential information of Altera Corporation, and
may be used, copied, and/or disclosed only pursuant to the terms of a
valid software license agreement with Altera Corporation.  This copyright
notice must be retained as part of this text at all times.



***** Project compilation was successful


Untitled


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

bb10alt1  EPM7064LC44      16       2        14     61      15          95 %

User Pins:                 16       2        14 



Project Information                  c:\sven\nysync\bb\pld\bjarne\bb10alt1.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Can't run "Multichip Partitioner": all network licenses are in use


Device-Specific Information:         c:\sven\nysync\bb\pld\bjarne\bb10alt1.rpt
bb10alt1

***** Logic for device 'bb10alt1' compiled without errors.




Device: EPM7064LC44
Turbo: ON
Security: OFF


Device-Specific Information:         c:\sven\nysync\bb\pld\bjarne\bb10alt1.rpt
bb10alt1

** ERROR SUMMARY **

Info: Chip 'bb10alt1' in device 'EPM7064LC44' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
Info: Chip 'bb10alt1' in device 'EPM7064LC44' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                    
                                              r  r  
                                              a  a  
                                              m  m  
                                              a  a  
                      e                       d  d  
                      n                       d  d  
                   f  b  l                    r  r  
                   i  b  o                    7  3  
                   e  _  a                    _  _  
                   l  p  d  V  G  G  G  G  G  p  p  
                   d  i  h  C  N  N  N  N  N  i  i  
                   g  n  m  C  D  D  D  D  D  n  n  
                 -----------------------------------_ 
               /   6  5  4  3  2  1 44 43 42 41 40   | 
       fieldm |  7                                39 | ramaddr6_pin 
     ensy_pin |  8                                38 | ramaddr2_pin 
        load2 |  9                                37 | datain6 
          GND | 10                                36 | ramaddr5_pin 
  fieldud_pin | 11                                35 | VCC 
          clk | 12          EPM7064LC44           34 | outclk_pin 
      en1_pin | 13                                33 | ramaddr4_pin 
      datain4 | 14                                32 | hint_pin 
          VCC | 15                                31 | datain5 
      datain3 | 16                                30 | GND 
      datain2 | 17                                29 | linelatch_pin 
              |_  18 19 20 21 22 23 24 25 26 27 28  _| 
                ------------------------------------ 
                   d  d  e  e  G  V  l  g  l  d  l  
                   a  a  n  n  N  C  i     o  a  o  
                   t  t  2  0  D  C  n     a  t  a  
                   a  a  _  _        e     d  a  d  
                   i  i  p  p        7     1  i  h  
                   n  n  i  i                 n  g  
                   0  1  n  n                 7     
                                                    
                                                    
                                                    
                                                    
                                                    
                                                    


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:         c:\sven\nysync\bb\pld\bjarne\bb10alt1.rpt
bb10alt1

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    13/16( 81%)   8/ 8(100%)   0/16(  0%)  23/36( 63%) 
B:    LC17 - LC32    16/16(100%)   8/ 8(100%)   7/16( 43%)  29/36( 80%) 
C:    LC33 - LC48    16/16(100%)   8/ 8(100%)  11/16( 68%)  28/36( 77%) 
D:    LC49 - LC64    16/16(100%)   8/ 8(100%)   7/16( 43%)  20/36( 55%) 


Total dedicated input pins used:                 0/4    (  0%)
Total I/O pins used:                            32/32   (100%)
Total logic cells used:                         61/64   ( 95%)
Total shareable expanders used:                 15/64   ( 23%)
Total Turbo logic cells used:                   61/64   ( 95%)
Total shareable expanders not available (n/a):  10/64   ( 15%)

Total input pins required:                      16
Total output pins required:                      2
Total bidirectional pins required:              14
Total logic cells required:                     61
Total flipflops required:                       59
Total shareable expanders in database:          15

Synthesized logic cells:                         0/  64 (  0%)



Device-Specific Information:         c:\sven\nysync\bb\pld\bjarne\bb10alt1.rpt
bb10alt1

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  12    (1)  (A)      INPUT              0      0   0    0    0   15   25  clk
  18   (21)  (B)      INPUT              0      0   0    0    0    0    2  datain0
  19   (20)  (B)      INPUT              0      0   0    0    0    0    2  datain1
  17   (24)  (B)      INPUT              0      0   0    0    0    0    2  datain2
  16   (25)  (B)      INPUT              0      0   0    0    0    0    2  datain3
  14   (30)  (B)      INPUT              0      0   0    0    0    0    2  datain4
  31   (46)  (C)      INPUT              0      0   0    0    0    0    2  datain5
  37   (53)  (D)      INPUT              0      0   0    0    0    0    2  datain6
  27   (37)  (C)      INPUT              0      0   0    0    0    0    2  datain7
   5     14    A      BIDIR              0      0   0    1    6    1    0  enbb_pin
   8      5    A      BIDIR              0      0   0    1    6    1    0  ensy_pin
  21     17    B      BIDIR              0      0   0    1    1    2    0  en0_pin
   6   (11)  (A)      INPUT              0      0   0    0    0    1    0  fieldg
   7    (8)  (A)      INPUT              0      0   0    0    0    1    0  fieldm
  11      3    A      BIDIR              0      0   0    4    2    1    0  fieldud_pin
  25   (35)  (C)      INPUT              0      0   0    0    0    2   10  g
  32     48    C      BIDIR              0      0   0    1   12    1    0  hint_pin
  29     41    C      BIDIR              0      0   0    2   11    0    4  linelatch_pin
  24     33    C      BIDIR              0      0   0    0   16    1    0  line7
  28   (40)  (C)      INPUT              0      0   0    0    0    0    1  loadhg
   4   (16)  (A)      INPUT              0      0   0    0    0    0    1  loadhm
  26   (36)  (C)      INPUT              0      0   0    0    0    0    8  load1
   9    (4)  (A)      INPUT              0      0   0    0    0    0   11  load2
  34     51    D      BIDIR              0      0   0    1    3    2    0  outclk_pin
  38     56    D      BIDIR              0      0   0    1    8    6    1  ramaddr2_pin
  40     62    D      BIDIR              1      0   1    1    9    5    1  ramaddr3_pin
  33     49    D      BIDIR              1      0   0    1   10    4    1  ramaddr4_pin
  36     52    D      BIDIR              2      0   1    1   11    3    1  ramaddr5_pin
  39     57    D      BIDIR              2      0   0    1   12    2    1  ramaddr6_pin
  41     64    D      BIDIR              1      0   0    1   13    1    1  ramaddr7_pin


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:         c:\sven\nysync\bb\pld\bjarne\bb10alt1.rpt
bb10alt1

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   5     14    A     TRI/FF     t        0      0   0    1    6    1    0  enbb_pin
   8      5    A     TRI/FF     t        0      0   0    1    6    1    0  ensy_pin
  21     17    B     TRI/FF     t        0      0   0    1    1    2    0  en0_pin
  13     32    B         FF     t        0      0   0    1    1    0    0  en1_pin
  20     19    B         FF     t        0      0   0    1    2    0    0  en2_pin
  11      3    A     TRI/FF     t        0      0   0    4    2    1    0  fieldud_pin
  32     48    C     TRI/FF     t        0      0   0    1   12    1    0  hint_pin
  29     41    C     TRI/FF     t        0      0   0    2   11    0    4  linelatch_pin
  24     33    C        TRI     t        0      0   0    0   16    1    0  line7
  34     51    D     TRI/FF     t        0      0   0    1    3    2    0  outclk_pin
  38     56    D     TRI/FF     t        0      0   0    1    8    6    1  ramaddr2_pin
  40     62    D     TRI/FF     t        1      0   1    1    9    5    1  ramaddr3_pin
  33     49    D     TRI/FF     t        1      0   0    1   10    4    1  ramaddr4_pin
  36     52    D     TRI/FF     t        2      0   1    1   11    3    1  ramaddr5_pin
  39     57    D     TRI/FF     t        2      0   0    1   12    2    1  ramaddr6_pin
  41     64    D     TRI/FF     t        1      0   0    1   13    1    1  ramaddr7_pin


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:         c:\sven\nysync\bb\pld\bjarne\bb10alt1.rpt
bb10alt1

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     39    C       DFFE     t        0      0   0    2   13    8    3  bb
 (28)    40    C       SOFT     t        0      0   0    1   11    0    6  ca1728
 (37)    53    D       DFFE     t        0      0   0    2    0    0    1  datain8
   -     50    D       DFFE     t        0      0   0    2    0    0    1  datain9
   -     55    D       DFFE     t        0      0   0    2    0    0    1  datain10
   -     60    D       DFFE     t        0      0   0    2    0    0    1  dbus0
   -     61    D       DFFE     t        0      0   0    2    0    0    1  dbus1
   -     63    D       DFFE     t        0      0   0    2    0    0    1  dbus2
   -     22    B       DFFE     t        0      0   0    2    0    0    1  dbus3
   -     28    B       DFFE     t        0      0   0    2    0    0    1  dbus4
   -      2    A       DFFE     t        0      0   0    2    0    0    1  dbus5
   -     10    A       DFFE     t        0      0   0    2    0    0    1  dbus6
  (7)     8    A       DFFE     t        0      0   0    2    0    0    1  dbus7
   -      7    A       DFFE     t        0      0   0    1    1    0    1  dbus8
  (6)    11    A       DFFE     t        0      0   0    1    1    0    1  dbus9
   -     15    A       DFFE     t        0      0   0    1    1    0    1  dbus10
   -     43    C       DFFE     t        1      0   0    2   14    8    3  down
 (31)    46    C       DFFE     t        0      0   0    2   11    1    0  fieldlatch
 (19)    20    B       DFFE     t        0      0   0    1    3    3   18  h0
 (18)    21    B       DFFE     t        0      0   0    1    4    3   17  h1
   -     23    B       DFFE     t        1      0   1    1    6    3   16  h2
   -     26    B       TFFE     t        0      0   0    1    6    3   15  h3
   -     38    C       TFFE     t        1      0   1    2   13    3   14  h4
   -     34    C       TFFE     t        1      0   1    2   13    3   14  h5
   -     18    B       TFFE     t        1      0   1    1   10    3   14  h6
   -     27    B       TFFE     t        1      0   1    1   11    3   13  h7
 (16)    25    B       DFFE     t        2      0   1    1   12    3   12  h8
 (17)    24    B       TFFE     t        1      0   1    1   13    3   11  h9
   -     31    B       TFFE     t        1      0   1    1   14    3   10  h10
 (12)     1    A       DFFE     t        0      0   0    4    0    0   11  loadc
 (26)    36    C       DFFE     t        0      0   0    2   15    8    3  pdown
 (14)    30    B       DFFE     t        0      0   0    2    0    0    2  pedoff
 (25)    35    C       DFFE     t        0      0   0    2   15    8    3  pup
   -     59    D       DFFE     t        0      0   0    1    8    1    3  ramaddr0
   -     54    D       DFFE     t        0      0   0    1    8    7    3  ramaddr1
   -     58    D       DFFE     t        0      0   0    1   14    7    3  stop
   -     29    B       DFFE     t        0      0   0    2    0    0    1  typebuf0
  (9)     4    A       DFFE     t        0      0   0    2    0    0    1  typebuf1
   -      9    A       DFFE     t        0      0   0    2    0    0    1  typebuf2
   -      6    A       DFFE     t        0      0   0    2    0    0    1  typebuf3
 (27)    37    C       DFFE     t        0      0   0    1    3    1    5  type0
   -     47    C       DFFE     t        0      0   0    1    3    1    3  type1
   -     45    C       DFFE     t        0      0   0    1    3    1    5  type2
   -     44    C       DFFE     t        0      0   0    1    3    1    6  type3
   -     42    C       DFFE     t        8      0   0    2   15    8    3  up


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:         c:\sven\nysync\bb\pld\bjarne\bb10alt1.rpt
bb10alt1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                   Logic cells placed in LAB 'A'
        +------------------------- LC2 dbus5
        | +----------------------- LC10 dbus6
        | | +--------------------- LC8 dbus7
        | | | +------------------- LC7 dbus8
        | | | | +----------------- LC11 dbus9
        | | | | | +--------------- LC15 dbus10
        | | | | | | +------------- LC14 enbb_pin
        | | | | | | | +----------- LC5 ensy_pin
        | | | | | | | | +--------- LC3 fieldud_pin
        | | | | | | | | | +------- LC1 loadc
        | | | | | | | | | | +----- LC4 typebuf1
        | | | | | | | | | | | +--- LC9 typebuf2
        | | | | | | | | | | | | +- LC6 typebuf3
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC14 -> - - - - - - * - - - - - - | * - - - | <-- enbb_pin
LC5  -> - - - - - - - * - - - - - | * - - - | <-- ensy_pin
LC3  -> - - - - - - - - * - - - - | * - - - | <-- fieldud_pin

Pin
12   -> - - - - - - * * * * - - - | * * * * | <-- clk
31   -> * - - - - - - - - - * - - | * - - - | <-- datain5
37   -> - * - - - - - - - - - * - | * - - - | <-- datain6
27   -> - - * - - - - - - - - - * | * - - - | <-- datain7
6    -> - - - - - - - - * - - - - | * - - - | <-- fieldg
7    -> - - - - - - - - * - - - - | * - - - | <-- fieldm
25   -> - - - - - - - - * * - - - | * - * - | <-- g
28   -> - - - - - - - - - * - - - | * - - - | <-- loadhg
4    -> - - - - - - - - - * - - - | * - - - | <-- loadhm
26   -> - - - - - - - - - - * * * | * * - * | <-- load1
9    -> * * * * * * - - - - - - - | * * - * | <-- load2
LC39 -> - - - - - - * * - - - - - | * - - * | <-- bb
LC53 -> - - - * - - - - - - - - - | * - - - | <-- datain8
LC50 -> - - - - * - - - - - - - - | * - - - | <-- datain9
LC55 -> - - - - - * - - - - - - - | * - - - | <-- datain10
LC43 -> - - - - - - * * - - - - - | * - - * | <-- down
LC46 -> - - - - - - - - * - - - - | * - - - | <-- fieldlatch
LC36 -> - - - - - - * * - - - - - | * - - * | <-- pdown
LC35 -> - - - - - - * * - - - - - | * - - * | <-- pup
LC42 -> - - - - - - * * - - - - - | * - - * | <-- up


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         c:\sven\nysync\bb\pld\bjarne\bb10alt1.rpt
bb10alt1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC22 dbus3
        | +----------------------------- LC28 dbus4
        | | +--------------------------- LC17 en0_pin
        | | | +------------------------- LC32 en1_pin
        | | | | +----------------------- LC19 en2_pin
        | | | | | +--------------------- LC20 h0
        | | | | | | +------------------- LC21 h1
        | | | | | | | +----------------- LC23 h2
        | | | | | | | | +--------------- LC26 h3
        | | | | | | | | | +------------- LC18 h6
        | | | | | | | | | | +----------- LC27 h7
        | | | | | | | | | | | +--------- LC25 h8
        | | | | | | | | | | | | +------- LC24 h9
        | | | | | | | | | | | | | +----- LC31 h10
        | | | | | | | | | | | | | | +--- LC30 pedoff
        | | | | | | | | | | | | | | | +- LC29 typebuf0
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC22 -> - - - - - - - - * - - - - - - - | - * - - | <-- dbus3
LC17 -> - - - * * - - - - - - - - - - - | - * - - | <-- en0_pin
LC20 -> - - - - - * * * * * * * * * - - | - * * - | <-- h0
LC21 -> - - - - - - * * * * * * * * - - | - * * - | <-- h1
LC23 -> - - - - - - - * * * * * * * - - | - * * - | <-- h2
LC26 -> - - - - - - - - * * * * * * - - | - * * - | <-- h3
LC18 -> - - - - - - - - - * * * * * - - | - * * - | <-- h6
LC27 -> - - - - - - - - - - * * * * - - | - * * - | <-- h7
LC25 -> - - - - - - - - - - - * * * - - | - * * - | <-- h8
LC24 -> - - - - - - - - - - - - * * - - | - * * - | <-- h9
LC31 -> - - - - - - - - - - - - - * - - | - * * - | <-- h10

Pin
12   -> - - * * * * * * * * * * * * - - | * * * * | <-- clk
16   -> * - - - - - - - - - - - - - * - | - * - - | <-- datain3
14   -> - * - - - - - - - - - - - - - * | - * - - | <-- datain4
26   -> - - - - - - - - - - - - - - * * | * * - * | <-- load1
9    -> * * - - - - - - - - - - - - - - | * * - * | <-- load2
LC40 -> - - - - - - - * - * * * * * - - | - * - - | <-- ca1728
LC60 -> - - - - - * - - - - - - - - - - | - * - - | <-- dbus0
LC61 -> - - - - - - * - - - - - - - - - | - * - - | <-- dbus1
LC63 -> - - - - - - - * - - - - - - - - | - * - - | <-- dbus2
LC10 -> - - - - - - - - - * - - - - - - | - * - - | <-- dbus6
LC8  -> - - - - - - - - - - * - - - - - | - * - - | <-- dbus7
LC7  -> - - - - - - - - - - - * - - - - | - * - - | <-- dbus8
LC11 -> - - - - - - - - - - - - * - - - | - * - - | <-- dbus9
LC15 -> - - - - - - - - - - - - - * - - | - * - - | <-- dbus10
LC38 -> - - - - - - - - - * * * * * - - | - * * - | <-- h4
LC34 -> - - - - - - - - - * * * * * - - | - * * - | <-- h5
LC1  -> - - - - - * * * * * * * * * - - | - * * - | <-- loadc
LC51 -> - - * - * - - - - - - - - - - - | - * - - | <-- outclk_pin


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         c:\sven\nysync\bb\pld\bjarne\bb10alt1.rpt
bb10alt1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC39 bb
        | +----------------------------- LC40 ca1728
        | | +--------------------------- LC43 down
        | | | +------------------------- LC46 fieldlatch
        | | | | +----------------------- LC48 hint_pin
        | | | | | +--------------------- LC38 h4
        | | | | | | +------------------- LC34 h5
        | | | | | | | +----------------- LC41 linelatch_pin
        | | | | | | | | +--------------- LC33 line7
        | | | | | | | | | +------------- LC36 pdown
        | | | | | | | | | | +----------- LC35 pup
        | | | | | | | | | | | +--------- LC37 type0
        | | | | | | | | | | | | +------- LC47 type1
        | | | | | | | | | | | | | +----- LC45 type2
        | | | | | | | | | | | | | | +--- LC44 type3
        | | | | | | | | | | | | | | | +- LC42 up
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC48 -> - - - - * - - - - - - - - - - - | - - * - | <-- hint_pin
LC38 -> * * * * * * * * * * * - - - - * | - * * - | <-- h4
LC34 -> * * * * * * * * * * * - - - - * | - * * - | <-- h5
LC41 -> - - - - - - - - - - - * * * * - | - - * - | <-- linelatch_pin
LC33 -> - - - - - - - - * - - - - - - - | - - * - | <-- line7
LC37 -> - - * - - - - - * * * * - - - * | - - * - | <-- type0
LC47 -> * - - - - - - - * - - - * - - * | - - * - | <-- type1
LC45 -> - - * - - - - - * * * - - * - * | - - * - | <-- type2
LC44 -> * - * - - - - - * * * - - - * * | - - * - | <-- type3

Pin
12   -> * - * * * * * * - * * * * * * * | * * * * | <-- clk
25   -> * * * * - * * * - * * - - - - * | * - * - | <-- g
LC28 -> - - - - - * - - - - - - - - - - | - - * - | <-- dbus4
LC2  -> - - - - - - * - - - - - - - - - | - - * - | <-- dbus5
LC20 -> * * * * * * * * * * * - - - - * | - * * - | <-- h0
LC21 -> * * * * * * * * * * * - - - - * | - * * - | <-- h1
LC23 -> * * * * * * * * * * * - - - - * | - * * - | <-- h2
LC26 -> * * * * * * * * * * * - - - - * | - * * - | <-- h3
LC18 -> * * * * * * * * * * * - - - - * | - * * - | <-- h6
LC27 -> * * * * * * * * * * * - - - - * | - * * - | <-- h7
LC25 -> * * * * * * * * * * * - - - - * | - * * - | <-- h8
LC24 -> * * * * * * * * * * * - - - - * | - * * - | <-- h9
LC31 -> * * * * * * * * * * * - - - - * | - * * - | <-- h10
LC1  -> - - - - - * * - - - - - - - - - | - * * - | <-- loadc
LC30 -> - - - - - - - - - * * - - - - - | - - * - | <-- pedoff
LC29 -> - - - - - - - - - - - * - - - - | - - * - | <-- typebuf0
LC4  -> - - - - - - - - - - - - * - - - | - - * - | <-- typebuf1
LC9  -> - - - - - - - - - - - - - * - - | - - * - | <-- typebuf2
LC6  -> - - - - - - - - - - - - - - * - | - - * - | <-- typebuf3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         c:\sven\nysync\bb\pld\bjarne\bb10alt1.rpt
bb10alt1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC53 datain8
        | +----------------------------- LC50 datain9
        | | +--------------------------- LC55 datain10
        | | | +------------------------- LC60 dbus0
        | | | | +----------------------- LC61 dbus1
        | | | | | +--------------------- LC63 dbus2
        | | | | | | +------------------- LC51 outclk_pin
        | | | | | | | +----------------- LC59 ramaddr0
        | | | | | | | | +--------------- LC54 ramaddr1
        | | | | | | | | | +------------- LC56 ramaddr2_pin
        | | | | | | | | | | +----------- LC62 ramaddr3_pin
        | | | | | | | | | | | +--------- LC49 ramaddr4_pin
        | | | | | | | | | | | | +------- LC52 ramaddr5_pin
        | | | | | | | | | | | | | +----- LC57 ramaddr6_pin
        | | | | | | | | | | | | | | +--- LC64 ramaddr7_pin
        | | | | | | | | | | | | | | | +- LC58 stop
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC59 -> - - - - - - * * * - - - - - - * | - - - * | <-- ramaddr0
LC54 -> - - - - - - * * * * * * * * * * | - - - * | <-- ramaddr1
LC56 -> - - - - - - - - - * * * * * * * | - - - * | <-- ramaddr2_pin
LC62 -> - - - - - - - - - - * * * * * * | - - - * | <-- ramaddr3_pin
LC49 -> - - - - - - - - - - - * * * * * | - - - * | <-- ramaddr4_pin
LC52 -> - - - - - - - - - - - - * * * * | - - - * | <-- ramaddr5_pin
LC57 -> - - - - - - - - - - - - - * * * | - - - * | <-- ramaddr6_pin
LC64 -> - - - - - - - - - - - - - - * * | - - - * | <-- ramaddr7_pin
LC58 -> - - - - - - * * * * * * * * * * | - - - * | <-- stop

Pin
12   -> - - - - - - * * * * * * * * * * | * * * * | <-- clk
18   -> * - - * - - - - - - - - - - - - | - - - * | <-- datain0
19   -> - * - - * - - - - - - - - - - - | - - - * | <-- datain1
17   -> - - * - - * - - - - - - - - - - | - - - * | <-- datain2
26   -> * * * - - - - - - - - - - - - - | * * - * | <-- load1
9    -> - - - * * * - - - - - - - - - - | * * - * | <-- load2
LC39 -> - - - - - - - * * * * * * * * * | * - - * | <-- bb
LC43 -> - - - - - - - * * * * * * * * * | * - - * | <-- down
LC36 -> - - - - - - - * * * * * * * * * | * - - * | <-- pdown
LC35 -> - - - - - - - * * * * * * * * * | * - - * | <-- pup
LC42 -> - - - - - - - * * * * * * * * * | * - - * | <-- up


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         c:\sven\nysync\bb\pld\bjarne\bb10alt1.rpt
bb10alt1

** EQUATIONS **

clk      : INPUT;
datain0  : INPUT;
datain1  : INPUT;
datain2  : INPUT;
datain3  : INPUT;
datain4  : INPUT;
datain5  : INPUT;
datain6  : INPUT;
datain7  : INPUT;
fieldg   : INPUT;
fieldm   : INPUT;
g        : INPUT;
loadhg   : INPUT;
loadhm   : INPUT;
load1    : INPUT;
load2    : INPUT;

-- Node name is 'bb' from file "bb10alt1.tdf" line 178, column 1
-- Equation name is 'bb', location is LC039, type is buried.
bb       = DFFE( _EQ001 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ001 =  g &  h0 &  h1 & !h2 & !h3 &  h4 & !h5 & !h6 &  h7 & !h8 & !h9 & 
             !h10 &  type1 &  type3
         # !g &  h0 &  h1 & !h2 &  h3 & !h4 & !h5 & !h6 &  h7 & !h8 & !h9 & 
             !h10 &  type1 &  type3;

-- Node name is 'ca1728' from file "bb10alt1.tdf" line 141, column 1
-- Equation name is 'ca1728', location is LC040, type is buried.
ca1728   = LCELL( _EQ002 $  GND);
  _EQ002 =  g &  h0 &  h1 &  h2 &  h3 &  h4 &  h5 & !h6 &  h7 & !h8 &  h9 & 
              h10
         # !g &  h0 &  h1 & !h2 & !h3 &  h4 &  h5 & !h6 &  h7 & !h8 &  h9 & 
              h10;

-- Node name is 'datain8' from file "bb10alt1.tdf" line 158, column 1
-- Equation name is 'datain8', location is LC053, type is buried.
datain8  = DFFE( datain0 $  GND,  load1,  VCC,  VCC,  VCC);

-- Node name is 'datain9' from file "bb10alt1.tdf" line 145, column 1
-- Equation name is 'datain9', location is LC050, type is buried.
datain9  = DFFE( datain1 $  GND,  load1,  VCC,  VCC,  VCC);

-- Node name is 'datain10' from file "bb10alt1.tdf" line 157, column 1
-- Equation name is 'datain10', location is LC055, type is buried.
datain10 = DFFE( datain2 $  GND,  load1,  VCC,  VCC,  VCC);

-- Node name is 'dbus0' from file "bb10alt1.tdf" line 166, column 1
-- Equation name is 'dbus0', location is LC060, type is buried.
dbus0    = DFFE( datain0 $  GND,  load2,  VCC,  VCC,  VCC);

-- Node name is 'dbus1' from file "bb10alt1.tdf" line 150, column 1
-- Equation name is 'dbus1', location is LC061, type is buried.
dbus1    = DFFE( datain1 $  GND,  load2,  VCC,  VCC,  VCC);

-- Node name is 'dbus2' from file "bb10alt1.tdf" line 165, column 1
-- Equation name is 'dbus2', location is LC063, type is buried.
dbus2    = DFFE( datain2 $  GND,  load2,  VCC,  VCC,  VCC);

-- Node name is 'dbus3' from file "bb10alt1.tdf" line 164, column 1
-- Equation name is 'dbus3', location is LC022, type is buried.
dbus3    = DFFE( datain3 $  GND,  load2,  VCC,  VCC,  VCC);

-- Node name is 'dbus4' from file "bb10alt1.tdf" line 149, column 1
-- Equation name is 'dbus4', location is LC028, type is buried.
dbus4    = DFFE( datain4 $  GND,  load2,  VCC,  VCC,  VCC);

-- Node name is 'dbus5' from file "bb10alt1.tdf" line 163, column 1
-- Equation name is 'dbus5', location is LC002, type is buried.
dbus5    = DFFE( datain5 $  GND,  load2,  VCC,  VCC,  VCC);

-- Node name is 'dbus6' from file "bb10alt1.tdf" line 162, column 1
-- Equation name is 'dbus6', location is LC010, type is buried.
dbus6    = DFFE( datain6 $  GND,  load2,  VCC,  VCC,  VCC);

-- Node name is 'dbus7' from file "bb10alt1.tdf" line 148, column 1
-- Equation name is 'dbus7', location is LC008, type is buried.
dbus7    = DFFE( datain7 $  GND,  load2,  VCC,  VCC,  VCC);

-- Node name is 'dbus8' from file "bb10alt1.tdf" line 161, column 1
-- Equation name is 'dbus8', location is LC007, type is buried.
dbus8    = DFFE( datain8 $  GND,  load2,  VCC,  VCC,  VCC);

-- Node name is 'dbus9' from file "bb10alt1.tdf" line 160, column 1
-- Equation name is 'dbus9', location is LC011, type is buried.
dbus9    = DFFE( datain9 $  GND,  load2,  VCC,  VCC,  VCC);

-- Node name is 'dbus10' from file "bb10alt1.tdf" line 147, column 1
-- Equation name is 'dbus10', location is LC015, type is buried.
dbus10   = DFFE( datain10 $  GND,  load2,  VCC,  VCC,  VCC);

-- Node name is 'down' from file "bb10alt1.tdf" line 179, column 1
-- Equation name is 'down', location is LC043, type is buried.
down     = DFFE( _EQ003 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ003 = !g & !h0 &  h1 & !h2 &  h3 &  h4 & !h5 &  h6 & !h7 &  h8 &  h9 & 
             !h10 & !type2 &  _X001
         #  g & !h0 & !h1 & !h2 & !h3 & !h4 &  h5 &  h6 & !h7 &  h8 &  h9 & 
             !h10 & !type2 &  _X001
         # !h0 & !h1 & !h2 & !h3 & !h4 & !h5 & !h6 & !h7 & !h8 & !h9 & !h10;
  _X001  = EXP(!type0 &  type3);

-- Node name is 'enbb_pin' = 'enbb' from file "bb10alt1.tdf" line 128, column 1
-- Equation name is 'enbb_pin', location is LC014, type is bidir.
enbb_pin = TRI(enbb,  VCC);
enbb     = DFFE( _EQ004 $  bb,  clk,  VCC,  VCC,  VCC);
  _EQ004 = !bb & !down &  enbb_pin & !pdown & !pup & !up;

-- Node name is 'ensy_pin' = 'ensy' from file "bb10alt1.tdf" line 195, column 1
-- Equation name is 'ensy_pin', location is LC005, type is bidir.
ensy_pin = TRI(ensy,  VCC);
ensy     = DFFE( _EQ005 $  VCC,  clk,  VCC,  VCC,  VCC);
  _EQ005 =  bb & !down & !pdown & !pup & !up
         # !down & !ensy_pin & !pdown & !pup & !up;

-- Node name is 'en0_pin' = 'en0' from file "bb10alt1.tdf" line 197, column 1
-- Equation name is 'en0_pin', location is LC017, type is bidir.
en0_pin  = TRI(en0,  VCC);
en0      = DFFE( outclk_pin $  GND,  clk,  VCC,  VCC,  VCC);

-- Node name is 'en1_pin' = 'en1' from file "bb10alt1.tdf" line 132, column 1
-- Equation name is 'en1_pin', location is LC032, type is output.
 en1_pin = DFFE( en0_pin $  GND,  clk,  VCC,  VCC,  VCC);

-- Node name is 'en2_pin' = 'en2' from file "bb10alt1.tdf" line 199, column 1
-- Equation name is 'en2_pin', location is LC019, type is output.
 en2_pin = DFFE( _EQ006 $  VCC,  clk,  VCC,  VCC,  VCC);
  _EQ006 =  en0_pin &  outclk_pin;

-- Node name is 'fieldlatch' from file "bb10alt1.tdf" line 151, column 1
-- Equation name is 'fieldlatch', location is LC046, type is buried.
fieldlatch = DFFE( _EQ007 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ007 =  g & !h0 & !h1 &  h2 &  h3 &  h4 &  h5 & !h6 &  h7 & !h8 &  h9 & 
              h10
         # !g & !h0 & !h1 & !h2 & !h3 &  h4 &  h5 & !h6 &  h7 & !h8 &  h9 & 
              h10;

-- Node name is 'fieldud_pin' = 'fieldud' from file "bb10alt1.tdf" line 183, column 1
-- Equation name is 'fieldud_pin', location is LC003, type is bidir.
fieldud_pin = TRI(fieldud,  VCC);
fieldud  = DFFE( _EQ008 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ008 =  fieldg &  fieldlatch &  g
         #  fieldlatch &  fieldm & !g
         # !fieldlatch &  fieldud_pin;

-- Node name is 'hint_pin' = 'hint' from file "bb10alt1.tdf" line 134, column 1
-- Equation name is 'hint_pin', location is LC048, type is bidir.
hint_pin = TRI(hint,  VCC);
hint     = TFFE( _EQ009,  clk,  VCC,  VCC,  VCC);
  _EQ009 = !hint_pin & !h0 &  h1 &  h2 & !h3 & !h4 &  h5 & !h6 & !h7 & !h8 & 
             !h9 & !h10
         #  hint_pin & !h0 & !h1 & !h2 & !h3 & !h4 & !h5 & !h6 & !h7 & !h8 & 
             !h9 & !h10;

-- Node name is 'h0' from file "bb10alt1.tdf" line 173, column 1
-- Equation name is 'h0', location is LC020, type is buried.
h0       = DFFE( _EQ010 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ010 =  dbus0 &  loadc
         # !h0 & !loadc;

-- Node name is 'h1' from file "bb10alt1.tdf" line 174, column 1
-- Equation name is 'h1', location is LC021, type is buried.
h1       = DFFE( _EQ011 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ011 = !h0 &  h1 & !loadc
         #  h0 & !h1 & !loadc
         #  dbus1 &  loadc;

-- Node name is 'h2' from file "bb10alt1.tdf" line 140, column 1
-- Equation name is 'h2', location is LC023, type is buried.
h2       = DFFE( _EQ012 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ012 = !ca1728 &  h0 &  h1 & !h2 & !loadc
         # !ca1728 & !h1 &  h2 & !loadc
         # !h0 &  h2 & !loadc
         #  dbus2 &  loadc;

-- Node name is 'h3' from file "bb10alt1.tdf" line 171, column 1
-- Equation name is 'h3', location is LC026, type is buried.
h3       = TFFE( _EQ013,  clk,  VCC,  VCC,  VCC);
  _EQ013 =  h0 &  h1 &  h2 & !loadc
         #  dbus3 & !h3 &  loadc
         # !dbus3 &  h3 &  loadc;

-- Node name is 'h4' from file "bb10alt1.tdf" line 172, column 1
-- Equation name is 'h4', location is LC038, type is buried.
h4       = TFFE( _EQ014,  clk,  VCC,  VCC,  VCC);
  _EQ014 = !g &  h0 &  h1 & !h2 & !h3 &  h4 &  h5 & !h6 &  h7 & !h8 &  h9 & 
              h10 & !loadc
         #  h0 &  h1 &  h2 &  h3 & !loadc
         #  dbus4 & !h4 &  loadc
         # !dbus4 &  h4 &  loadc;

-- Node name is 'h5' from file "bb10alt1.tdf" line 139, column 1
-- Equation name is 'h5', location is LC034, type is buried.
h5       = TFFE( _EQ015,  clk,  VCC,  VCC,  VCC);
  _EQ015 = !g &  h0 &  h1 & !h2 & !h3 &  h4 &  h5 & !h6 &  h7 & !h8 &  h9 & 
              h10 & !loadc
         #  h0 &  h1 &  h2 &  h3 &  h4 & !loadc
         #  dbus5 & !h5 &  loadc
         # !dbus5 &  h5 &  loadc;

-- Node name is 'h6' from file "bb10alt1.tdf" line 169, column 1
-- Equation name is 'h6', location is LC018, type is buried.
h6       = TFFE( _EQ016,  clk,  VCC,  VCC,  VCC);
  _EQ016 = !ca1728 &  h0 &  h1 &  h2 &  h3 &  h4 &  h5 & !h6 & !loadc
         #  h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 & !loadc
         #  dbus6 & !h6 &  loadc
         # !dbus6 &  h6 &  loadc;

-- Node name is 'h7' from file "bb10alt1.tdf" line 170, column 1
-- Equation name is 'h7', location is LC027, type is buried.
h7       = TFFE( _EQ017,  clk,  VCC,  VCC,  VCC);
  _EQ017 =  h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 & !loadc
         #  ca1728 &  h0 &  h7 & !loadc
         #  dbus7 & !h7 &  loadc
         # !dbus7 &  h7 &  loadc;

-- Node name is 'h8' from file "bb10alt1.tdf" line 138, column 1
-- Equation name is 'h8', location is LC025, type is buried.
h8       = DFFE( _EQ018 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ018 = !ca1728 &  h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 &  h7 & !h8 & 
             !loadc
         # !ca1728 & !h6 &  h8 & !loadc
         #  h8 & !loadc &  _X002
         #  dbus8 &  loadc;
  _X002  = EXP( h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h7);

-- Node name is 'h9' from file "bb10alt1.tdf" line 168, column 1
-- Equation name is 'h9', location is LC024, type is buried.
h9       = TFFE( _EQ019,  clk,  VCC,  VCC,  VCC);
  _EQ019 =  h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 &  h7 &  h8 & !loadc
         #  ca1728 &  h0 &  h9 & !loadc
         #  dbus9 & !h9 &  loadc
         # !dbus9 &  h9 &  loadc;

-- Node name is 'h10' from file "bb10alt1.tdf" line 175, column 1
-- Equation name is 'h10', location is LC031, type is buried.
h10      = TFFE( _EQ020,  clk,  VCC,  VCC,  VCC);
  _EQ020 =  h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 &  h7 &  h8 &  h9 & !loadc
         #  ca1728 &  h0 &  h10 & !loadc
         #  dbus10 & !h10 &  loadc
         # !dbus10 &  h10 &  loadc;

-- Node name is 'linelatch_pin' = 'linelatch' from file "bb10alt1.tdf" line 130, column 1
-- Equation name is 'linelatch_pin', location is LC041, type is bidir.
linelatch_pin = TRI(linelatch,  VCC);
linelatch = DFFE( _EQ021 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ021 =  g &  h0 &  h1 &  h2 &  h3 &  h4 &  h5 & !h6 &  h7 & !h8 &  h9 & 
              h10
         # !g &  h0 &  h1 & !h2 & !h3 &  h4 &  h5 & !h6 &  h7 & !h8 &  h9 & 
              h10;

-- Node name is 'line7' 
-- Equation name is 'line7', location is LC033, type is bidir.
line7    = TRI(_LC033,  VCC);
_LC033   = LCELL( _EQ022 $  GND);
  _EQ022 = !h0 & !h1 &  h2 &  h3 & !h4 &  h5 & !h6 & !h7 &  h8 & !h9 & !h10 & 
             !line7 &  type0 &  type1 &  type2 &  type3
         # !h0 & !h1 & !h2 &  h3 &  h4 & !h5 &  h6 & !h7 & !h8 &  h9 & !h10 & 
              line7;

-- Node name is 'loadc' from file "bb10alt1.tdf" line 143, column 1
-- Equation name is 'loadc', location is LC001, type is buried.
loadc    = DFFE( _EQ023 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ023 =  g &  loadhg
         # !g &  loadhm;

-- Node name is 'outclk_pin' = 'outclk' from file "bb10alt1.tdf" line 181, column 1
-- Equation name is 'outclk_pin', location is LC051, type is bidir.
outclk_pin = TRI(outclk,  VCC);
outclk   = DFFE( _EQ024 $  VCC,  clk,  VCC,  VCC,  VCC);
  _EQ024 =  ramaddr0 & !ramaddr1 & !stop;

-- Node name is 'pdown' from file "bb10alt1.tdf" line 137, column 1
-- Equation name is 'pdown', location is LC036, type is buried.
pdown    = DFFE( _EQ025 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ025 = !g & !h0 &  h1 & !h2 & !h3 &  h4 &  h5 & !h6 & !h7 &  h8 &  h9 & 
             !h10 & !pedoff &  type0 & !type2 &  type3
         # !g & !h0 &  h1 &  h2 &  h3 & !h4 & !h5 & !h6 &  h7 & !h8 &  h9 & 
              h10 & !pedoff &  type2 &  type3;

-- Node name is 'pedoff' from file "bb10alt1.tdf" line 159, column 1
-- Equation name is 'pedoff', location is LC030, type is buried.
pedoff   = DFFE( datain3 $  GND,  load1,  VCC,  VCC,  VCC);

-- Node name is 'pup' from file "bb10alt1.tdf" line 180, column 1
-- Equation name is 'pup', location is LC035, type is buried.
pup      = DFFE( _EQ026 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ026 = !g & !h0 & !h1 & !h2 &  h3 &  h4 & !h5 &  h6 & !h7 & !h8 & !h9 & 
              h10 & !pedoff & !type0 &  type2 &  type3
         # !g & !h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 &  h7 & !h8 & !h9 & 
             !h10 & !pedoff &  type0 &  type3;

-- Node name is 'ramaddr0' from file "bb10alt1.tdf" line 194, column 1
-- Equation name is 'ramaddr0', location is LC059, type is buried.
ramaddr0 = DFFE( _EQ027 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ027 = !bb & !down & !pdown & !pup & !ramaddr0 & !ramaddr1 & !stop & !up
         # !bb & !down & !pdown & !pup &  ramaddr0 &  stop & !up;

-- Node name is 'ramaddr1' from file "bb10alt1.tdf" line 193, column 1
-- Equation name is 'ramaddr1', location is LC054, type is buried.
ramaddr1 = DFFE( _EQ028 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ028 = !bb & !down & !pdown & !pup &  ramaddr0 & !ramaddr1 & !stop & !up
         # !bb & !down & !pdown & !pup &  ramaddr1 &  stop & !up;

-- Node name is 'ramaddr2_pin' = 'ramaddr2' from file "bb10alt1.tdf" line 191, column 1
-- Equation name is 'ramaddr2_pin', location is LC056, type is bidir.
ramaddr2_pin = TRI(ramaddr2,  VCC);
ramaddr2 = DFFE( _EQ029 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ029 = !bb & !down & !pdown & !pup &  ramaddr1 & !ramaddr2_pin & !stop & 
             !up
         # !bb & !down & !pdown & !pup &  ramaddr2_pin &  stop & !up
         # !bb & !down & !pdown & !pup & !ramaddr1 &  ramaddr2_pin & !up;

-- Node name is 'ramaddr3_pin' = 'ramaddr3' from file "bb10alt1.tdf" line 189, column 1
-- Equation name is 'ramaddr3_pin', location is LC062, type is bidir.
ramaddr3_pin = TRI(ramaddr3,  VCC);
ramaddr3 = DFFE( _EQ030 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ030 = !bb & !down & !pdown & !pup &  ramaddr1 &  ramaddr2_pin & 
             !ramaddr3_pin & !stop & !up
         # !bb & !down & !pdown & !pup &  ramaddr3_pin &  stop & !up
         # !bb & !down & !pdown & !pup & !ramaddr1 &  ramaddr3_pin & !up
         # !bb & !down & !pdown & !pup & !ramaddr2_pin &  ramaddr3_pin & !up;

-- Node name is 'ramaddr4_pin' = 'ramaddr4' from file "bb10alt1.tdf" line 126, column 1
-- Equation name is 'ramaddr4_pin', location is LC049, type is bidir.
ramaddr4_pin = TRI(ramaddr4,  VCC);
ramaddr4 = DFFE( _EQ031 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ031 = !bb & !down & !pdown & !pup &  ramaddr1 &  ramaddr2_pin & 
              ramaddr3_pin & !ramaddr4_pin & !stop & !up
         # !bb & !down & !pdown & !pup &  ramaddr4_pin & !up &  _X003;
  _X003  = EXP( ramaddr1 &  ramaddr2_pin &  ramaddr3_pin & !stop);

-- Node name is 'ramaddr5_pin' = 'ramaddr5' from file "bb10alt1.tdf" line 187, column 1
-- Equation name is 'ramaddr5_pin', location is LC052, type is bidir.
ramaddr5_pin = TRI(ramaddr5,  VCC);
ramaddr5 = DFFE( _EQ032 $  up,  clk,  VCC,  VCC,  VCC);
  _EQ032 = !bb & !down & !pup &  ramaddr1 &  ramaddr2_pin &  ramaddr3_pin & 
              ramaddr4_pin & !ramaddr5_pin & !stop & !up
         # !bb & !down & !pup &  ramaddr5_pin & !up &  _X004
         #  pdown & !up;
  _X004  = EXP( ramaddr1 &  ramaddr2_pin &  ramaddr3_pin &  ramaddr4_pin & !stop);

-- Node name is 'ramaddr6_pin' = 'ramaddr6' from file "bb10alt1.tdf" line 185, column 1
-- Equation name is 'ramaddr6_pin', location is LC057, type is bidir.
ramaddr6_pin = TRI(ramaddr6,  VCC);
ramaddr6 = DFFE( _EQ033 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ033 = !bb & !down &  ramaddr1 &  ramaddr2_pin &  ramaddr3_pin & 
              ramaddr4_pin &  ramaddr5_pin & !ramaddr6_pin & !stop & !up
         # !bb & !down &  ramaddr6_pin & !up &  _X005
         #  _X006;
  _X005  = EXP( ramaddr1 &  ramaddr2_pin &  ramaddr3_pin &  ramaddr4_pin & 
              ramaddr5_pin & !stop);
  _X006  = EXP(!pdown & !pup);

-- Node name is 'ramaddr7_pin' = 'ramaddr7' from file "bb10alt1.tdf" line 124, column 1
-- Equation name is 'ramaddr7_pin', location is LC064, type is bidir.
ramaddr7_pin = TRI(ramaddr7,  VCC);
ramaddr7 = DFFE( _EQ034 $  VCC,  clk,  VCC,  VCC,  VCC);
  _EQ034 = !down & !pdown & !pup &  ramaddr1 &  ramaddr2_pin &  ramaddr3_pin & 
              ramaddr4_pin &  ramaddr5_pin &  ramaddr6_pin &  ramaddr7_pin & 
             !stop & !up
         # !down & !pdown & !pup & !ramaddr7_pin & !up &  _X007
         #  bb & !down & !pdown & !pup & !up;
  _X007  = EXP( ramaddr1 &  ramaddr2_pin &  ramaddr3_pin &  ramaddr4_pin & 
              ramaddr5_pin &  ramaddr6_pin & !stop);

-- Node name is 'stop' from file "bb10alt1.tdf" line 142, column 1
-- Equation name is 'stop', location is LC058, type is buried.
stop     = DFFE( _EQ035 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ035 = !ramaddr0 &  ramaddr1 &  ramaddr2_pin &  ramaddr3_pin & 
              ramaddr4_pin &  ramaddr5_pin &  ramaddr6_pin & !ramaddr7_pin
         # !ramaddr0 &  ramaddr1 & !ramaddr2_pin & !ramaddr3_pin & 
              ramaddr4_pin &  ramaddr7_pin
         # !bb & !down & !pdown & !pup &  stop & !up;

-- Node name is 'typebuf0' from file "bb10alt1.tdf" line 153, column 1
-- Equation name is 'typebuf0', location is LC029, type is buried.
typebuf0 = DFFE( datain4 $  GND,  load1,  VCC,  VCC,  VCC);

-- Node name is 'typebuf1' from file "bb10alt1.tdf" line 152, column 1
-- Equation name is 'typebuf1', location is LC004, type is buried.
typebuf1 = DFFE( datain5 $  GND,  load1,  VCC,  VCC,  VCC);

-- Node name is 'typebuf2' from file "bb10alt1.tdf" line 146, column 1
-- Equation name is 'typebuf2', location is LC009, type is buried.
typebuf2 = DFFE( datain6 $  GND,  load1,  VCC,  VCC,  VCC);

-- Node name is 'typebuf3' from file "bb10alt1.tdf" line 167, column 1
-- Equation name is 'typebuf3', location is LC006, type is buried.
typebuf3 = DFFE( datain7 $  GND,  load1,  VCC,  VCC,  VCC);

-- Node name is 'type0' from file "bb10alt1.tdf" line 156, column 1
-- Equation name is 'type0', location is LC037, type is buried.
type0    = DFFE( _EQ036 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ036 =  linelatch_pin &  typebuf0
         # !linelatch_pin &  type0;

-- Node name is 'type1' from file "bb10alt1.tdf" line 144, column 1
-- Equation name is 'type1', location is LC047, type is buried.
type1    = DFFE( _EQ037 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ037 =  linelatch_pin &  typebuf1
         # !linelatch_pin &  type1;

-- Node name is 'type2' from file "bb10alt1.tdf" line 155, column 1
-- Equation name is 'type2', location is LC045, type is buried.
type2    = DFFE( _EQ038 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ038 =  linelatch_pin &  typebuf2
         # !linelatch_pin &  type2;

-- Node name is 'type3' from file "bb10alt1.tdf" line 154, column 1
-- Equation name is 'type3', location is LC044, type is buried.
type3    = DFFE( _EQ039 $  GND,  clk,  VCC,  VCC,  VCC);
  _EQ039 =  linelatch_pin &  typebuf3
         # !linelatch_pin &  type3;

-- Node name is 'up' from file "bb10alt1.tdf" line 136, column 1
-- Equation name is 'up', location is LC042, type is buried.
up       = DFFE( _EQ040 $  VCC,  clk,  VCC,  VCC,  VCC);
  _EQ040 =  _X008 &  _X009 &  _X010 &  _X011 &  _X012 &  _X013 &  _X014 & 
              _X015;
  _X008  = EXP( g &  h0 & !h1 & !h2 & !h3 & !h4 & !h5 &  h6 & !h7 & !h8 &  h9 & 
              h10 & !type0 & !type2 & !type3);
  _X009  = EXP(!g &  h0 & !h1 &  h2 & !h3 &  h4 &  h5 & !h6 & !h7 & !h8 &  h9 & 
              h10 & !type0 & !type2 & !type3);
  _X010  = EXP( g &  h0 &  h1 &  h2 &  h3 &  h4 & !h5 & !h6 &  h7 &  h8 &  h9 & 
             !h10 &  type0 & !type2);
  _X011  = EXP(!g &  h0 & !h1 & !h2 &  h3 &  h4 & !h5 & !h6 &  h7 &  h8 &  h9 & 
             !h10 &  type0 & !type2);
  _X012  = EXP(!g &  h0 &  h1 & !h2 &  h3 &  h4 & !h5 &  h6 &  h7 & !h8 &  h9 & 
             !h10 & !type1 & !type3);
  _X013  = EXP( g &  h0 & !h1 & !h2 & !h3 & !h4 &  h5 &  h6 &  h7 & !h8 &  h9 & 
             !h10 & !type1 & !type3);
  _X014  = EXP( h0 &  h1 &  h2 &  h3 &  h4 &  h5 & !h6 & !h7 & !h8 & !h9 & !h10 & 
              type1 & !type3);
  _X015  = EXP( h0 &  h1 &  h2 &  h3 &  h4 &  h5 &  h6 & !h7 & !h8 & !h9 & !h10 & 
              type3);


%
    Shareable expanders that are duplicated in multiple LABs:
    (none)
%



Project Information                  c:\sven\nysync\bb\pld\bjarne\bb10alt1.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = on

   Other logic synthesis settings:

      Automatic Global Clock              = off
      Automatic Global Clear              = off
      Automatic Global Preset             = off
      Automatic Global Output Enable      = off
      Automatic I/O Cell Registers        = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = on

Interface Menu Commands
-----------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:03
   Logic Synthesizer                      00:00:02
   Partitioner                            00:00:02
   Fitter                                 00:00:02
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:11


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,562K
