Efinity Synthesis report for project periplex_apb
Version: 2023.1.150
Generated at: Feb 26, 2024 18:33:32
Copyright (C) 2013 - 2023  Inc. All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : top

### ### File List (begin) ### ### ###
E:\intern\project\periplex_apb\encodec.v
E:\intern\project\periplex_apb\apbmaster.v
E:\intern\project\periplex_apb\apbslave.v
E:\intern\project\periplex_apb\ctrl_uart.v
E:\intern\project\periplex_apb\uarttx.v
E:\intern\project\periplex_apb\top.v
### ### File List (end) ### ### ###


### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 23
Total number of FFs with enable signals: 112
CE signal <dut_encodec/equal_56/n9>, number of controlling flip flops: 1
CE signal <apb_master1/n890>, number of controlling flip flops: 34
CE signal <apb_master1/p_state[0]>, number of controlling flip flops: 2
CE signal <apb_master1/p_state[1]>, number of controlling flip flops: 1
CE signal <ceg_net136>, number of controlling flip flops: 2
CE signal <ceg_net104>, number of controlling flip flops: 1
CE signal <apb_slave1/n995>, number of controlling flip flops: 8
CE signal <ceg_net17>, number of controlling flip flops: 1
CE signal <ceg_net106>, number of controlling flip flops: 1
CE signal <apb_slave1/n1011>, number of controlling flip flops: 8
CE signal <apb_slave1/n1027>, number of controlling flip flops: 8
CE signal <apb_slave1/n1043>, number of controlling flip flops: 8
CE signal <ceg_net112>, number of controlling flip flops: 1
CE signal <ceg_net163>, number of controlling flip flops: 2
CE signal <ceg_net72>, number of controlling flip flops: 8
CE signal <ctrluart/n242>, number of controlling flip flops: 1
CE signal <ceg_net73>, number of controlling flip flops: 3
CE signal <ceg_net118>, number of controlling flip flops: 1
CE signal <uarttx_1/r_SM_Main[2]>, number of controlling flip flops: 8
CE signal <ceg_net153>, number of controlling flip flops: 1
CE signal <ceg_net133>, number of controlling flip flops: 3
CE signal <ceg_net131>, number of controlling flip flops: 1
CE signal <uarttx_1/n497>, number of controlling flip flops: 8
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 4
Total number of FFs with set/reset signals: 5
SR signal <apb_master1/p_state[1]>, number of controlling flip flops: 1
SR signal <apb_master1/n818>, number of controlling flip flops: 1
SR signal <uarttx_1/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <uarttx_1/n479>, number of controlling flip flops: 1
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF Output: k8[0](=0)
FF Output: k8[1](=0)
FF Output: k8[2](=0)
FF Output: k8[3](=0)
FF Output: k8[4](=0)
FF Output: k8[5](=0)
FF Output: k8[6](=0)
FF Output: k8[7](=0)
FF Output: k8[8](=0)
FF Output: k8[9](=0)
FF Output: k8[10](=0)
FF Output: k8[11](=0)
FF Output: k8[12](=0)
FF Output: k8[13](=0)
FF Output: k8[14](=0)
FF Output: k8[15](=0)
FF Output: k8[16](=0)
FF Output: k8[17](=0)
FF Output: k8[18](=0)
FF Output: k8[19](=0)
FF Output: k8[20](=0)
FF Output: k8[21](=0)
FF Output: k8[22](=0)
FF Output: k8[23](=0)
FF Output: k8[24](=0)
FF Output: k8[25](=0)
FF Output: k8[26](=0)
FF Output: k8[27](=0)
FF Output: k8[28](=0)
FF Output: k8[29](=0)
FF Output: k8[30](=0)
FF Output: k8[31](=0)
FF instance: dut_encodec/r1_addr[0]~FF(unreachable)
FF instance: k2[0]~FF(unreachable)
FF instance: dut_encodec/r_fifo_w_en~FF(unreachable)
FF instance: k3[1]~FF(unreachable)
FF instance: k3[2]~FF(unreachable)
FF instance: k3[3]~FF(unreachable)
FF instance: k3[4]~FF(unreachable)
FF instance: k3[5]~FF(unreachable)
FF instance: k3[6]~FF(unreachable)
FF instance: dut_encodec/r1_addr[1]~FF(unreachable)
FF instance: dut_encodec/r1_addr[2]~FF(unreachable)
FF instance: dut_encodec/r1_addr[3]~FF(unreachable)
FF instance: dut_encodec/r1_addr[4]~FF(unreachable)
FF instance: dut_encodec/r1_addr[5]~FF(unreachable)
FF instance: dut_encodec/r1_addr[6]~FF(unreachable)
FF instance: dut_encodec/r1_addr[7]~FF(unreachable)
FF instance: dut_encodec/r1_addr[8]~FF(unreachable)
FF instance: dut_encodec/r1_addr[9]~FF(unreachable)
FF instance: dut_encodec/r1_addr[10]~FF(unreachable)
FF instance: dut_encodec/r1_addr[11]~FF(unreachable)
FF instance: dut_encodec/r1_addr[12]~FF(unreachable)
FF instance: dut_encodec/r1_addr[13]~FF(unreachable)
FF instance: dut_encodec/r1_addr[14]~FF(unreachable)
FF instance: dut_encodec/r1_addr[15]~FF(unreachable)
FF instance: dut_encodec/r1_addr[16]~FF(unreachable)
FF instance: dut_encodec/r1_addr[17]~FF(unreachable)
FF instance: dut_encodec/r1_addr[18]~FF(unreachable)
FF instance: dut_encodec/r1_addr[19]~FF(unreachable)
FF instance: dut_encodec/r1_addr[20]~FF(unreachable)
FF instance: dut_encodec/r1_addr[21]~FF(unreachable)
FF instance: dut_encodec/r1_addr[22]~FF(unreachable)
FF instance: dut_encodec/r1_addr[23]~FF(unreachable)
FF instance: dut_encodec/r1_addr[24]~FF(unreachable)
FF instance: dut_encodec/r1_addr[25]~FF(unreachable)
FF instance: dut_encodec/r1_addr[26]~FF(unreachable)
FF instance: dut_encodec/r1_addr[27]~FF(unreachable)
FF instance: dut_encodec/r1_addr[28]~FF(unreachable)
FF instance: dut_encodec/r1_addr[29]~FF(unreachable)
FF instance: dut_encodec/r1_addr[30]~FF(unreachable)
FF instance: dut_encodec/r1_addr[31]~FF(unreachable)
FF instance: k2[1]~FF(unreachable)
FF instance: k2[2]~FF(unreachable)
FF instance: k2[3]~FF(unreachable)
FF instance: k2[4]~FF(unreachable)
FF instance: k2[5]~FF(unreachable)
FF instance: k2[6]~FF(unreachable)
FF instance: k2[7]~FF(unreachable)
FF instance: k2[8]~FF(unreachable)
FF instance: k2[9]~FF(unreachable)
FF instance: k2[10]~FF(unreachable)
FF instance: k2[11]~FF(unreachable)
FF instance: k2[12]~FF(unreachable)
FF instance: k2[13]~FF(unreachable)
FF instance: k2[14]~FF(unreachable)
FF instance: k2[15]~FF(unreachable)
FF instance: k2[16]~FF(unreachable)
FF instance: k2[17]~FF(unreachable)
FF instance: k2[18]~FF(unreachable)
FF instance: k2[19]~FF(unreachable)
FF instance: k2[20]~FF(unreachable)
FF instance: k2[21]~FF(unreachable)
FF instance: k2[22]~FF(unreachable)
FF instance: k2[23]~FF(unreachable)
FF instance: k2[24]~FF(unreachable)
FF instance: k2[25]~FF(unreachable)
FF instance: k2[26]~FF(unreachable)
FF instance: k2[27]~FF(unreachable)
FF instance: k2[28]~FF(unreachable)
FF instance: k2[29]~FF(unreachable)
FF instance: k2[30]~FF(unreachable)
FF instance: k2[31]~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                            FFs        ADDs        LUTs      RAMs DSP/MULTs
-------------------------         ---        ----        ----      ---- ---------
top:top                        176(0)        0(0)      208(0)      0(0)      0(0)
 +dut_encodec:encodec          60(60)        0(0)    108(108)      0(0)      0(0)
 +apb_master1:apb_master       39(39)        0(0)      10(10)      0(0)      0(0)
 +apb_slave1:apb_slave         37(37)        0(0)      20(20)      0(0)      0(0)
 +ctrluart:ctrl_uart           16(16)        0(0)      36(36)      0(0)      0(0)
 +uarttx_1:uart_tx             24(24)        0(0)      34(34)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

   Clock     Flip-Flops   Memory Ports    Multipliers
   -----     ----------   ------------    -----------
 clock_w            176              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T120F324
project : periplex_apb
project-xml : E:/intern/project/periplex_apb/periplex_apb.xml
root : top
I : E:/intern/project/periplex_apb
output-dir : E:/intern/project/periplex_apb/outflow
work-dir : E:/intern/project/periplex_apb/work_syn
write-efx-verilog : E:/intern/project/periplex_apb/outflow/periplex_apb.map.v
binary-db : E:/intern/project/periplex_apb/outflow/periplex_apb.vdb
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	50
OUTPUT PORTS    : 	4

EFX_LUT4        : 	208
   1-2  Inputs  : 	32
   3    Inputs  : 	62
   4    Inputs  : 	114
EFX_FF          : 	176
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 8s
Elapsed synthesis time : 9s
