<?xml version="1.0" encoding="UTF-8"?>
<module id="IQN_IQS" HW_revision="" XML_version="1" description="">
  <!--  -->
  <register id="IQS_Ingress_PKTDMA_Configuration_Register" offset="0x00000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pb_sel" width="1" begin="0" end="0" description="Sets level where the PKTDMA FIFO pushback occurs on ingress ports that can be pushed back on." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AID2_AXC_Configuration_Register" offset="0x00008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pri" width="2" begin="1" end="0" description="Sets ingress port arbitration priority. Typically higher speed standards require higher priorities and control ports can use lower priorities. A 0 is highest priority." rwaccess="RW" />
    <bitfield id="allow_pushback" width="1" begin="8" end="8" description="When set allows the IQS to push back on the ingress PSI bus of this port due to the PKTDMA FIFO being too full. This allows reserving atleast 1/2 or 1/4 of the PKTDMA FIFO for the non-pushback ports." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AID2_CTL_Configuration_Register" offset="0x0000c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pri" width="2" begin="1" end="0" description="Sets ingress port arbitration priority. Typically higher speed standards require higher priorities and control ports can use lower priorities. A 0 is highest priority." rwaccess="RW" />
    <bitfield id="allow_pushback" width="1" begin="8" end="8" description="When set allows the IQS to push back on the ingress PSI bus of this port due to the PKTDMA FIFO being too full. This allows reserving atleast 1/2 or 1/4 of the PKTDMA FIFO for the non-pushback ports." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AIL0_AXC_Configuration_Register" offset="0x00010" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pri" width="2" begin="1" end="0" description="Sets ingress port arbitration priority. Typically higher speed standards require higher priorities and control ports can use lower priorities. A 0 is highest priority." rwaccess="RW" />
    <bitfield id="allow_pushback" width="1" begin="8" end="8" description="When set allows the IQS to push back on the ingress PSI bus of this port due to the PKTDMA FIFO being too full. This allows reserving atleast 1/2 or 1/4 of the PKTDMA FIFO for the non-pushback ports." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AIL0_CTL_Configuration_Register" offset="0x00014" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pri" width="2" begin="1" end="0" description="Sets ingress port arbitration priority. Typically higher speed standards require higher priorities and control ports can use lower priorities. A 0 is highest priority." rwaccess="RW" />
    <bitfield id="allow_pushback" width="1" begin="8" end="8" description="When set allows the IQS to push back on the ingress PSI bus of this port due to the PKTDMA FIFO being too full. This allows reserving atleast 1/2 or 1/4 of the PKTDMA FIFO for the non-pushback ports." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AIL1_AXC_Configuration_Register" offset="0x00018" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pri" width="2" begin="1" end="0" description="Sets ingress port arbitration priority. Typically higher speed standards require higher priorities and control ports can use lower priorities. A 0 is highest priority." rwaccess="RW" />
    <bitfield id="allow_pushback" width="1" begin="8" end="8" description="When set allows the IQS to push back on the ingress PSI bus of this port due to the PKTDMA FIFO being too full. This allows reserving atleast 1/2 or 1/4 of the PKTDMA FIFO for the non-pushback ports." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AIL1_CTL_Configuration_Register" offset="0x0001c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pri" width="2" begin="1" end="0" description="Sets ingress port arbitration priority. Typically higher speed standards require higher priorities and control ports can use lower priorities. A 0 is highest priority." rwaccess="RW" />
    <bitfield id="allow_pushback" width="1" begin="8" end="8" description="When set allows the IQS to push back on the ingress PSI bus of this port due to the PKTDMA FIFO being too full. This allows reserving atleast 1/2 or 1/4 of the PKTDMA FIFO for the non-pushback ports." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AIL2_AXC_Configuration_Register" offset="0x00020" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pri" width="2" begin="1" end="0" description="Sets ingress port arbitration priority. Typically higher speed standards require higher priorities and control ports can use lower priorities. A 0 is highest priority." rwaccess="RW" />
    <bitfield id="allow_pushback" width="1" begin="8" end="8" description="When set allows the IQS to push back on the ingress PSI bus of this port due to the PKTDMA FIFO being too full. This allows reserving atleast 1/2 or 1/4 of the PKTDMA FIFO for the non-pushback ports." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AIL2_CTL_Configuration_Register" offset="0x00024" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pri" width="2" begin="1" end="0" description="Sets ingress port arbitration priority. Typically higher speed standards require higher priorities and control ports can use lower priorities. A 0 is highest priority." rwaccess="RW" />
    <bitfield id="allow_pushback" width="1" begin="8" end="8" description="When set allows the IQS to push back on the ingress PSI bus of this port due to the PKTDMA FIFO being too full. This allows reserving atleast 1/2 or 1/4 of the PKTDMA FIFO for the non-pushback ports." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AIL3_AXC_Configuration_Register" offset="0x00028" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pri" width="2" begin="1" end="0" description="Sets ingress port arbitration priority. Typically higher speed standards require higher priorities and control ports can use lower priorities. A 0 is highest priority." rwaccess="RW" />
    <bitfield id="allow_pushback" width="1" begin="8" end="8" description="When set allows the IQS to push back on the ingress PSI bus of this port due to the PKTDMA FIFO being too full. This allows reserving atleast 1/2 or 1/4 of the PKTDMA FIFO for the non-pushback ports." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AIL3_CTL_Configuration_Register" offset="0x0002c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pri" width="2" begin="1" end="0" description="Sets ingress port arbitration priority. Typically higher speed standards require higher priorities and control ports can use lower priorities. A 0 is highest priority." rwaccess="RW" />
    <bitfield id="allow_pushback" width="1" begin="8" end="8" description="When set allows the IQS to push back on the ingress PSI bus of this port due to the PKTDMA FIFO being too full. This allows reserving atleast 1/2 or 1/4 of the PKTDMA FIFO for the non-pushback ports." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_DIO2_PSI_Configuration_Register" offset="0x00200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="pri" width="2" begin="1" end="0" description="Sets ingress DIO2 PSI channel priority. Typically higher speed standards require higher priorities and control ports can use lower priorities. A 0 is highest priority." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AID2_AxC_LUT_Configuration_Register" offset="0x00400" width="32" description="(1 of 1, stride 0)">
    <bitfield id="chan" width="7" begin="6" end="0" description="Channel to use in the destination port." rwaccess="RW" />
    <bitfield id="dest" width="2" begin="9" end="8" description="Selects destination port." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AID2_CTL_LUT_Configuration_Register" offset="0x00600" width="32" description="(1 of 1, stride 0)">
    <bitfield id="chan" width="7" begin="6" end="0" description="Channel to use in the destination port." rwaccess="RW" />
    <bitfield id="dest" width="2" begin="9" end="8" description="Selects destination port." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AIL0_AxC_LUT_Configuration_Register" offset="0x00800" width="32" description="(1 of 1, stride 0)">
    <bitfield id="chan" width="7" begin="6" end="0" description="Channel to use in the destination port." rwaccess="RW" />
    <bitfield id="dest" width="2" begin="9" end="8" description="Selects destination port." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AIL0_CTL_LUT_Configuration_Register" offset="0x00a00" width="32" description="(1 of 1, stride 0)">
    <bitfield id="chan" width="7" begin="6" end="0" description="Channel to use in the destination port." rwaccess="RW" />
    <bitfield id="dest" width="2" begin="9" end="8" description="Selects destination port." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AIL1_AxC_LUT_Configuration_Register" offset="0x00c00" width="32" description="(1 of 1, stride 0)">
    <bitfield id="chan" width="7" begin="6" end="0" description="Channel to use in the destination port." rwaccess="RW" />
    <bitfield id="dest" width="2" begin="9" end="8" description="Selects destination port." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AIL1_CTL_LUT_Configuration_Register" offset="0x00e00" width="32" description="(1 of 1, stride 0)">
    <bitfield id="chan" width="7" begin="6" end="0" description="Channel to use in the destination port." rwaccess="RW" />
    <bitfield id="dest" width="2" begin="9" end="8" description="Selects destination port." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AIL2_AxC_LUT_Configuration_Register" offset="0x01000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="chan" width="7" begin="6" end="0" description="Channel to use in the destination port." rwaccess="RW" />
    <bitfield id="dest" width="2" begin="9" end="8" description="Selects destination port." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AIL2_CTL_LUT_Configuration_Register" offset="0x01200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="chan" width="7" begin="6" end="0" description="Channel to use in the destination port." rwaccess="RW" />
    <bitfield id="dest" width="2" begin="9" end="8" description="Selects destination port." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AIL3_AxC_LUT_Configuration_Register" offset="0x01400" width="32" description="(1 of 1, stride 0)">
    <bitfield id="chan" width="7" begin="6" end="0" description="Channel to use in the destination port." rwaccess="RW" />
    <bitfield id="dest" width="2" begin="9" end="8" description="Selects destination port." rwaccess="RW" />
  </register>
  <register id="IQS_Ingress_AIL3_CTL_LUT_Configuration_Register" offset="0x01600" width="32" description="(1 of 1, stride 0)">
    <bitfield id="chan" width="7" begin="6" end="0" description="Channel to use in the destination port." rwaccess="RW" />
    <bitfield id="dest" width="2" begin="9" end="8" description="Selects destination port." rwaccess="RW" />
  </register>
  <register id="IQS_Egress_PKTDMA_Channel_Configuration" offset="0x02000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="chan" width="7" begin="6" end="0" description="Channel to use in the destination port." rwaccess="RW" />
    <bitfield id="dest" width="4" begin="11" end="8" description="Selects destination port." rwaccess="RW" />
    <bitfield id="arb_pri" width="3" begin="14" end="12" description="Arbitration priority of each channel for transfers between the PKTDMA and the output FIFOs. Typically higher speed standards require higher priorities and control ports can use lower priorities. A 0 is highest priority." rwaccess="RW" />
    <bitfield id="psi_pri" width="3" begin="18" end="16" description="PSI priority from the IQS output FIFOs to the destination module. Typically set the same as the arb_pri setting. A 0 is highest priority." rwaccess="RW" />
  </register>
  <register id="IQS_Egress_DIO2_Channel_Configuration_Register" offset="0x02200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="chan" width="7" begin="6" end="0" description="Channel to use in the destination port." rwaccess="RW" />
    <bitfield id="dest" width="4" begin="11" end="8" description="Selects destination port." rwaccess="RW" />
    <bitfield id="arb_pri" width="3" begin="14" end="12" description="Arbitration priority of each channel for tranfers between the DIO and the output FIFO. Typically higher speed standards require higher priorities and control ports can use lower priorities. A 0 is highest priority." rwaccess="RW" />
    <bitfield id="psi_pri" width="3" begin="18" end="16" description="PSI priority from the IQS output FIFOs to the destination module. Typically set the same as the arb_pri setting.A 0 is highest priority." rwaccess="RW" />
  </register>
  <register id="IQS_ee_chan_err_Raw_Interrupt_Status" offset="0x04000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ing_pktdma_err" width="1" begin="0" end="0" description="Ingress PKTDMA detected a channel error. This occurs when the destination port number in the ingress port LUT configuration register is higher than the number of channels available in the pktdma. This always indicates a programming error." rwaccess="R" />
    <bitfield id="ing_dio2_err" width="1" begin="1" end="1" description="Ingress DIO2 detected a channel error. This occurs when the destination port number in the ingress port LUT configuration register is higher than the number of channels available in the DIO. This always indicates a programming error." rwaccess="R" />
    <bitfield id="egr_mux_err" width="1" begin="16" end="16" description="Egress Mux detected a port or channel error. This occurs when the destination port number in the egress PKTDMA or DIO LUT configuration register is higher than the number of output ports available or higher than the maximum number of channels in the" rwaccess="R" />
  </register>
  <register id="IQS_ee_chan_err_Raw_Set" offset="0x04004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ing_pktdma_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when written with a 1." rwaccess="W" />
    <bitfield id="ing_dio2_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when written with a 1." rwaccess="W" />
    <bitfield id="egr_mux_err" width="1" begin="16" end="16" description="Sets the corresponding bit in the raw_status register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_chan_err_Raw_Clear" offset="0x04008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ing_pktdma_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when written with a 1." rwaccess="W" />
    <bitfield id="ing_dio2_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when written with a 1." rwaccess="W" />
    <bitfield id="egr_mux_err" width="1" begin="16" end="16" description="Clears the corresponding bit in the raw_status register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_chan_err_EV0_Enable_Status" offset="0x0400c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ing_pktdma_err" width="1" begin="0" end="0" description="When high enables the corresponding raw status bit to generate an interrupt." rwaccess="R" />
    <bitfield id="ing_dio2_err" width="1" begin="1" end="1" description="When high enables the corresponding raw status bit to generate an interrupt." rwaccess="R" />
    <bitfield id="egr_mux_err" width="1" begin="16" end="16" description="When high enables the corresponding raw status bit to generate an interrupt." rwaccess="R" />
  </register>
  <register id="IQS_ee_chan_err_EV0_Enable_Set" offset="0x04010" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ing_pktdma_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when written with a 1." rwaccess="W" />
    <bitfield id="ing_dio2_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when written with a 1." rwaccess="W" />
    <bitfield id="egr_mux_err" width="1" begin="16" end="16" description="Sets the corresponding bit in the enable register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_chan_err_EV0_Enable_Clear" offset="0x04014" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ing_pktdma_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when written with a 1." rwaccess="W" />
    <bitfield id="ing_dio2_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when written with a 1." rwaccess="W" />
    <bitfield id="egr_mux_err" width="1" begin="16" end="16" description="Clears the corresponding bit in the enable register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_chan_err_EV1_Enable_Status" offset="0x04018" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ing_pktdma_err" width="1" begin="0" end="0" description="When high enables the corresponding raw status bit to generate an interrupt." rwaccess="R" />
    <bitfield id="ing_dio2_err" width="1" begin="1" end="1" description="When high enables the corresponding raw status bit to generate an interrupt." rwaccess="R" />
    <bitfield id="egr_mux_err" width="1" begin="16" end="16" description="When high enables the corresponding raw status bit to generate an interrupt." rwaccess="R" />
  </register>
  <register id="IQS_ee_chan_err_EV1_Enable_Set" offset="0x0401c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ing_pktdma_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when written with a 1." rwaccess="W" />
    <bitfield id="ing_dio2_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when written with a 1." rwaccess="W" />
    <bitfield id="egr_mux_err" width="1" begin="16" end="16" description="Sets the corresponding bit in the enable register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_chan_err_EV1_Enable_Clear" offset="0x04020" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ing_pktdma_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when written with a 1." rwaccess="W" />
    <bitfield id="ing_dio2_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when written with a 1." rwaccess="W" />
    <bitfield id="egr_mux_err" width="1" begin="16" end="16" description="Clears the corresponding bit in the enable register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_chan_err_EV0_Enabled_Status" offset="0x04024" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ing_pktdma_err" width="1" begin="0" end="0" description="When high indicates the interrupt is active due to the corresponding bit in the raw status register." rwaccess="R" />
    <bitfield id="ing_dio2_err" width="1" begin="1" end="1" description="When high indicates the interrupt is active due to the corresponding bit in the raw status register." rwaccess="R" />
    <bitfield id="egr_mux_err" width="1" begin="16" end="16" description="When high indicates the interrupt is active due to the corresponding bit in the raw status register." rwaccess="R" />
  </register>
  <register id="IQS_ee_chan_err_EV1_Enabled_Status" offset="0x04028" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ing_pktdma_err" width="1" begin="0" end="0" description="When high indicates the interrupt is active due to the corresponding bit in the raw status register." rwaccess="R" />
    <bitfield id="ing_dio2_err" width="1" begin="1" end="1" description="When high indicates the interrupt is active due to the corresponding bit in the raw status register." rwaccess="R" />
    <bitfield id="egr_mux_err" width="1" begin="16" end="16" description="When high indicates the interrupt is active due to the corresponding bit in the raw status register." rwaccess="R" />
  </register>
  <register id="IQS_ee_ing_flush_err_Raw_Interrupt_Status" offset="0x0402c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="DIO2 Ingress path detected a flush condition. Either the DIO2 detected a flush or there was a write to the DIO2 Ingress FIFO when the FIFO for that channel was full." rwaccess="R" />
  </register>
  <register id="IQS_ee_ing_flush_err_Raw_Set" offset="0x04030" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="Sets the corresponding bit in the raw_status register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_ing_flush_err_Raw_Clear" offset="0x04034" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="Clears the corresponding bit in the raw_status register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_ing_flush_err_EV0_Enable_Status" offset="0x04038" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="When high enables the corresponding raw status bit to generate an interrupt." rwaccess="R" />
  </register>
  <register id="IQS_ee_ing_flush_err_EV0_Enable_Set" offset="0x0403c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="Sets the corresponding bit in the enable register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_ing_flush_err_EV0_Enable_Clear" offset="0x04040" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="Clears the corresponding bit in the enable register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_ing_flush_err_EV1_Enable_Status" offset="0x04044" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="When high enables the corresponding raw status bit to generate an interrupt." rwaccess="R" />
  </register>
  <register id="IQS_ee_ing_flush_err_EV1_Enable_Set" offset="0x04048" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="Sets the corresponding bit in the enable register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_ing_flush_err_EV1_Enable_Clear" offset="0x0404c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="Clears the corresponding bit in the enable register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_ing_flush_err_EV0_Enabled_Status" offset="0x04050" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="When high indicates the interrupt is active due to the corresponding bit in the raw status register." rwaccess="R" />
  </register>
  <register id="IQS_ee_ing_flush_err_EV1_Enabled_Status" offset="0x04054" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="When high indicates the interrupt is active due to the corresponding bit in the raw status register." rwaccess="R" />
  </register>
  <register id="IQS_ee_egr_flush_err_Raw_Interrupt_Status" offset="0x04058" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="DIO2 Egress path detected a flush condition. Either the Destination port generated a flush or there was a write to the DIO2 Egress FIFO when the FIFO for that channel was full." rwaccess="R" />
  </register>
  <register id="IQS_ee_egr_flush_err_Raw_Set" offset="0x0405c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="Sets the corresponding bit in the raw_status register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_egr_flush_err_Raw_Clear" offset="0x04060" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="Clears the corresponding bit in the raw_status register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_egr_flush_err_EV0_Enable_Status" offset="0x04064" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="When high enables the corresponding raw status bit to generate an interrupt." rwaccess="R" />
  </register>
  <register id="IQS_ee_egr_flush_err_EV0_Enable_Set" offset="0x04068" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="Sets the corresponding bit in the enable register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_egr_flush_err_EV0_Enable_Clear" offset="0x0406c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="Clears the corresponding bit in the enable register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_egr_flush_err_EV1_Enable_Status" offset="0x04070" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="When high enables the corresponding raw status bit to generate an interrupt." rwaccess="R" />
  </register>
  <register id="IQS_ee_egr_flush_err_EV1_Enable_Set" offset="0x04074" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="Sets the corresponding bit in the enable register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_egr_flush_err_EV1_Enable_Clear" offset="0x04078" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="Clears the corresponding bit in the enable register when written with a 1." rwaccess="W" />
  </register>
  <register id="IQS_ee_egr_flush_err_EV0_Enabled_Status" offset="0x0407c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="When high indicates the interrupt is active due to the corresponding bit in the raw status register." rwaccess="R" />
  </register>
  <register id="IQS_ee_egr_flush_err_EV1_Enabled_Status" offset="0x04080" width="32" description="(1 of 1, stride 0)">
    <bitfield id="flush" width="16" begin="15" end="0" description="When high indicates the interrupt is active due to the corresponding bit in the raw status register." rwaccess="R" />
  </register>
  <register id="IQS_orig_reg" offset="0x04084" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ee_chan_err" width="1" begin="0" end="0" description="If set a bit is set in the ee_chan_err register." rwaccess="R" />
    <bitfield id="ee_ing_flush_err" width="1" begin="1" end="1" description="If set a bit is set in the ee_ing_flush_err register." rwaccess="R" />
    <bitfield id="ee_egr_flush_err" width="1" begin="2" end="2" description="If set a bit is set in the ee_egr_flush_err register." rwaccess="R" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
