// Seed: 1897732159
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    output uwire id_7,
    input wire id_8,
    input uwire id_9,
    output tri id_10,
    output wor id_11,
    output supply1 id_12,
    input tri id_13,
    input supply1 id_14,
    output supply0 id_15,
    output wor id_16,
    input wire id_17,
    input wand id_18,
    input tri id_19,
    input tri0 id_20
    , id_33,
    output tri id_21,
    input wire id_22,
    input tri0 id_23,
    input tri1 id_24,
    output wire id_25,
    input wand id_26,
    input tri id_27,
    output tri id_28,
    output wire id_29,
    input uwire id_30,
    input wor id_31
);
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input wire id_2,
    input wire id_3,
    input wire id_4,
    input tri0 id_5,
    input supply1 id_6,
    inout logic id_7,
    output wor id_8,
    input supply1 id_9,
    input wand id_10,
    output wor id_11,
    output wor id_12,
    input uwire id_13,
    output supply1 id_14
);
  wire id_16;
  if (1) assign id_0 = id_5;
  assign id_0 = 1 ^ id_1;
  final id_7 <= 1'b0;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_2,
      id_8,
      id_1,
      id_0,
      id_5,
      id_12,
      id_5,
      id_3,
      id_12,
      id_8,
      id_12,
      id_10,
      id_1,
      id_11,
      id_0,
      id_3,
      id_13,
      id_1,
      id_3,
      id_8,
      id_9,
      id_3,
      id_5,
      id_8,
      id_10,
      id_5,
      id_0,
      id_12,
      id_4,
      id_9
  );
  assign modCall_1.type_16 = 0;
  id_17(
      1, "", 1, 1, $display(1, id_11)
  );
  assign id_16 = 1;
endmodule
