# Tiny Tapeout project information
project:
  title:        "8-bit Programmable Counter"      # Project title
  author:       "Ahmad Jamous"                    # Your name
  discord:      "ahmad_j"                         # Your discord (optional)
  description:  "8-bit up-counter with synchronous load and tri-state UIO bus"  # One-line description
  language:     "Verilog"                         # HDL used
  clock_hz:     0                                 # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"                                    # Valid: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_8bCounter_ajamous1"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
# Note: clk, rst_n, and ena are dedicated harness pins and should NOT be listed here.

pinout:
  # Inputs (controls)
  ui[0]: "load"     # synchronous load strobe (captures UIO bus on rising clk)
  ui[1]: "oe"       # output-enable for tri-state UIO bus: 1=drive count, 0=Hi-Z (external can drive)
  ui[2]: ""      
  ui[3]: ""      
  ui[4]: ""       
  ui[5]: ""         
  ui[6]: ""          
  ui[7]: ""          

  # Outputs 
  uo[0]: ""
  uo[1]: ""
  uo[2]: "" 
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins (shared counter/data bus)
  uio[0]: "count0"    # doubles as data_in[0] when oe=0
  uio[1]: "count1"
  uio[2]: "count2"
  uio[3]: "count3"
  uio[4]: "count4"
  uio[5]: "count5"
  uio[6]: "count6"
  uio[7]: "count7"
  
# Do not change!
yaml_version: 6
