Library {
  Name			  "xbsMath_r3"
  Version		  5.0
  SaveDefaultBlockParams  on
  LibraryLinkDisplay	  "none"
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  on
  BlockDescriptionStringDataTip	on
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Tue Aug 25 11:58:34 1998"
  Creator		  "annr"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mcmillan"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Mar 26 09:10:15 2004"
  ModelVersionFormat	  "1.%<AutoIncrement:685>"
  ConfigurationManager	  "none"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeMexFile	  "ext_comm"
  ExtModeBatchMode	  off
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  SimulationMode	  "normal"
  ConsistencyChecking	  "none"
  ArrayBoundsChecking	  "none"
  AlgebraicLoopMsg	  "warning"
  BlockPriorityViolationMsg "warning"
  MinStepSizeMsg	  "warning"
  InheritedTsInSrcMsg	  "warning"
  DiscreteInheritContinuousMsg "warning"
  MultiTaskRateTransMsg	  "error"
  SingleTaskRateTransMsg  "none"
  CheckForMatrixSingularity "none"
  IntegerOverflowMsg	  "warning"
  Int32ToFloatConvMsg	  "warning"
  ParameterDowncastMsg	  "error"
  ParameterOverflowMsg	  "error"
  ParameterPrecisionLossMsg "warning"
  UnderSpecifiedDataTypeMsg "none"
  UnnecessaryDatatypeConvMsg "none"
  VectorMatrixConversionMsg "none"
  InvalidFcnCallConnMsg	  "error"
  SignalLabelMismatchMsg  "none"
  UnconnectedInputMsg	  "warning"
  UnconnectedOutputMsg	  "warning"
  UnconnectedLineMsg	  "warning"
  SfunCompatibilityCheckMsg "none"
  ProdHWDeviceType	  "Microprocessor"
  ProdHWWordLengths	  "8,16,32,32"
  RTWMakeCommand	  "make_rtw"
  RTWGenerateCodeOnly	  off
  RTWRetainRTWFile	  off
  TLCProfiler		  off
  TLCDebug		  off
  TLCCoverage		  off
  TLCAssertion		  off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "xbsMath_r3"
    Location		    [274, 86, 708, 704]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "Accumulator"
      Ports		      [2, 1]
      Position		      [25, 123, 75, 172]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Accumulator"
      SourceType	      "Xilinx Accumulator"
      n_bits		      "8"
      overflow		      "Wrap"
      operation		      "Add"
      scale		      "1"
      explicit_period	      off
      period		      "1"
      rst		      on
      hasbypass		      off
      en		      off
      dbl_ovrd		      off
      show_param	      off
      gen_core		      on
      use_rpm		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub"
      Ports		      [2, 1]
      Position		      [135, 122, 185, 173]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/AddSub"
      SourceType	      "Xilinx Adder/Subtractor"
      mode		      "Addition"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      use_carryin	      off
      use_carryout	      off
      en		      off
      dbl_ovrd		      off
      show_param	      off
      use_core		      on
      pipeline		      off
      use_rpm		      off
      gen_core		      on
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "CMult"
      Ports		      [1, 1]
      Position		      [240, 122, 295, 178]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/CMult"
      SourceType	      "Xilinx Constant Multiplier"
      const		      "1"
      show_cparam	      off
      const_n_bits	      "8"
      const_bin_pt	      "6"
      show_output_param	      off
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "6"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Wrap"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mult_type		      "Parallel"
      oversample	      "2"
      mem_type		      "Distributed RAM"
      pipeline		      off
      use_rpm		      off
      placement_style	      "Rectangular Shape"
      gen_core		      on
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant"
      Ports		      [0, 1]
      Position		      [355, 135, 400, 165]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "1"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Convert"
      Ports		      [1, 1]
      Position		      [25, 240, 70, 270]
      SourceBlock	      "xbsIndex_r3/Convert"
      SourceType	      "Xilinx Converter Block"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "6"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
      show_param	      off
      inserted_by_tool	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Counter"
      Ports		      [0, 1]
      Position		      [135, 230, 185, 280]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Free Running"
      n_bits		      "8"
      bin_pt		      "0"
      arith_type	      "Signed  (2's comp)"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      off
      en		      off
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      on
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Expression"
      Ports		      [2, 1]
      Position		      [245, 228, 295, 277]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Expression"
      SourceType	      "Xilinx Expression Block"
      expression	      "a & b  "
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter"
      Ports		      [1, 1]
      Position		      [355, 238, 405, 272]
      SourceBlock	      "xbsIndex_r3/Inverter"
      SourceType	      "Xilinx Inverter"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical"
      Ports		      [2, 1]
      Position		      [25, 338, 70, 382]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "AND"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "MCode"
      Ports		      [2, 1]
      Position		      [130, 330, 190, 385]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/MCode"
      SourceType	      "Xilinx MCode Block"
      mfname		      "xlmax"
      defparams		      "{}"
      suppress_output	      off
      hide_port_list	      "{}"
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Mult"
      Ports		      [2, 1]
      Position		      [245, 332, 295, 383]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Mult"
      SourceType	      "Xilinx Multiplier"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "2"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mult_type		      "Parallel"
      oversample	      "2"
      use_embedded	      on
      pipeline		      on
      use_rpm		      off
      placement_style	      "Rectangular Shape"
      gen_core		      on
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Negate"
      Ports		      [1, 1]
      Position		      [350, 333, 405, 387]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Negate"
      SourceType	      "Xilinx Negate Block"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      use_core		      on
      show_param	      off
      use_rpm		      on
      gen_core		      on
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret"
      Ports		      [1, 1]
      Position		      [30, 449, 70, 481]
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Relational"
      Ports		      [2, 1]
      Position		      [135, 443, 180, 487]
      SourceBlock	      "xbsIndex_r3/Relational"
      SourceType	      "Xilinx Relational Block"
      mode		      "a=b"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Scale"
      Ports		      [1, 1]
      Position		      [240, 437, 295, 493]
      SourceBlock	      "xbsIndex_r3/Scale"
      SourceType	      "Xilinx Scaling Block"
      scale_factor	      "4"
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Shift"
      Ports		      [1, 1]
      Position		      [355, 449, 400, 481]
      SourceBlock	      "xbsIndex_r3/Shift"
      SourceType	      "Xilinx Shift Block"
      shift_dir		      "Left"
      shift_bits	      "2"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "SineCosine"
      Ports		      [1, 1]
      Position		      [25, 554, 75, 586]
      SourceBlock	      "xbsIndex_r3/SineCosine"
      SourceType	      "Xilinx Sine/Cosine Block"
      mode		      "Sine"
      neg_sin		      off
      neg_cos		      off
      n_bits		      "8"
      latency		      "2"
      sym_output	      on
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mem_type		      "Distributed Memory"
      pipeline		      off
      use_rpm		      on
      gen_core		      on
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Threshold"
      Ports		      [1, 1]
      Position		      [135, 552, 180, 588]
      SourceBlock	      "xbsIndex_r3/Threshold"
      SourceType	      "Xilinx Threshold Block"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Annotation {
      Name		      "Xilinx Blockset v6.3\n(c) 2004 Xilinx, Inc.\n\n"
"Math Library"
      Position		      [212, 59]
      FontSize		      12
    }
  }
}
