/*
 * Instance header file for PIC32CM5112SG00100
 *
 * Copyright (c) 2025 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2024-11-05T16:47:53Z */
#ifndef _PIC32CMSG00_TRAM_INSTANCE_
#define _PIC32CMSG00_TRAM_INSTANCE_


/* ========== Instance Parameter definitions for TRAM peripheral ========== */
#define TRAM_ADDR_MSB                            (6)        /* -- */
#define TRAM_BRIDGE_ID                           (2)        /* H2PB Bridge ID */
#define TRAM_INSTANCE_ID                         (15)       /* Instance index for TRAM */
#define TRAM_MCLK_ID_APB                         (15)       /* Index for TRAM APB clock */
#define TRAM_PAC_ID                              (15)       /* Index for TRAM registers write protection */
#define TRAM_PERIPH_ID                           (5)        /* H2PB Peripheral ID */

#endif /* _PIC32CMSG00_TRAM_INSTANCE_ */
