Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 17 22:54:39 2020
| Host         : Huang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_key_add_sub_timing_summary_routed.rpt -pb top_key_add_sub_timing_summary_routed.pb -rpx top_key_add_sub_timing_summary_routed.rpx -warn_on_violation
| Design       : top_key_add_sub
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.159        0.000                      0                   94        0.158        0.000                      0                   94        9.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.159        0.000                      0                   94        0.158        0.000                      0                   94        9.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.159ns  (required time - arrival time)
  Source:                 u2_key_debounce/cnt_time_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 1.728ns (44.556%)  route 2.150ns (55.444%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.743     5.130    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 f  u2_key_debounce/cnt_time_reg[7]/Q
                         net (fo=3, routed)           0.635     6.198    u2_key_debounce/cnt_time_reg[7]
    SLICE_X109Y100       LUT5 (Prop_lut5_I0_O)        0.105     6.303 f  u2_key_debounce/full_cnt_i_4__0/O
                         net (fo=1, routed)           0.777     7.080    u2_key_debounce/full_cnt_i_4__0_n_0
    SLICE_X109Y102       LUT6 (Prop_lut6_I1_O)        0.105     7.185 f  u2_key_debounce/full_cnt_i_2__0/O
                         net (fo=20, routed)          0.738     7.924    u2_key_debounce/cnt_time1__16
    SLICE_X108Y100       LUT2 (Prop_lut2_I1_O)        0.105     8.029 r  u2_key_debounce/cnt_time[0]_i_7__0/O
                         net (fo=1, routed)           0.000     8.029    u2_key_debounce/cnt_time[0]_i_7__0_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.452 r  u2_key_debounce/cnt_time_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    u2_key_debounce/cnt_time_reg[0]_i_2__0_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.552 r  u2_key_debounce/cnt_time_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.552    u2_key_debounce/cnt_time_reg[4]_i_1__0_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.652 r  u2_key_debounce/cnt_time_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.652    u2_key_debounce/cnt_time_reg[8]_i_1__0_n_0
    SLICE_X108Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.752 r  u2_key_debounce/cnt_time_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.752    u2_key_debounce/cnt_time_reg[12]_i_1__0_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.009 r  u2_key_debounce/cnt_time_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.009    u2_key_debounce/cnt_time_reg[16]_i_1__0_n_6
    SLICE_X108Y104       FDCE                                         r  u2_key_debounce/cnt_time_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.568    24.709    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y104       FDCE                                         r  u2_key_debounce/cnt_time_reg[17]/C
                         clock pessimism              0.393    25.102    
                         clock uncertainty           -0.035    25.067    
    SLICE_X108Y104       FDCE (Setup_fdce_C_D)        0.101    25.168    u2_key_debounce/cnt_time_reg[17]
  -------------------------------------------------------------------
                         required time                         25.168    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 16.159    

Slack (MET) :             16.238ns  (required time - arrival time)
  Source:                 u2_key_debounce/cnt_time_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.649ns (43.403%)  route 2.150ns (56.597%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.743     5.130    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 f  u2_key_debounce/cnt_time_reg[7]/Q
                         net (fo=3, routed)           0.635     6.198    u2_key_debounce/cnt_time_reg[7]
    SLICE_X109Y100       LUT5 (Prop_lut5_I0_O)        0.105     6.303 f  u2_key_debounce/full_cnt_i_4__0/O
                         net (fo=1, routed)           0.777     7.080    u2_key_debounce/full_cnt_i_4__0_n_0
    SLICE_X109Y102       LUT6 (Prop_lut6_I1_O)        0.105     7.185 f  u2_key_debounce/full_cnt_i_2__0/O
                         net (fo=20, routed)          0.738     7.924    u2_key_debounce/cnt_time1__16
    SLICE_X108Y100       LUT2 (Prop_lut2_I1_O)        0.105     8.029 r  u2_key_debounce/cnt_time[0]_i_7__0/O
                         net (fo=1, routed)           0.000     8.029    u2_key_debounce/cnt_time[0]_i_7__0_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.452 r  u2_key_debounce/cnt_time_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    u2_key_debounce/cnt_time_reg[0]_i_2__0_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.552 r  u2_key_debounce/cnt_time_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.552    u2_key_debounce/cnt_time_reg[4]_i_1__0_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.652 r  u2_key_debounce/cnt_time_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.652    u2_key_debounce/cnt_time_reg[8]_i_1__0_n_0
    SLICE_X108Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.752 r  u2_key_debounce/cnt_time_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.752    u2_key_debounce/cnt_time_reg[12]_i_1__0_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.930 r  u2_key_debounce/cnt_time_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.930    u2_key_debounce/cnt_time_reg[16]_i_1__0_n_7
    SLICE_X108Y104       FDCE                                         r  u2_key_debounce/cnt_time_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.568    24.709    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y104       FDCE                                         r  u2_key_debounce/cnt_time_reg[16]/C
                         clock pessimism              0.393    25.102    
                         clock uncertainty           -0.035    25.067    
    SLICE_X108Y104       FDCE (Setup_fdce_C_D)        0.101    25.168    u2_key_debounce/cnt_time_reg[16]
  -------------------------------------------------------------------
                         required time                         25.168    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                 16.238    

Slack (MET) :             16.254ns  (required time - arrival time)
  Source:                 u2_key_debounce/cnt_time_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.633ns (43.164%)  route 2.150ns (56.836%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.743     5.130    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 f  u2_key_debounce/cnt_time_reg[7]/Q
                         net (fo=3, routed)           0.635     6.198    u2_key_debounce/cnt_time_reg[7]
    SLICE_X109Y100       LUT5 (Prop_lut5_I0_O)        0.105     6.303 f  u2_key_debounce/full_cnt_i_4__0/O
                         net (fo=1, routed)           0.777     7.080    u2_key_debounce/full_cnt_i_4__0_n_0
    SLICE_X109Y102       LUT6 (Prop_lut6_I1_O)        0.105     7.185 f  u2_key_debounce/full_cnt_i_2__0/O
                         net (fo=20, routed)          0.738     7.924    u2_key_debounce/cnt_time1__16
    SLICE_X108Y100       LUT2 (Prop_lut2_I1_O)        0.105     8.029 r  u2_key_debounce/cnt_time[0]_i_7__0/O
                         net (fo=1, routed)           0.000     8.029    u2_key_debounce/cnt_time[0]_i_7__0_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.452 r  u2_key_debounce/cnt_time_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    u2_key_debounce/cnt_time_reg[0]_i_2__0_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.552 r  u2_key_debounce/cnt_time_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.552    u2_key_debounce/cnt_time_reg[4]_i_1__0_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.652 r  u2_key_debounce/cnt_time_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.652    u2_key_debounce/cnt_time_reg[8]_i_1__0_n_0
    SLICE_X108Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.914 r  u2_key_debounce/cnt_time_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.914    u2_key_debounce/cnt_time_reg[12]_i_1__0_n_4
    SLICE_X108Y103       FDCE                                         r  u2_key_debounce/cnt_time_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.568    24.709    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y103       FDCE                                         r  u2_key_debounce/cnt_time_reg[15]/C
                         clock pessimism              0.393    25.102    
                         clock uncertainty           -0.035    25.067    
    SLICE_X108Y103       FDCE (Setup_fdce_C_D)        0.101    25.168    u2_key_debounce/cnt_time_reg[15]
  -------------------------------------------------------------------
                         required time                         25.168    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                 16.254    

Slack (MET) :             16.259ns  (required time - arrival time)
  Source:                 u2_key_debounce/cnt_time_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 1.628ns (43.088%)  route 2.150ns (56.912%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.743     5.130    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 f  u2_key_debounce/cnt_time_reg[7]/Q
                         net (fo=3, routed)           0.635     6.198    u2_key_debounce/cnt_time_reg[7]
    SLICE_X109Y100       LUT5 (Prop_lut5_I0_O)        0.105     6.303 f  u2_key_debounce/full_cnt_i_4__0/O
                         net (fo=1, routed)           0.777     7.080    u2_key_debounce/full_cnt_i_4__0_n_0
    SLICE_X109Y102       LUT6 (Prop_lut6_I1_O)        0.105     7.185 f  u2_key_debounce/full_cnt_i_2__0/O
                         net (fo=20, routed)          0.738     7.924    u2_key_debounce/cnt_time1__16
    SLICE_X108Y100       LUT2 (Prop_lut2_I1_O)        0.105     8.029 r  u2_key_debounce/cnt_time[0]_i_7__0/O
                         net (fo=1, routed)           0.000     8.029    u2_key_debounce/cnt_time[0]_i_7__0_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.452 r  u2_key_debounce/cnt_time_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    u2_key_debounce/cnt_time_reg[0]_i_2__0_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.552 r  u2_key_debounce/cnt_time_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.552    u2_key_debounce/cnt_time_reg[4]_i_1__0_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.652 r  u2_key_debounce/cnt_time_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.652    u2_key_debounce/cnt_time_reg[8]_i_1__0_n_0
    SLICE_X108Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.909 r  u2_key_debounce/cnt_time_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.909    u2_key_debounce/cnt_time_reg[12]_i_1__0_n_6
    SLICE_X108Y103       FDCE                                         r  u2_key_debounce/cnt_time_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.568    24.709    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y103       FDCE                                         r  u2_key_debounce/cnt_time_reg[13]/C
                         clock pessimism              0.393    25.102    
                         clock uncertainty           -0.035    25.067    
    SLICE_X108Y103       FDCE (Setup_fdce_C_D)        0.101    25.168    u2_key_debounce/cnt_time_reg[13]
  -------------------------------------------------------------------
                         required time                         25.168    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                 16.259    

Slack (MET) :             16.317ns  (required time - arrival time)
  Source:                 u2_key_debounce/cnt_time_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.570ns (42.201%)  route 2.150ns (57.799%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.743     5.130    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 f  u2_key_debounce/cnt_time_reg[7]/Q
                         net (fo=3, routed)           0.635     6.198    u2_key_debounce/cnt_time_reg[7]
    SLICE_X109Y100       LUT5 (Prop_lut5_I0_O)        0.105     6.303 f  u2_key_debounce/full_cnt_i_4__0/O
                         net (fo=1, routed)           0.777     7.080    u2_key_debounce/full_cnt_i_4__0_n_0
    SLICE_X109Y102       LUT6 (Prop_lut6_I1_O)        0.105     7.185 f  u2_key_debounce/full_cnt_i_2__0/O
                         net (fo=20, routed)          0.738     7.924    u2_key_debounce/cnt_time1__16
    SLICE_X108Y100       LUT2 (Prop_lut2_I1_O)        0.105     8.029 r  u2_key_debounce/cnt_time[0]_i_7__0/O
                         net (fo=1, routed)           0.000     8.029    u2_key_debounce/cnt_time[0]_i_7__0_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.452 r  u2_key_debounce/cnt_time_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    u2_key_debounce/cnt_time_reg[0]_i_2__0_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.552 r  u2_key_debounce/cnt_time_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.552    u2_key_debounce/cnt_time_reg[4]_i_1__0_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.652 r  u2_key_debounce/cnt_time_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.652    u2_key_debounce/cnt_time_reg[8]_i_1__0_n_0
    SLICE_X108Y103       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.851 r  u2_key_debounce/cnt_time_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.851    u2_key_debounce/cnt_time_reg[12]_i_1__0_n_5
    SLICE_X108Y103       FDCE                                         r  u2_key_debounce/cnt_time_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.568    24.709    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y103       FDCE                                         r  u2_key_debounce/cnt_time_reg[14]/C
                         clock pessimism              0.393    25.102    
                         clock uncertainty           -0.035    25.067    
    SLICE_X108Y103       FDCE (Setup_fdce_C_D)        0.101    25.168    u2_key_debounce/cnt_time_reg[14]
  -------------------------------------------------------------------
                         required time                         25.168    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 16.317    

Slack (MET) :             16.338ns  (required time - arrival time)
  Source:                 u2_key_debounce/cnt_time_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.549ns (41.873%)  route 2.150ns (58.127%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.743     5.130    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 f  u2_key_debounce/cnt_time_reg[7]/Q
                         net (fo=3, routed)           0.635     6.198    u2_key_debounce/cnt_time_reg[7]
    SLICE_X109Y100       LUT5 (Prop_lut5_I0_O)        0.105     6.303 f  u2_key_debounce/full_cnt_i_4__0/O
                         net (fo=1, routed)           0.777     7.080    u2_key_debounce/full_cnt_i_4__0_n_0
    SLICE_X109Y102       LUT6 (Prop_lut6_I1_O)        0.105     7.185 f  u2_key_debounce/full_cnt_i_2__0/O
                         net (fo=20, routed)          0.738     7.924    u2_key_debounce/cnt_time1__16
    SLICE_X108Y100       LUT2 (Prop_lut2_I1_O)        0.105     8.029 r  u2_key_debounce/cnt_time[0]_i_7__0/O
                         net (fo=1, routed)           0.000     8.029    u2_key_debounce/cnt_time[0]_i_7__0_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.452 r  u2_key_debounce/cnt_time_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    u2_key_debounce/cnt_time_reg[0]_i_2__0_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.552 r  u2_key_debounce/cnt_time_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.552    u2_key_debounce/cnt_time_reg[4]_i_1__0_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.652 r  u2_key_debounce/cnt_time_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.652    u2_key_debounce/cnt_time_reg[8]_i_1__0_n_0
    SLICE_X108Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.830 r  u2_key_debounce/cnt_time_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.830    u2_key_debounce/cnt_time_reg[12]_i_1__0_n_7
    SLICE_X108Y103       FDCE                                         r  u2_key_debounce/cnt_time_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.568    24.709    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y103       FDCE                                         r  u2_key_debounce/cnt_time_reg[12]/C
                         clock pessimism              0.393    25.102    
                         clock uncertainty           -0.035    25.067    
    SLICE_X108Y103       FDCE (Setup_fdce_C_D)        0.101    25.168    u2_key_debounce/cnt_time_reg[12]
  -------------------------------------------------------------------
                         required time                         25.168    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                 16.338    

Slack (MET) :             16.354ns  (required time - arrival time)
  Source:                 u2_key_debounce/cnt_time_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.533ns (41.621%)  route 2.150ns (58.379%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.743     5.130    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 f  u2_key_debounce/cnt_time_reg[7]/Q
                         net (fo=3, routed)           0.635     6.198    u2_key_debounce/cnt_time_reg[7]
    SLICE_X109Y100       LUT5 (Prop_lut5_I0_O)        0.105     6.303 f  u2_key_debounce/full_cnt_i_4__0/O
                         net (fo=1, routed)           0.777     7.080    u2_key_debounce/full_cnt_i_4__0_n_0
    SLICE_X109Y102       LUT6 (Prop_lut6_I1_O)        0.105     7.185 f  u2_key_debounce/full_cnt_i_2__0/O
                         net (fo=20, routed)          0.738     7.924    u2_key_debounce/cnt_time1__16
    SLICE_X108Y100       LUT2 (Prop_lut2_I1_O)        0.105     8.029 r  u2_key_debounce/cnt_time[0]_i_7__0/O
                         net (fo=1, routed)           0.000     8.029    u2_key_debounce/cnt_time[0]_i_7__0_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.452 r  u2_key_debounce/cnt_time_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    u2_key_debounce/cnt_time_reg[0]_i_2__0_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.552 r  u2_key_debounce/cnt_time_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.552    u2_key_debounce/cnt_time_reg[4]_i_1__0_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.814 r  u2_key_debounce/cnt_time_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.814    u2_key_debounce/cnt_time_reg[8]_i_1__0_n_4
    SLICE_X108Y102       FDCE                                         r  u2_key_debounce/cnt_time_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.568    24.709    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y102       FDCE                                         r  u2_key_debounce/cnt_time_reg[11]/C
                         clock pessimism              0.393    25.102    
                         clock uncertainty           -0.035    25.067    
    SLICE_X108Y102       FDCE (Setup_fdce_C_D)        0.101    25.168    u2_key_debounce/cnt_time_reg[11]
  -------------------------------------------------------------------
                         required time                         25.168    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                 16.354    

Slack (MET) :             16.359ns  (required time - arrival time)
  Source:                 u2_key_debounce/cnt_time_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 1.528ns (41.541%)  route 2.150ns (58.459%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.743     5.130    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 f  u2_key_debounce/cnt_time_reg[7]/Q
                         net (fo=3, routed)           0.635     6.198    u2_key_debounce/cnt_time_reg[7]
    SLICE_X109Y100       LUT5 (Prop_lut5_I0_O)        0.105     6.303 f  u2_key_debounce/full_cnt_i_4__0/O
                         net (fo=1, routed)           0.777     7.080    u2_key_debounce/full_cnt_i_4__0_n_0
    SLICE_X109Y102       LUT6 (Prop_lut6_I1_O)        0.105     7.185 f  u2_key_debounce/full_cnt_i_2__0/O
                         net (fo=20, routed)          0.738     7.924    u2_key_debounce/cnt_time1__16
    SLICE_X108Y100       LUT2 (Prop_lut2_I1_O)        0.105     8.029 r  u2_key_debounce/cnt_time[0]_i_7__0/O
                         net (fo=1, routed)           0.000     8.029    u2_key_debounce/cnt_time[0]_i_7__0_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.452 r  u2_key_debounce/cnt_time_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    u2_key_debounce/cnt_time_reg[0]_i_2__0_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.552 r  u2_key_debounce/cnt_time_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.552    u2_key_debounce/cnt_time_reg[4]_i_1__0_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.809 r  u2_key_debounce/cnt_time_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.809    u2_key_debounce/cnt_time_reg[8]_i_1__0_n_6
    SLICE_X108Y102       FDCE                                         r  u2_key_debounce/cnt_time_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.568    24.709    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y102       FDCE                                         r  u2_key_debounce/cnt_time_reg[9]/C
                         clock pessimism              0.393    25.102    
                         clock uncertainty           -0.035    25.067    
    SLICE_X108Y102       FDCE (Setup_fdce_C_D)        0.101    25.168    u2_key_debounce/cnt_time_reg[9]
  -------------------------------------------------------------------
                         required time                         25.168    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                 16.359    

Slack (MET) :             16.414ns  (required time - arrival time)
  Source:                 u1_key_debounce/cnt_time_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1_key_debounce/cnt_time_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.728ns (47.692%)  route 1.895ns (52.308%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.746     5.133    u1_key_debounce/clk_IBUF_BUFG
    SLICE_X112Y102       FDCE                                         r  u1_key_debounce/cnt_time_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.433     5.566 f  u1_key_debounce/cnt_time_reg[9]/Q
                         net (fo=2, routed)           0.660     6.226    u1_key_debounce/cnt_time_reg[9]
    SLICE_X113Y101       LUT6 (Prop_lut6_I1_O)        0.105     6.331 f  u1_key_debounce/full_cnt_i_3/O
                         net (fo=1, routed)           0.506     6.837    u1_key_debounce/full_cnt_i_3_n_0
    SLICE_X113Y102       LUT6 (Prop_lut6_I0_O)        0.105     6.942 f  u1_key_debounce/full_cnt_i_2/O
                         net (fo=20, routed)          0.729     7.672    u1_key_debounce/cnt_time1__16
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.105     7.777 r  u1_key_debounce/cnt_time[0]_i_7/O
                         net (fo=1, routed)           0.000     7.777    u1_key_debounce/cnt_time[0]_i_7_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.200 r  u1_key_debounce/cnt_time_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.200    u1_key_debounce/cnt_time_reg[0]_i_2_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.300 r  u1_key_debounce/cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    u1_key_debounce/cnt_time_reg[4]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.400 r  u1_key_debounce/cnt_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.400    u1_key_debounce/cnt_time_reg[8]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.500 r  u1_key_debounce/cnt_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.500    u1_key_debounce/cnt_time_reg[12]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.757 r  u1_key_debounce/cnt_time_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.757    u1_key_debounce/cnt_time_reg[16]_i_1_n_6
    SLICE_X112Y104       FDCE                                         r  u1_key_debounce/cnt_time_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.570    24.711    u1_key_debounce/clk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  u1_key_debounce/cnt_time_reg[17]/C
                         clock pessimism              0.394    25.105    
                         clock uncertainty           -0.035    25.070    
    SLICE_X112Y104       FDCE (Setup_fdce_C_D)        0.101    25.171    u1_key_debounce/cnt_time_reg[17]
  -------------------------------------------------------------------
                         required time                         25.171    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                 16.414    

Slack (MET) :             16.417ns  (required time - arrival time)
  Source:                 u2_key_debounce/cnt_time_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.470ns (40.605%)  route 2.150ns (59.395%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.743     5.130    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDCE (Prop_fdce_C_Q)         0.433     5.563 f  u2_key_debounce/cnt_time_reg[7]/Q
                         net (fo=3, routed)           0.635     6.198    u2_key_debounce/cnt_time_reg[7]
    SLICE_X109Y100       LUT5 (Prop_lut5_I0_O)        0.105     6.303 f  u2_key_debounce/full_cnt_i_4__0/O
                         net (fo=1, routed)           0.777     7.080    u2_key_debounce/full_cnt_i_4__0_n_0
    SLICE_X109Y102       LUT6 (Prop_lut6_I1_O)        0.105     7.185 f  u2_key_debounce/full_cnt_i_2__0/O
                         net (fo=20, routed)          0.738     7.924    u2_key_debounce/cnt_time1__16
    SLICE_X108Y100       LUT2 (Prop_lut2_I1_O)        0.105     8.029 r  u2_key_debounce/cnt_time[0]_i_7__0/O
                         net (fo=1, routed)           0.000     8.029    u2_key_debounce/cnt_time[0]_i_7__0_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.452 r  u2_key_debounce/cnt_time_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.452    u2_key_debounce/cnt_time_reg[0]_i_2__0_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.552 r  u2_key_debounce/cnt_time_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.552    u2_key_debounce/cnt_time_reg[4]_i_1__0_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.751 r  u2_key_debounce/cnt_time_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.751    u2_key_debounce/cnt_time_reg[8]_i_1__0_n_5
    SLICE_X108Y102       FDCE                                         r  u2_key_debounce/cnt_time_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.568    24.709    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y102       FDCE                                         r  u2_key_debounce/cnt_time_reg[10]/C
                         clock pessimism              0.393    25.102    
                         clock uncertainty           -0.035    25.067    
    SLICE_X108Y102       FDCE (Setup_fdce_C_D)        0.101    25.168    u2_key_debounce/cnt_time_reg[10]
  -------------------------------------------------------------------
                         required time                         25.168    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                 16.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u2_key_debounce/key_DFF_0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.806%)  route 0.106ns (36.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.637     1.603    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X113Y98        FDPE                                         r  u2_key_debounce/key_DFF_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDPE (Prop_fdpe_C_Q)         0.141     1.744 r  u2_key_debounce/key_DFF_0_reg/Q
                         net (fo=6, routed)           0.106     1.849    u2_key_debounce/key_DFF_0
    SLICE_X112Y98        LUT6 (Prop_lut6_I1_O)        0.045     1.894 r  u2_key_debounce/current_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.894    u2_key_debounce/next_state__0[3]
    SLICE_X112Y98        FDCE                                         r  u2_key_debounce/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.909     2.123    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X112Y98        FDCE                                         r  u2_key_debounce/current_state_reg[3]/C
                         clock pessimism             -0.507     1.616    
    SLICE_X112Y98        FDCE (Hold_fdce_C_D)         0.121     1.737    u2_key_debounce/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u1_key_debounce/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1_key_debounce/full_cnt_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.206%)  route 0.095ns (33.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.718     1.684    u1_key_debounce/clk_IBUF_BUFG
    SLICE_X110Y104       FDCE                                         r  u1_key_debounce/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.141     1.825 f  u1_key_debounce/current_state_reg[2]/Q
                         net (fo=6, routed)           0.095     1.920    u1_key_debounce/current_state[2]
    SLICE_X111Y104       LUT6 (Prop_lut6_I4_O)        0.045     1.965 r  u1_key_debounce/full_cnt_i_1/O
                         net (fo=1, routed)           0.000     1.965    u1_key_debounce/full_cnt_i_1_n_0
    SLICE_X111Y104       FDCE                                         r  u1_key_debounce/full_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.994     2.208    u1_key_debounce/clk_IBUF_BUFG
    SLICE_X111Y104       FDCE                                         r  u1_key_debounce/full_cnt_reg/C
                         clock pessimism             -0.511     1.697    
    SLICE_X111Y104       FDCE (Hold_fdce_C_D)         0.092     1.789    u1_key_debounce/full_cnt_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u2_key_debounce/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.700%)  route 0.317ns (60.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.637     1.603    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X112Y98        FDCE                                         r  u2_key_debounce/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164     1.767 f  u2_key_debounce/current_state_reg[2]/Q
                         net (fo=6, routed)           0.145     1.912    u2_key_debounce/current_state[2]
    SLICE_X112Y99        LUT4 (Prop_lut4_I0_O)        0.045     1.957 r  u2_key_debounce/cnt_time[0]_i_1__0/O
                         net (fo=18, routed)          0.172     2.129    u2_key_debounce/cnt_time0
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.992     2.206    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[4]/C
                         clock pessimism             -0.253     1.953    
    SLICE_X108Y101       FDCE (Hold_fdce_C_CE)       -0.016     1.937    u2_key_debounce/cnt_time_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u2_key_debounce/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.700%)  route 0.317ns (60.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.637     1.603    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X112Y98        FDCE                                         r  u2_key_debounce/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164     1.767 f  u2_key_debounce/current_state_reg[2]/Q
                         net (fo=6, routed)           0.145     1.912    u2_key_debounce/current_state[2]
    SLICE_X112Y99        LUT4 (Prop_lut4_I0_O)        0.045     1.957 r  u2_key_debounce/cnt_time[0]_i_1__0/O
                         net (fo=18, routed)          0.172     2.129    u2_key_debounce/cnt_time0
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.992     2.206    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[5]/C
                         clock pessimism             -0.253     1.953    
    SLICE_X108Y101       FDCE (Hold_fdce_C_CE)       -0.016     1.937    u2_key_debounce/cnt_time_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u2_key_debounce/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.700%)  route 0.317ns (60.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.637     1.603    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X112Y98        FDCE                                         r  u2_key_debounce/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164     1.767 f  u2_key_debounce/current_state_reg[2]/Q
                         net (fo=6, routed)           0.145     1.912    u2_key_debounce/current_state[2]
    SLICE_X112Y99        LUT4 (Prop_lut4_I0_O)        0.045     1.957 r  u2_key_debounce/cnt_time[0]_i_1__0/O
                         net (fo=18, routed)          0.172     2.129    u2_key_debounce/cnt_time0
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.992     2.206    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[6]/C
                         clock pessimism             -0.253     1.953    
    SLICE_X108Y101       FDCE (Hold_fdce_C_CE)       -0.016     1.937    u2_key_debounce/cnt_time_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u2_key_debounce/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.700%)  route 0.317ns (60.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.637     1.603    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X112Y98        FDCE                                         r  u2_key_debounce/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164     1.767 f  u2_key_debounce/current_state_reg[2]/Q
                         net (fo=6, routed)           0.145     1.912    u2_key_debounce/current_state[2]
    SLICE_X112Y99        LUT4 (Prop_lut4_I0_O)        0.045     1.957 r  u2_key_debounce/cnt_time[0]_i_1__0/O
                         net (fo=18, routed)          0.172     2.129    u2_key_debounce/cnt_time0
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.992     2.206    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y101       FDCE                                         r  u2_key_debounce/cnt_time_reg[7]/C
                         clock pessimism             -0.253     1.953    
    SLICE_X108Y101       FDCE (Hold_fdce_C_CE)       -0.016     1.937    u2_key_debounce/cnt_time_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u2_key_debounce/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.209ns (39.031%)  route 0.326ns (60.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.637     1.603    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X112Y98        FDCE                                         r  u2_key_debounce/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164     1.767 f  u2_key_debounce/current_state_reg[2]/Q
                         net (fo=6, routed)           0.145     1.912    u2_key_debounce/current_state[2]
    SLICE_X112Y99        LUT4 (Prop_lut4_I0_O)        0.045     1.957 r  u2_key_debounce/cnt_time[0]_i_1__0/O
                         net (fo=18, routed)          0.181     2.138    u2_key_debounce/cnt_time0
    SLICE_X108Y100       FDCE                                         r  u2_key_debounce/cnt_time_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.992     2.206    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y100       FDCE                                         r  u2_key_debounce/cnt_time_reg[0]/C
                         clock pessimism             -0.253     1.953    
    SLICE_X108Y100       FDCE (Hold_fdce_C_CE)       -0.016     1.937    u2_key_debounce/cnt_time_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u2_key_debounce/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.209ns (39.031%)  route 0.326ns (60.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.637     1.603    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X112Y98        FDCE                                         r  u2_key_debounce/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164     1.767 f  u2_key_debounce/current_state_reg[2]/Q
                         net (fo=6, routed)           0.145     1.912    u2_key_debounce/current_state[2]
    SLICE_X112Y99        LUT4 (Prop_lut4_I0_O)        0.045     1.957 r  u2_key_debounce/cnt_time[0]_i_1__0/O
                         net (fo=18, routed)          0.181     2.138    u2_key_debounce/cnt_time0
    SLICE_X108Y100       FDCE                                         r  u2_key_debounce/cnt_time_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.992     2.206    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y100       FDCE                                         r  u2_key_debounce/cnt_time_reg[1]/C
                         clock pessimism             -0.253     1.953    
    SLICE_X108Y100       FDCE (Hold_fdce_C_CE)       -0.016     1.937    u2_key_debounce/cnt_time_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u2_key_debounce/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.209ns (39.031%)  route 0.326ns (60.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.637     1.603    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X112Y98        FDCE                                         r  u2_key_debounce/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164     1.767 f  u2_key_debounce/current_state_reg[2]/Q
                         net (fo=6, routed)           0.145     1.912    u2_key_debounce/current_state[2]
    SLICE_X112Y99        LUT4 (Prop_lut4_I0_O)        0.045     1.957 r  u2_key_debounce/cnt_time[0]_i_1__0/O
                         net (fo=18, routed)          0.181     2.138    u2_key_debounce/cnt_time0
    SLICE_X108Y100       FDCE                                         r  u2_key_debounce/cnt_time_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.992     2.206    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y100       FDCE                                         r  u2_key_debounce/cnt_time_reg[2]/C
                         clock pessimism             -0.253     1.953    
    SLICE_X108Y100       FDCE (Hold_fdce_C_CE)       -0.016     1.937    u2_key_debounce/cnt_time_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u2_key_debounce/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_key_debounce/cnt_time_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.209ns (39.031%)  route 0.326ns (60.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.637     1.603    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X112Y98        FDCE                                         r  u2_key_debounce/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164     1.767 f  u2_key_debounce/current_state_reg[2]/Q
                         net (fo=6, routed)           0.145     1.912    u2_key_debounce/current_state[2]
    SLICE_X112Y99        LUT4 (Prop_lut4_I0_O)        0.045     1.957 r  u2_key_debounce/cnt_time[0]_i_1__0/O
                         net (fo=18, routed)          0.181     2.138    u2_key_debounce/cnt_time0
    SLICE_X108Y100       FDCE                                         r  u2_key_debounce/cnt_time_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.992     2.206    u2_key_debounce/clk_IBUF_BUFG
    SLICE_X108Y100       FDCE                                         r  u2_key_debounce/cnt_time_reg[3]/C
                         clock pessimism             -0.253     1.953    
    SLICE_X108Y100       FDCE (Hold_fdce_C_CE)       -0.016     1.937    u2_key_debounce/cnt_time_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y103  u0_ctrl_led/o_led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y103  u0_ctrl_led/o_led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y103  u0_ctrl_led/o_led_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y103  u0_ctrl_led/o_led_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y100  u1_key_debounce/cnt_time_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y102  u1_key_debounce/cnt_time_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y102  u1_key_debounce/cnt_time_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y103  u1_key_debounce/cnt_time_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y103  u1_key_debounce/cnt_time_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y103  u0_ctrl_led/o_led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y103  u0_ctrl_led/o_led_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y103  u0_ctrl_led/o_led_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y103  u0_ctrl_led/o_led_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y103  u0_ctrl_led/o_led_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y103  u0_ctrl_led/o_led_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y103  u0_ctrl_led/o_led_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y103  u0_ctrl_led/o_led_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y100  u1_key_debounce/cnt_time_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y100  u1_key_debounce/cnt_time_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X113Y98   u1_key_debounce/key_DFF_0_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X112Y98   u2_key_debounce/current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y98   u2_key_debounce/current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y98   u2_key_debounce/current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y98   u2_key_debounce/current_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y99   u2_key_debounce/full_cnt_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X113Y98   u2_key_debounce/key_DFF_0_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X112Y98   u2_key_debounce/key_DFF_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y99   u2_key_debounce/key_state_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y103  u0_ctrl_led/o_led_reg[0]/C



