{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746960028268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746960028268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 16:10:28 2025 " "Processing started: Sun May 11 16:10:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746960028268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1746960028268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_test -c UART_test --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_test -c UART_test --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1746960028268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1746960028563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1746960028563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/Downloads/test FPGA/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746960035546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746960035546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uart_rx.v(9) " "Verilog HDL Declaration information at uart_rx.v(9): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "uart_rx.v" "" { Text "D:/Downloads/test FPGA/uart_rx.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1746960035549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/Downloads/test FPGA/uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746960035550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746960035550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invert_uart_transceiver_test.v 1 1 " "Found 1 design units, including 1 entities, in source file invert_uart_transceiver_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 invert_uart_transceiver_test " "Found entity 1: invert_uart_transceiver_test" {  } { { "invert_uart_transceiver_test.v" "" { Text "D:/Downloads/test FPGA/invert_uart_transceiver_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746960035552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746960035552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_invert_uart_transceiver_test.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_invert_uart_transceiver_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_invert_uart_transceiver_test " "Found entity 1: tb_invert_uart_transceiver_test" {  } { { "tb_invert_uart_transceiver_test.v" "" { Text "D:/Downloads/test FPGA/tb_invert_uart_transceiver_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746960035554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746960035554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_7seg " "Found entity 1: binary_to_7seg" {  } { { "binary_to_7seg.v" "" { Text "D:/Downloads/test FPGA/binary_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746960035556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746960035556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "invert_uart_transceiver_test " "Elaborating entity \"invert_uart_transceiver_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1746960035584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 invert_uart_transceiver_test.v(41) " "Verilog HDL assignment warning at invert_uart_transceiver_test.v(41): truncated value with size 32 to match size of target (16)" {  } { { "invert_uart_transceiver_test.v" "" { Text "D:/Downloads/test FPGA/invert_uart_transceiver_test.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1746960035588 "|invert_uart_transceiver_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:transmitter\"" {  } { { "invert_uart_transceiver_test.v" "transmitter" { Text "D:/Downloads/test FPGA/invert_uart_transceiver_test.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746960035591 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(31) " "Verilog HDL assignment warning at uart_tx.v(31): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "D:/Downloads/test FPGA/uart_tx.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746960035592 "|tb_invert_uart_transceiver_test|invert_uart_transceiver_test:dut|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:receiver\"" {  } { { "invert_uart_transceiver_test.v" "receiver" { Text "D:/Downloads/test FPGA/invert_uart_transceiver_test.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746960035593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(53) " "Verilog HDL assignment warning at uart_rx.v(53): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "D:/Downloads/test FPGA/uart_rx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746960035595 "|tb_invert_uart_transceiver_test|invert_uart_transceiver_test:dut|uart_rx:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_7seg binary_to_7seg:seg_decoder " "Elaborating entity \"binary_to_7seg\" for hierarchy \"binary_to_7seg:seg_decoder\"" {  } { { "invert_uart_transceiver_test.v" "seg_decoder" { Text "D:/Downloads/test FPGA/invert_uart_transceiver_test.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746960035596 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Downloads/test FPGA/output_files/UART_test.map.smsg " "Generated suppressed messages file D:/Downloads/test FPGA/output_files/UART_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1746960035767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746960035784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 16:10:35 2025 " "Processing ended: Sun May 11 16:10:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746960035784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746960035784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746960035784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1746960035784 ""}
