0.7
2020.1.1
Aug  5 2020
23:19:43
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sim_1/new/tb_UFBmod.vhd,1602426815,vhdl,,,,tb_ufbmod,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_Decoder_rx09_to_FIFO_0_0/sim/UFBmod_Decoder_rx09_to_FIFO_0_0.vhd,1602410711,vhdl,,,,ufbmod_decoder_rx09_to_fifo_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_FFT_rx09_to_Decoder_0_0/sim/UFBmod_FFT_rx09_to_Decoder_0_0.vhd,1602437716,vhdl,,,,ufbmod_fft_rx09_to_decoder_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_UFBmod_rx09_Decoder_0_0/sim/UFBmod_UFBmod_rx09_Decoder_0_0.vhd,1602410711,vhdl,,,,ufbmod_ufbmod_rx09_decoder_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_blk_mem_gen_0_0/sim/UFBmod_blk_mem_gen_0_0.v,1602410711,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_xlconstant_0_0/sim/UFBmod_xlconstant_0_0.v,,UFBmod_blk_mem_gen_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_c_accum_0_0/sim/UFBmod_c_accum_0_0.vhd,1602352853,vhdl,,,,ufbmod_c_accum_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_c_counter_binary_0_0/sim/UFBmod_c_counter_binary_0_0.vhd,1602352853,vhdl,,,,ufbmod_c_counter_binary_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_div_gen_0_0/sim/UFBmod_div_gen_0_0.vhd,1602410712,vhdl,,,,ufbmod_div_gen_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_fifo_generator_0_0/sim/UFBmod_fifo_generator_0_0.v,1602352853,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_xlconstant_0_1/sim/UFBmod_xlconstant_0_1.v,,UFBmod_fifo_generator_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_mult_gen_0_0/sim/UFBmod_mult_gen_0_0.vhd,1602427424,vhdl,,,,ufbmod_mult_gen_0_0,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_xlconstant_0_0/sim/UFBmod_xlconstant_0_0.v,1602352853,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_fifo_generator_0_0/sim/UFBmod_fifo_generator_0_0.v,,UFBmod_xlconstant_0_0,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_xlconstant_0_1/sim/UFBmod_xlconstant_0_1.v,1602430531,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_xlconstant_0_2/sim/UFBmod_xlconstant_0_2.v,,UFBmod_xlconstant_0_1,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_xlconstant_0_2/sim/UFBmod_xlconstant_0_2.v,1602410923,verilog,,C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_xlconstant_0_3/sim/UFBmod_xlconstant_0_3.v,,UFBmod_xlconstant_0_2,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/ip/UFBmod_xlconstant_0_3/sim/UFBmod_xlconstant_0_3.v,1602410923,verilog,,,,UFBmod_xlconstant_0_3,,,../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/8b3d;../../../../TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ipshared/ec67/hdl,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/UFBmod/sim/UFBmod.vhd,1602437716,vhdl,,,,decoder_rx09_to_fifo_imp_jdtzxy;fft_rx09_to_decoder_imp_1d60dd;ufbmod;ufbmod_rx09_decoders_imp_115kkrn,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/imports/hdl/UFBmod_wrapper.vhd,1602410922,vhdl,,,,ufbmod_wrapper,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/Decoder_rx09_to_FIFO_FSM.vhd,1602408644,vhdl,,,,decoder_rx09_to_fifo_fsm,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/FFT_rx09_to_Decoder_FSM.vhd,1602437656,vhdl,,,,fft_rx09_to_decoder_fsm,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/UFBmod_rx09_Decoder_FSM.vhd,1602408475,vhdl,,,,ufbmod_rx09_decoder_fsm,,,,,,,,
