

================================================================
== Vivado HLS Report for 'nfa_get_finals_1'
================================================================
* Date:           Sat Nov 08 10:20:49 2014

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        oil_plainc_hls
* Solution:       solution_virtex5_plb
* Product family: virtex5 virtex5_fpv5 
* Target device:  xc5vlx50tff1136-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.00|        3.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|     73|      5|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     73|      5|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     48|  28800|  28800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3           |   1|   0|    1|          0|
    |nfa_finals_buckets_read_reg_72  |  64|   0|   64|          0|
    |tmp_28_read_reg_67              |   5|   0|    5|          0|
    |tmp_28_read_reg_67              |   0|   5|    5|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  73|   5|   78|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |  nfa_get_finals.1  | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |  nfa_get_finals.1  | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |  nfa_get_finals.1  | return value |
|ap_done                         | out |    1| ap_ctrl_hs |  nfa_get_finals.1  | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |  nfa_get_finals.1  | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |  nfa_get_finals.1  | return value |
|ap_ce                           |  in |    1| ap_ctrl_hs |  nfa_get_finals.1  | return value |
|nfa_finals_buckets_req_din      | out |    1|   ap_bus   | nfa_finals_buckets |    pointer   |
|nfa_finals_buckets_req_full_n   |  in |    1|   ap_bus   | nfa_finals_buckets |    pointer   |
|nfa_finals_buckets_req_write    | out |    1|   ap_bus   | nfa_finals_buckets |    pointer   |
|nfa_finals_buckets_rsp_empty_n  |  in |    1|   ap_bus   | nfa_finals_buckets |    pointer   |
|nfa_finals_buckets_rsp_read     | out |    1|   ap_bus   | nfa_finals_buckets |    pointer   |
|nfa_finals_buckets_address      | out |   32|   ap_bus   | nfa_finals_buckets |    pointer   |
|nfa_finals_buckets_datain       |  in |   64|   ap_bus   | nfa_finals_buckets |    pointer   |
|nfa_finals_buckets_dataout      | out |   64|   ap_bus   | nfa_finals_buckets |    pointer   |
|nfa_finals_buckets_size         | out |   32|   ap_bus   | nfa_finals_buckets |    pointer   |
|finals_buckets_address0         | out |    4|  ap_memory |   finals_buckets   |     array    |
|finals_buckets_ce0              | out |    1|  ap_memory |   finals_buckets   |     array    |
|finals_buckets_we0              | out |    1|  ap_memory |   finals_buckets   |     array    |
|finals_buckets_d0               | out |   64|  ap_memory |   finals_buckets   |     array    |
|tmp_28                          |  in |    5|   ap_none  |       tmp_28       |    scalar    |
+--------------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 7.00ns
ST_1: tmp_28_read [1/1] 0.00ns
:0  %tmp_28_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %tmp_28)

ST_1: nfa_finals_buckets_load_req [2/2] 7.00ns
:5  %nfa_finals_buckets_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i64P(i64* %nfa_finals_buckets, i32 1)


 <State 2>: 7.00ns
ST_2: nfa_finals_buckets_load_req [1/2] 7.00ns
:5  %nfa_finals_buckets_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i64P(i64* %nfa_finals_buckets, i32 1)


 <State 3>: 7.00ns
ST_3: nfa_finals_buckets_read [1/1] 7.00ns
:6  %nfa_finals_buckets_read = call i64 @_ssdm_op_Read.ap_bus.i64P(i64* %nfa_finals_buckets)


 <State 4>: 2.39ns
ST_4: tmp_28_cast [1/1] 0.00ns
:1  %tmp_28_cast = zext i5 %tmp_28_read to i64

ST_4: stg_10 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecIFCore(i64* %nfa_finals_buckets, [1 x i8]* @p_str1129, [7 x i8]* @p_str38, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129)

ST_4: stg_11 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBus(i64* %nfa_finals_buckets, [7 x i8]* @p_str35, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129) nounwind

ST_4: finals_buckets_addr [1/1] 0.00ns
:4  %finals_buckets_addr = getelementptr [16 x i64]* %finals_buckets, i64 0, i64 %tmp_28_cast

ST_4: stg_13 [1/1] 2.39ns
:7  store i64 %nfa_finals_buckets_read, i64* %finals_buckets_addr, align 8

ST_4: stg_14 [1/1] 0.00ns
:8  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ nfa_finals_buckets]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x46d056f6a0; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ finals_buckets]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x46d05704b0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x46d0570810; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_28_read                 (read         ) [ 01111]
nfa_finals_buckets_load_req (readreq      ) [ 00000]
nfa_finals_buckets_read     (read         ) [ 01001]
tmp_28_cast                 (zext         ) [ 00000]
stg_10                      (specifcore   ) [ 00000]
stg_11                      (specbus      ) [ 00000]
finals_buckets_addr         (getelementptr) [ 00000]
stg_13                      (store        ) [ 00000]
stg_14                      (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nfa_finals_buckets">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nfa_finals_buckets"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="finals_buckets">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finals_buckets"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_28">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_28"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i64P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.i64P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1129"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="tmp_28_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="5" slack="0"/>
<pin id="32" dir="0" index="1" bw="5" slack="0"/>
<pin id="33" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_28_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_readreq_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="0" index="1" bw="64" slack="0"/>
<pin id="39" dir="0" index="2" bw="1" slack="0"/>
<pin id="40" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="nfa_finals_buckets_load_req/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="nfa_finals_buckets_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="64" slack="0"/>
<pin id="46" dir="0" index="1" bw="64" slack="0"/>
<pin id="47" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nfa_finals_buckets_read/3 "/>
</bind>
</comp>

<comp id="50" class="1004" name="finals_buckets_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="5" slack="0"/>
<pin id="54" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="finals_buckets_addr/4 "/>
</bind>
</comp>

<comp id="57" class="1004" name="stg_13_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="4" slack="0"/>
<pin id="59" dir="0" index="1" bw="64" slack="1"/>
<pin id="60" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_13/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="tmp_28_cast_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="5" slack="3"/>
<pin id="65" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/4 "/>
</bind>
</comp>

<comp id="67" class="1005" name="tmp_28_read_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="5" slack="3"/>
<pin id="69" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="tmp_28_read "/>
</bind>
</comp>

<comp id="72" class="1005" name="nfa_finals_buckets_read_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="1"/>
<pin id="74" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="nfa_finals_buckets_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="10" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="66"><net_src comp="63" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="70"><net_src comp="30" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="44" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="57" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: nfa_finals_buckets | {}
	Port: finals_buckets | {}
	Port: tmp_28 | {}
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		finals_buckets_addr : 1
		stg_13 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|
| Operation|           Functional Unit          |
|----------|------------------------------------|
|   read   |       tmp_28_read_read_fu_30       |
|          | nfa_finals_buckets_read_read_fu_44 |
|----------|------------------------------------|
|  readreq |          grp_readreq_fu_36         |
|----------|------------------------------------|
|   zext   |          tmp_28_cast_fu_63         |
|----------|------------------------------------|
|   Total  |                                    |
|----------|------------------------------------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|nfa_finals_buckets_read_reg_72|   64   |
|      tmp_28_read_reg_67      |    5   |
+------------------------------+--------+
|             Total            |   69   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   69   |
+-----------+--------+
|   Total   |   69   |
+-----------+--------+
