#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23c91a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23c9330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x23d6d10 .functor NOT 1, L_0x2402e60, C4<0>, C4<0>, C4<0>;
L_0x2402bc0 .functor XOR 1, L_0x2402a60, L_0x2402b20, C4<0>, C4<0>;
L_0x2402d50 .functor XOR 1, L_0x2402bc0, L_0x2402c80, C4<0>, C4<0>;
v0x23fe020_0 .net *"_ivl_10", 0 0, L_0x2402c80;  1 drivers
v0x23fe120_0 .net *"_ivl_12", 0 0, L_0x2402d50;  1 drivers
v0x23fe200_0 .net *"_ivl_2", 0 0, L_0x23fffd0;  1 drivers
v0x23fe2c0_0 .net *"_ivl_4", 0 0, L_0x2402a60;  1 drivers
v0x23fe3a0_0 .net *"_ivl_6", 0 0, L_0x2402b20;  1 drivers
v0x23fe4d0_0 .net *"_ivl_8", 0 0, L_0x2402bc0;  1 drivers
v0x23fe5b0_0 .net "a", 0 0, v0x23fa620_0;  1 drivers
v0x23fe650_0 .net "b", 0 0, v0x23fa6c0_0;  1 drivers
v0x23fe6f0_0 .net "c", 0 0, v0x23fa760_0;  1 drivers
v0x23fe790_0 .var "clk", 0 0;
v0x23fe830_0 .net "d", 0 0, v0x23fa8a0_0;  1 drivers
v0x23fe8d0_0 .net "q_dut", 0 0, L_0x2402900;  1 drivers
v0x23fe970_0 .net "q_ref", 0 0, L_0x23ff010;  1 drivers
v0x23fea10_0 .var/2u "stats1", 159 0;
v0x23feab0_0 .var/2u "strobe", 0 0;
v0x23feb50_0 .net "tb_match", 0 0, L_0x2402e60;  1 drivers
v0x23fec10_0 .net "tb_mismatch", 0 0, L_0x23d6d10;  1 drivers
v0x23fecd0_0 .net "wavedrom_enable", 0 0, v0x23fa990_0;  1 drivers
v0x23fed70_0 .net "wavedrom_title", 511 0, v0x23faa30_0;  1 drivers
L_0x23fffd0 .concat [ 1 0 0 0], L_0x23ff010;
L_0x2402a60 .concat [ 1 0 0 0], L_0x23ff010;
L_0x2402b20 .concat [ 1 0 0 0], L_0x2402900;
L_0x2402c80 .concat [ 1 0 0 0], L_0x23ff010;
L_0x2402e60 .cmp/eeq 1, L_0x23fffd0, L_0x2402d50;
S_0x23c94c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x23c9330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x23b4ea0 .functor NOT 1, v0x23fa620_0, C4<0>, C4<0>, C4<0>;
L_0x23c9c20 .functor XOR 1, L_0x23b4ea0, v0x23fa6c0_0, C4<0>, C4<0>;
L_0x23d6d80 .functor XOR 1, L_0x23c9c20, v0x23fa760_0, C4<0>, C4<0>;
L_0x23ff010 .functor XOR 1, L_0x23d6d80, v0x23fa8a0_0, C4<0>, C4<0>;
v0x23d6f80_0 .net *"_ivl_0", 0 0, L_0x23b4ea0;  1 drivers
v0x23d7020_0 .net *"_ivl_2", 0 0, L_0x23c9c20;  1 drivers
v0x23b4ff0_0 .net *"_ivl_4", 0 0, L_0x23d6d80;  1 drivers
v0x23b5090_0 .net "a", 0 0, v0x23fa620_0;  alias, 1 drivers
v0x23f99e0_0 .net "b", 0 0, v0x23fa6c0_0;  alias, 1 drivers
v0x23f9af0_0 .net "c", 0 0, v0x23fa760_0;  alias, 1 drivers
v0x23f9bb0_0 .net "d", 0 0, v0x23fa8a0_0;  alias, 1 drivers
v0x23f9c70_0 .net "q", 0 0, L_0x23ff010;  alias, 1 drivers
S_0x23f9dd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x23c9330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x23fa620_0 .var "a", 0 0;
v0x23fa6c0_0 .var "b", 0 0;
v0x23fa760_0 .var "c", 0 0;
v0x23fa800_0 .net "clk", 0 0, v0x23fe790_0;  1 drivers
v0x23fa8a0_0 .var "d", 0 0;
v0x23fa990_0 .var "wavedrom_enable", 0 0;
v0x23faa30_0 .var "wavedrom_title", 511 0;
E_0x23c4100/0 .event negedge, v0x23fa800_0;
E_0x23c4100/1 .event posedge, v0x23fa800_0;
E_0x23c4100 .event/or E_0x23c4100/0, E_0x23c4100/1;
E_0x23c4350 .event posedge, v0x23fa800_0;
E_0x23ad9f0 .event negedge, v0x23fa800_0;
S_0x23fa120 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x23f9dd0;
 .timescale -12 -12;
v0x23fa320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23fa420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x23f9dd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23fab90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x23c9330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x23ff140 .functor NOT 1, v0x23fa620_0, C4<0>, C4<0>, C4<0>;
L_0x23ff1b0 .functor NOT 1, v0x23fa6c0_0, C4<0>, C4<0>, C4<0>;
L_0x23ff240 .functor AND 1, L_0x23ff140, L_0x23ff1b0, C4<1>, C4<1>;
L_0x23ff300 .functor NOT 1, v0x23fa760_0, C4<0>, C4<0>, C4<0>;
L_0x23ff3a0 .functor AND 1, L_0x23ff240, L_0x23ff300, C4<1>, C4<1>;
L_0x23ff4b0 .functor AND 1, L_0x23ff3a0, v0x23fa8a0_0, C4<1>, C4<1>;
L_0x23ff5b0 .functor NOT 1, v0x23fa620_0, C4<0>, C4<0>, C4<0>;
L_0x23ff620 .functor NOT 1, v0x23fa6c0_0, C4<0>, C4<0>, C4<0>;
L_0x23ff6e0 .functor AND 1, L_0x23ff5b0, L_0x23ff620, C4<1>, C4<1>;
L_0x23ff7f0 .functor AND 1, L_0x23ff6e0, v0x23fa760_0, C4<1>, C4<1>;
L_0x23ff910 .functor NOT 1, v0x23fa8a0_0, C4<0>, C4<0>, C4<0>;
L_0x23ff980 .functor AND 1, L_0x23ff7f0, L_0x23ff910, C4<1>, C4<1>;
L_0x23ffab0 .functor OR 1, L_0x23ff4b0, L_0x23ff980, C4<0>, C4<0>;
L_0x23ffbc0 .functor NOT 1, v0x23fa620_0, C4<0>, C4<0>, C4<0>;
L_0x23ffa40 .functor AND 1, L_0x23ffbc0, v0x23fa6c0_0, C4<1>, C4<1>;
L_0x23ffd00 .functor NOT 1, v0x23fa760_0, C4<0>, C4<0>, C4<0>;
L_0x23ffe00 .functor AND 1, L_0x23ffa40, L_0x23ffd00, C4<1>, C4<1>;
L_0x23fff10 .functor AND 1, L_0x23ffe00, v0x23fa8a0_0, C4<1>, C4<1>;
L_0x2400070 .functor OR 1, L_0x23ffab0, L_0x23fff10, C4<0>, C4<0>;
L_0x2400180 .functor NOT 1, v0x23fa620_0, C4<0>, C4<0>, C4<0>;
L_0x24003b0 .functor AND 1, L_0x2400180, v0x23fa6c0_0, C4<1>, C4<1>;
L_0x2400580 .functor AND 1, L_0x24003b0, v0x23fa760_0, C4<1>, C4<1>;
L_0x2400810 .functor NOT 1, v0x23fa8a0_0, C4<0>, C4<0>, C4<0>;
L_0x2400990 .functor AND 1, L_0x2400580, L_0x2400810, C4<1>, C4<1>;
L_0x2400b70 .functor OR 1, L_0x2400070, L_0x2400990, C4<0>, C4<0>;
L_0x2400c80 .functor NOT 1, v0x23fa6c0_0, C4<0>, C4<0>, C4<0>;
L_0x2400dd0 .functor AND 1, v0x23fa620_0, L_0x2400c80, C4<1>, C4<1>;
L_0x2400e90 .functor NOT 1, v0x23fa760_0, C4<0>, C4<0>, C4<0>;
L_0x2400ff0 .functor AND 1, L_0x2400dd0, L_0x2400e90, C4<1>, C4<1>;
L_0x2401100 .functor AND 1, L_0x2400ff0, v0x23fa8a0_0, C4<1>, C4<1>;
L_0x24012c0 .functor OR 1, L_0x2400b70, L_0x2401100, C4<0>, C4<0>;
L_0x24013d0 .functor NOT 1, v0x23fa6c0_0, C4<0>, C4<0>, C4<0>;
L_0x2401550 .functor AND 1, v0x23fa620_0, L_0x24013d0, C4<1>, C4<1>;
L_0x2401610 .functor AND 1, L_0x2401550, v0x23fa760_0, C4<1>, C4<1>;
L_0x24017f0 .functor NOT 1, v0x23fa8a0_0, C4<0>, C4<0>, C4<0>;
L_0x2401860 .functor AND 1, L_0x2401610, L_0x24017f0, C4<1>, C4<1>;
L_0x2401aa0 .functor OR 1, L_0x24012c0, L_0x2401860, C4<0>, C4<0>;
L_0x2401bb0 .functor AND 1, v0x23fa620_0, v0x23fa6c0_0, C4<1>, C4<1>;
L_0x2401d60 .functor NOT 1, v0x23fa760_0, C4<0>, C4<0>, C4<0>;
L_0x2401dd0 .functor AND 1, L_0x2401bb0, L_0x2401d60, C4<1>, C4<1>;
L_0x2402030 .functor NOT 1, v0x23fa8a0_0, C4<0>, C4<0>, C4<0>;
L_0x24020a0 .functor AND 1, L_0x2401dd0, L_0x2402030, C4<1>, C4<1>;
L_0x2402310 .functor OR 1, L_0x2401aa0, L_0x24020a0, C4<0>, C4<0>;
L_0x2402420 .functor AND 1, v0x23fa620_0, v0x23fa6c0_0, C4<1>, C4<1>;
L_0x2402600 .functor AND 1, L_0x2402420, v0x23fa760_0, C4<1>, C4<1>;
L_0x24026c0 .functor AND 1, L_0x2402600, v0x23fa8a0_0, C4<1>, C4<1>;
L_0x2402900 .functor OR 1, L_0x2402310, L_0x24026c0, C4<0>, C4<0>;
v0x23fae80_0 .net *"_ivl_0", 0 0, L_0x23ff140;  1 drivers
v0x23faf60_0 .net *"_ivl_10", 0 0, L_0x23ff4b0;  1 drivers
v0x23fb040_0 .net *"_ivl_12", 0 0, L_0x23ff5b0;  1 drivers
v0x23fb130_0 .net *"_ivl_14", 0 0, L_0x23ff620;  1 drivers
v0x23fb210_0 .net *"_ivl_16", 0 0, L_0x23ff6e0;  1 drivers
v0x23fb340_0 .net *"_ivl_18", 0 0, L_0x23ff7f0;  1 drivers
v0x23fb420_0 .net *"_ivl_2", 0 0, L_0x23ff1b0;  1 drivers
v0x23fb500_0 .net *"_ivl_20", 0 0, L_0x23ff910;  1 drivers
v0x23fb5e0_0 .net *"_ivl_22", 0 0, L_0x23ff980;  1 drivers
v0x23fb6c0_0 .net *"_ivl_24", 0 0, L_0x23ffab0;  1 drivers
v0x23fb7a0_0 .net *"_ivl_26", 0 0, L_0x23ffbc0;  1 drivers
v0x23fb880_0 .net *"_ivl_28", 0 0, L_0x23ffa40;  1 drivers
v0x23fb960_0 .net *"_ivl_30", 0 0, L_0x23ffd00;  1 drivers
v0x23fba40_0 .net *"_ivl_32", 0 0, L_0x23ffe00;  1 drivers
v0x23fbb20_0 .net *"_ivl_34", 0 0, L_0x23fff10;  1 drivers
v0x23fbc00_0 .net *"_ivl_36", 0 0, L_0x2400070;  1 drivers
v0x23fbce0_0 .net *"_ivl_38", 0 0, L_0x2400180;  1 drivers
v0x23fbdc0_0 .net *"_ivl_4", 0 0, L_0x23ff240;  1 drivers
v0x23fbea0_0 .net *"_ivl_40", 0 0, L_0x24003b0;  1 drivers
v0x23fbf80_0 .net *"_ivl_42", 0 0, L_0x2400580;  1 drivers
v0x23fc060_0 .net *"_ivl_44", 0 0, L_0x2400810;  1 drivers
v0x23fc140_0 .net *"_ivl_46", 0 0, L_0x2400990;  1 drivers
v0x23fc220_0 .net *"_ivl_48", 0 0, L_0x2400b70;  1 drivers
v0x23fc300_0 .net *"_ivl_50", 0 0, L_0x2400c80;  1 drivers
v0x23fc3e0_0 .net *"_ivl_52", 0 0, L_0x2400dd0;  1 drivers
v0x23fc4c0_0 .net *"_ivl_54", 0 0, L_0x2400e90;  1 drivers
v0x23fc5a0_0 .net *"_ivl_56", 0 0, L_0x2400ff0;  1 drivers
v0x23fc680_0 .net *"_ivl_58", 0 0, L_0x2401100;  1 drivers
v0x23fc760_0 .net *"_ivl_6", 0 0, L_0x23ff300;  1 drivers
v0x23fc840_0 .net *"_ivl_60", 0 0, L_0x24012c0;  1 drivers
v0x23fc920_0 .net *"_ivl_62", 0 0, L_0x24013d0;  1 drivers
v0x23fca00_0 .net *"_ivl_64", 0 0, L_0x2401550;  1 drivers
v0x23fcae0_0 .net *"_ivl_66", 0 0, L_0x2401610;  1 drivers
v0x23fcdd0_0 .net *"_ivl_68", 0 0, L_0x24017f0;  1 drivers
v0x23fceb0_0 .net *"_ivl_70", 0 0, L_0x2401860;  1 drivers
v0x23fcf90_0 .net *"_ivl_72", 0 0, L_0x2401aa0;  1 drivers
v0x23fd070_0 .net *"_ivl_74", 0 0, L_0x2401bb0;  1 drivers
v0x23fd150_0 .net *"_ivl_76", 0 0, L_0x2401d60;  1 drivers
v0x23fd230_0 .net *"_ivl_78", 0 0, L_0x2401dd0;  1 drivers
v0x23fd310_0 .net *"_ivl_8", 0 0, L_0x23ff3a0;  1 drivers
v0x23fd3f0_0 .net *"_ivl_80", 0 0, L_0x2402030;  1 drivers
v0x23fd4d0_0 .net *"_ivl_82", 0 0, L_0x24020a0;  1 drivers
v0x23fd5b0_0 .net *"_ivl_84", 0 0, L_0x2402310;  1 drivers
v0x23fd690_0 .net *"_ivl_86", 0 0, L_0x2402420;  1 drivers
v0x23fd770_0 .net *"_ivl_88", 0 0, L_0x2402600;  1 drivers
v0x23fd850_0 .net *"_ivl_90", 0 0, L_0x24026c0;  1 drivers
v0x23fd930_0 .net "a", 0 0, v0x23fa620_0;  alias, 1 drivers
v0x23fd9d0_0 .net "b", 0 0, v0x23fa6c0_0;  alias, 1 drivers
v0x23fdac0_0 .net "c", 0 0, v0x23fa760_0;  alias, 1 drivers
v0x23fdbb0_0 .net "d", 0 0, v0x23fa8a0_0;  alias, 1 drivers
v0x23fdca0_0 .net "q", 0 0, L_0x2402900;  alias, 1 drivers
S_0x23fde00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x23c9330;
 .timescale -12 -12;
E_0x23c3ea0 .event anyedge, v0x23feab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23feab0_0;
    %nor/r;
    %assign/vec4 v0x23feab0_0, 0;
    %wait E_0x23c3ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23f9dd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23fa8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fa760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fa6c0_0, 0;
    %assign/vec4 v0x23fa620_0, 0;
    %wait E_0x23ad9f0;
    %wait E_0x23c4350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23fa8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fa760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fa6c0_0, 0;
    %assign/vec4 v0x23fa620_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23c4100;
    %load/vec4 v0x23fa620_0;
    %load/vec4 v0x23fa6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x23fa760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x23fa8a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23fa8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fa760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fa6c0_0, 0;
    %assign/vec4 v0x23fa620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23fa420;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23c4100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x23fa8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fa760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23fa6c0_0, 0;
    %assign/vec4 v0x23fa620_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x23c9330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23fe790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23feab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23c9330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23fe790_0;
    %inv;
    %store/vec4 v0x23fe790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23c9330;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23fa800_0, v0x23fec10_0, v0x23fe5b0_0, v0x23fe650_0, v0x23fe6f0_0, v0x23fe830_0, v0x23fe970_0, v0x23fe8d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23c9330;
T_7 ;
    %load/vec4 v0x23fea10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23fea10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23fea10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23fea10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23fea10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23fea10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23fea10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23c9330;
T_8 ;
    %wait E_0x23c4100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23fea10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fea10_0, 4, 32;
    %load/vec4 v0x23feb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23fea10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fea10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23fea10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fea10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23fe970_0;
    %load/vec4 v0x23fe970_0;
    %load/vec4 v0x23fe8d0_0;
    %xor;
    %load/vec4 v0x23fe970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23fea10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fea10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23fea10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fea10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit2/iter0/response8/top_module.sv";
