\doxysubsubsection{UTILS Private Constants}
\hypertarget{group__UTILS__LL__Private__Constants}{}\label{group__UTILS__LL__Private__Constants}\index{UTILS Private Constants@{UTILS Private Constants}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__UTILS__LL__Private__Constants_ga29a1b776c24b7c32f30fcd6851ddd028}{LL\+\_\+\+MAX\+\_\+\+DELAY}}~0x\+FFFFFFFFU
\item 
\#define \mbox{\hyperlink{group__UTILS__LL__Private__Constants_ga732ec8206df1d365f1c23eee46d681dd}{UID\+\_\+\+BASE\+\_\+\+ADDRESS}}~\mbox{\hyperlink{group__Peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}
\begin{DoxyCompactList}\small\item\em Unique device ID register base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UTILS__LL__Private__Constants_ga75b8f6b080a5dfaaf829edeae69bff70}{FLASHSIZE\+\_\+\+BASE\+\_\+\+ADDRESS}}~\mbox{\hyperlink{group__Peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}
\begin{DoxyCompactList}\small\item\em Flash size data register base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UTILS__LL__Private__Constants_gafb1d0907a8ece7931174554271a52a90}{PACKAGE\+\_\+\+BASE\+\_\+\+ADDRESS}}~\mbox{\hyperlink{group__Peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{PACKAGE\+\_\+\+BASE}}
\begin{DoxyCompactList}\small\item\em Package data register base address. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__UTILS__LL__Private__Constants_ga75b8f6b080a5dfaaf829edeae69bff70}\label{group__UTILS__LL__Private__Constants_ga75b8f6b080a5dfaaf829edeae69bff70} 
\index{UTILS Private Constants@{UTILS Private Constants}!FLASHSIZE\_BASE\_ADDRESS@{FLASHSIZE\_BASE\_ADDRESS}}
\index{FLASHSIZE\_BASE\_ADDRESS@{FLASHSIZE\_BASE\_ADDRESS}!UTILS Private Constants@{UTILS Private Constants}}
\doxysubsubsubsubsection{\texorpdfstring{FLASHSIZE\_BASE\_ADDRESS}{FLASHSIZE\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define FLASHSIZE\+\_\+\+BASE\+\_\+\+ADDRESS~\mbox{\hyperlink{group__Peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}}



Flash size data register base address. 



Definition at line \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source_l00070}{70}} of file \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source}{stm32wlxx\+\_\+ll\+\_\+utils.\+h}}.

\Hypertarget{group__UTILS__LL__Private__Constants_ga29a1b776c24b7c32f30fcd6851ddd028}\label{group__UTILS__LL__Private__Constants_ga29a1b776c24b7c32f30fcd6851ddd028} 
\index{UTILS Private Constants@{UTILS Private Constants}!LL\_MAX\_DELAY@{LL\_MAX\_DELAY}}
\index{LL\_MAX\_DELAY@{LL\_MAX\_DELAY}!UTILS Private Constants@{UTILS Private Constants}}
\doxysubsubsubsubsection{\texorpdfstring{LL\_MAX\_DELAY}{LL\_MAX\_DELAY}}
{\footnotesize\ttfamily \#define LL\+\_\+\+MAX\+\_\+\+DELAY~0x\+FFFFFFFFU}



Definition at line \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source_l00060}{60}} of file \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source}{stm32wlxx\+\_\+ll\+\_\+utils.\+h}}.

\Hypertarget{group__UTILS__LL__Private__Constants_gafb1d0907a8ece7931174554271a52a90}\label{group__UTILS__LL__Private__Constants_gafb1d0907a8ece7931174554271a52a90} 
\index{UTILS Private Constants@{UTILS Private Constants}!PACKAGE\_BASE\_ADDRESS@{PACKAGE\_BASE\_ADDRESS}}
\index{PACKAGE\_BASE\_ADDRESS@{PACKAGE\_BASE\_ADDRESS}!UTILS Private Constants@{UTILS Private Constants}}
\doxysubsubsubsubsection{\texorpdfstring{PACKAGE\_BASE\_ADDRESS}{PACKAGE\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define PACKAGE\+\_\+\+BASE\+\_\+\+ADDRESS~\mbox{\hyperlink{group__Peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{PACKAGE\+\_\+\+BASE}}}



Package data register base address. 



Definition at line \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source_l00075}{75}} of file \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source}{stm32wlxx\+\_\+ll\+\_\+utils.\+h}}.

\Hypertarget{group__UTILS__LL__Private__Constants_ga732ec8206df1d365f1c23eee46d681dd}\label{group__UTILS__LL__Private__Constants_ga732ec8206df1d365f1c23eee46d681dd} 
\index{UTILS Private Constants@{UTILS Private Constants}!UID\_BASE\_ADDRESS@{UID\_BASE\_ADDRESS}}
\index{UID\_BASE\_ADDRESS@{UID\_BASE\_ADDRESS}!UTILS Private Constants@{UTILS Private Constants}}
\doxysubsubsubsubsection{\texorpdfstring{UID\_BASE\_ADDRESS}{UID\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define UID\+\_\+\+BASE\+\_\+\+ADDRESS~\mbox{\hyperlink{group__Peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}}



Unique device ID register base address. 



Definition at line \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source_l00065}{65}} of file \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source}{stm32wlxx\+\_\+ll\+\_\+utils.\+h}}.

