

================================================================
== Vitis HLS Report for 'atan2_cordic_float_s'
================================================================
* Date:           Fri May 31 12:48:28 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        axi_polar_translate_v2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       62|       62|  0.620 us|  0.620 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_atan2_generic_float_s_fu_169  |atan2_generic_float_s  |       47|       47|  0.470 us|  0.470 us|    1|    1|      yes|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    305|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|    9606|  19732|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    188|    -|
|Register         |        -|    -|    5201|    544|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|   14807|  20769|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      13|     39|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+-------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------+--------------------------------+---------+----+------+-------+-----+
    |grp_atan2_generic_float_s_fu_169    |atan2_generic_float_s           |        0|   0|  9196|  18952|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U16     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|     0|      0|    0|
    |fsub_32ns_32ns_32_5_full_dsp_0_U14  |fsub_32ns_32ns_32_5_full_dsp_0  |        0|   2|   205|    390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_0_U15  |fsub_32ns_32ns_32_5_full_dsp_0  |        0|   2|   205|    390|    0|
    +------------------------------------+--------------------------------+---------+----+------+-------+-----+
    |Total                               |                                |        0|   4|  9606|  19732|    0|
    +------------------------------------+--------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |and_ln18_1_fu_354_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln18_fu_348_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln746_1_fu_434_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln746_fu_428_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln762_fu_302_p2             |       and|   0|  0|   2|           1|           1|
    |ap_condition_1148               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1153               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1158               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1170               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1175               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1189               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1194               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2548               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2566               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2570               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2643               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2648               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2652               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2657               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2660               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2663               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2678               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2690               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2692               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2695               |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op114_fcmp_state1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op123_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op124_call_state3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln746_1_fu_414_p2          |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln746_fu_408_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln757_1_fu_272_p2          |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln757_fu_248_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln766_fu_342_p2            |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln824_1_fu_308_p2          |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln824_2_fu_402_p2          |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln824_fu_296_p2            |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln828_1_fu_284_p2          |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln828_fu_260_p2            |      icmp|   0|  0|  15|          23|           1|
    |ap_condition_1184               |        or|   0|  0|   2|           1|           1|
    |or_ln746_1_fu_424_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln746_fu_420_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln757_1_fu_290_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln757_fu_266_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln766_fu_318_p2              |        or|   0|  0|   8|           8|           8|
    |select_ln809_fu_460_p3          |    select|   0|  0|  32|           1|          32|
    |xor_ln18_1_fu_278_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_fu_254_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln822_fu_450_p2             |       xor|   0|  0|  33|          32|          33|
    |xor_ln826_fu_536_p2             |       xor|   0|  0|  33|          32|          33|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 305|         257|         188|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_UnifiedRetVal_phi_fu_114_p42      |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_102   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_c_reg_88                |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter52_c_reg_88               |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter57_c_reg_88               |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter58_UnifiedRetVal_reg_102  |  53|         10|   32|        320|
    |ap_phi_reg_pp0_iter62_UnifiedRetVal_reg_102  |  48|          9|   32|        288|
    |ap_return                                    |   9|          2|   32|         64|
    |grp_atan2_generic_float_s_fu_169_x_in        |  14|          3|   32|         96|
    |grp_atan2_generic_float_s_fu_169_y_in        |  14|          3|   32|         96|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 188|         38|  320|       1216|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |a_reg_606                                    |  31|   0|   32|          1|
    |and_ln18_1_reg_602                           |   1|   0|    1|          0|
    |and_ln18_reg_598                             |   1|   0|    1|          0|
    |and_ln746_1_reg_634                          |   1|   0|    1|          0|
    |and_ln762_reg_586                            |   1|   0|    1|          0|
    |ap_ce_reg                                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_c_reg_88                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_c_reg_88                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_c_reg_88                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter48_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter48_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter49_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter49_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_c_reg_88                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter50_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter50_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter51_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter51_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter52_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter52_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter53_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter53_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter54_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter54_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter55_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter55_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter56_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter56_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter57_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter57_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter58_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter59_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_c_reg_88                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter60_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter61_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter62_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_c_reg_88                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_c_reg_88                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_c_reg_88                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_c_reg_88                |  32|   0|   32|          0|
    |ap_return_int_reg                            |  32|   0|   32|          0|
    |b_reg_613                                    |  31|   0|   32|          1|
    |c_reg_88                                     |  32|   0|   32|          0|
    |d_reg_647                                    |  32|   0|   32|          0|
    |icmp_ln746_1_reg_629                         |   1|   0|    1|          0|
    |icmp_ln746_reg_624                           |   1|   0|    1|          0|
    |icmp_ln766_reg_594                           |   1|   0|    1|          0|
    |icmp_ln824_1_reg_590                         |   1|   0|    1|          0|
    |icmp_ln824_2_reg_620                         |   1|   0|    1|          0|
    |icmp_ln824_reg_582                           |   1|   0|    1|          0|
    |icmp_ln828_1_reg_573                         |   1|   0|    1|          0|
    |icmp_ln828_reg_564                           |   1|   0|    1|          0|
    |or_ln757_1_reg_578                           |   1|   0|    1|          0|
    |or_ln757_reg_569                             |   1|   0|    1|          0|
    |p_Result_16_reg_552                          |   1|   0|    1|          0|
    |p_Result_s_reg_547                           |   1|   0|    1|          0|
    |reg_190                                      |  32|   0|   32|          0|
    |sub_i_reg_638                                |  32|   0|   32|          0|
    |tmp_3_reg_643                                |   2|   0|    2|          0|
    |x_in_int_reg                                 |  32|   0|   32|          0|
    |y_in_int_reg                                 |  32|   0|   32|          0|
    |a_reg_606                                    |  64|  32|   32|          1|
    |and_ln18_1_reg_602                           |  64|  32|    1|          0|
    |and_ln18_reg_598                             |  64|  32|    1|          0|
    |and_ln746_1_reg_634                          |  64|  32|    1|          0|
    |and_ln762_reg_586                            |  64|  32|    1|          0|
    |b_reg_613                                    |  64|  32|   32|          1|
    |c_reg_88                                     |  64|  32|   32|          0|
    |icmp_ln766_reg_594                           |  64|  32|    1|          0|
    |icmp_ln824_1_reg_590                         |  64|  32|    1|          0|
    |icmp_ln824_2_reg_620                         |  64|  32|    1|          0|
    |icmp_ln824_reg_582                           |  64|  32|    1|          0|
    |icmp_ln828_reg_564                           |  64|  32|    1|          0|
    |or_ln757_1_reg_578                           |  64|  32|    1|          0|
    |or_ln757_reg_569                             |  64|  32|    1|          0|
    |p_Result_16_reg_552                          |  64|  32|    1|          0|
    |p_Result_s_reg_547                           |  64|  32|    1|          0|
    |tmp_3_reg_643                                |  64|  32|    2|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |5201| 544| 4226|          4|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  atan2_cordic<float>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  atan2_cordic<float>|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  atan2_cordic<float>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  atan2_cordic<float>|  return value|
|y_in       |   in|   32|     ap_none|                 y_in|        scalar|
|x_in       |   in|   32|     ap_none|                 x_in|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 63


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 1
  Pipeline-0 : II = 1, D = 63, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.44>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%x_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_in" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754]   --->   Operation 64 'read' 'x_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%y_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %y_in" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754]   --->   Operation 65 'read' 'y_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 66 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 67 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 68 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i32 %data_V"   --->   Operation 69 'trunc' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %y_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 70 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 71 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 72 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i32 %data_V_2"   --->   Operation 73 'trunc' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.55ns)   --->   "%icmp_ln757 = icmp_eq  i8 %tmp_57, i8 255" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:757]   --->   Operation 74 'icmp' 'icmp_ln757' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln757)   --->   "%xor_ln18 = xor i1 %icmp_ln757, i1 1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 75 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (2.44ns)   --->   "%icmp_ln828 = icmp_eq  i23 %tmp_58, i23 0"   --->   Operation 76 'icmp' 'icmp_ln828' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln757 = or i1 %icmp_ln828, i1 %xor_ln18" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:757]   --->   Operation 77 'or' 'or_ln757' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (3.02ns)   --->   "%br_ln18 = br i1 %or_ln757, void %UnifiedReturnBlock, void %.critedge384" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 78 'br' 'br_ln18' <Predicate = true> <Delay = 3.02>
ST_1 : Operation 79 [1/1] (1.55ns)   --->   "%icmp_ln757_1 = icmp_eq  i8 %tmp, i8 255" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:757]   --->   Operation 79 'icmp' 'icmp_ln757_1' <Predicate = (or_ln757)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln757_1)   --->   "%xor_ln18_1 = xor i1 %icmp_ln757_1, i1 1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 80 'xor' 'xor_ln18_1' <Predicate = (or_ln757)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (2.44ns)   --->   "%icmp_ln828_1 = icmp_eq  i23 %tmp_56, i23 0"   --->   Operation 81 'icmp' 'icmp_ln828_1' <Predicate = (or_ln757)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln757_1 = or i1 %icmp_ln828_1, i1 %xor_ln18_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:757]   --->   Operation 82 'or' 'or_ln757_1' <Predicate = (or_ln757)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (3.02ns)   --->   "%br_ln18 = br i1 %or_ln757_1, void %UnifiedReturnBlock, void %.critedge385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 83 'br' 'br_ln18' <Predicate = (or_ln757)> <Delay = 3.02>
ST_1 : Operation 84 [1/1] (1.55ns)   --->   "%icmp_ln824 = icmp_eq  i8 %tmp_57, i8 0"   --->   Operation 84 'icmp' 'icmp_ln824' <Predicate = (or_ln757 & or_ln757_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln762 = br i1 %icmp_ln824, void %.critedge, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:762]   --->   Operation 85 'br' 'br_ln762' <Predicate = (or_ln757 & or_ln757_1)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.97ns)   --->   "%and_ln762 = and i1 %icmp_ln828, i1 %p_Result_s" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:762]   --->   Operation 86 'and' 'and_ln762' <Predicate = (or_ln757 & or_ln757_1 & icmp_ln824)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln762 = br i1 %and_ln762, void, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:762]   --->   Operation 87 'br' 'br_ln762' <Predicate = (or_ln757 & or_ln757_1 & icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln764 = br i1 %icmp_ln828, void %.critedge, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:764]   --->   Operation 88 'br' 'br_ln764' <Predicate = (or_ln757 & or_ln757_1 & icmp_ln824 & !and_ln762)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.55ns)   --->   "%icmp_ln824_1 = icmp_eq  i8 %tmp, i8 0"   --->   Operation 89 'icmp' 'icmp_ln824_1' <Predicate = (or_ln757 & or_ln757_1 & !and_ln762 & !icmp_ln828) | (or_ln757 & or_ln757_1 & !icmp_ln824)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln766)   --->   "%trunc_ln766 = trunc i32 %data_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:766]   --->   Operation 90 'trunc' 'trunc_ln766' <Predicate = (or_ln757 & or_ln757_1 & !and_ln762 & !icmp_ln828) | (or_ln757 & or_ln757_1 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln766)   --->   "%or_ln766 = or i8 %trunc_ln766, i8 %tmp" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:766]   --->   Operation 91 'or' 'or_ln766' <Predicate = (or_ln757 & or_ln757_1 & !and_ln762 & !icmp_ln828) | (or_ln757 & or_ln757_1 & !icmp_ln824)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln766)   --->   "%tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_V, i32 8, i32 22" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:766]   --->   Operation 92 'partselect' 'tmp_1' <Predicate = (or_ln757 & or_ln757_1 & !and_ln762 & !icmp_ln828) | (or_ln757 & or_ln757_1 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln766)   --->   "%tmp_2 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_1, i8 %or_ln766" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:766]   --->   Operation 93 'bitconcatenate' 'tmp_2' <Predicate = (or_ln757 & or_ln757_1 & !and_ln762 & !icmp_ln828) | (or_ln757 & or_ln757_1 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (2.44ns) (out node of the LUT)   --->   "%icmp_ln766 = icmp_eq  i23 %tmp_2, i23 0" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:766]   --->   Operation 94 'icmp' 'icmp_ln766' <Predicate = (or_ln757 & or_ln757_1 & !and_ln762 & !icmp_ln828) | (or_ln757 & or_ln757_1 & !icmp_ln824)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln766 = br i1 %icmp_ln766, void %.critedge262, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:766]   --->   Operation 95 'br' 'br_ln766' <Predicate = (or_ln757 & or_ln757_1 & !and_ln762 & !icmp_ln828) | (or_ln757 & or_ln757_1 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln771 = br i1 %icmp_ln824, void %.critedge264, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:771]   --->   Operation 96 'br' 'br_ln771' <Predicate = (or_ln757 & or_ln757_1 & !and_ln762 & !icmp_ln828 & !icmp_ln766) | (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln776 = br i1 %icmp_ln824_1, void %_Z13generic_isinfIfEiT_.exit, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:776]   --->   Operation 97 'br' 'br_ln776' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.97ns)   --->   "%and_ln18 = and i1 %icmp_ln757_1, i1 %icmp_ln828_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 98 'and' 'and_ln18' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln18_1 = and i1 %icmp_ln757, i1 %icmp_ln828" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 99 'and' 'and_ln18_1' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln794 = br i1 %and_ln18, void %.critedge266, void %_Z13generic_isinfIfEiT_.exit334" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:794]   --->   Operation 100 'br' 'br_ln794' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln808 = br i1 %and_ln18_1, void, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:808]   --->   Operation 101 'br' 'br_ln808' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_23 = trunc i32 %data_V_2"   --->   Operation 102 'trunc' 'p_Result_23' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i31 %p_Result_23"   --->   Operation 103 'zext' 'zext_ln368' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%a = bitcast i32 %zext_ln368" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351]   --->   Operation 104 'bitcast' 'a' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_24 = trunc i32 %data_V"   --->   Operation 105 'trunc' 'p_Result_24' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln368_1 = zext i31 %p_Result_24"   --->   Operation 106 'zext' 'zext_ln368_1' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%b = bitcast i32 %zext_ln368_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351]   --->   Operation 107 'bitcast' 'b' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %p_Result_24"   --->   Operation 108 'bitconcatenate' 'p_Result_25' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %p_Result_23"   --->   Operation 109 'bitconcatenate' 'p_Result_26' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (2.47ns)   --->   "%icmp_ln824_2 = icmp_eq  i32 %p_Result_25, i32 %p_Result_26"   --->   Operation 110 'icmp' 'icmp_ln824_2' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (1.70ns)   --->   "%br_ln744 = br i1 %icmp_ln824_2, void, void %atan2_cordic_Q1<float>.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:744->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 111 'br' 'br_ln744' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 1.70>
ST_1 : Operation 112 [1/1] (1.55ns)   --->   "%icmp_ln746 = icmp_ne  i8 %tmp_57, i8 255" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 112 'icmp' 'icmp_ln746' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (1.55ns)   --->   "%icmp_ln746_1 = icmp_ne  i8 %tmp, i8 255" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 113 'icmp' 'icmp_ln746_1' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp_ogt  i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 114 'fcmp' 'tmp_8' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln794 = br i1 %and_ln18_1, void, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:794]   --->   Operation 115 'br' 'br_ln794' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & and_ln18)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln772 = br i1 %p_Result_s, void %.critedge263, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:772]   --->   Operation 116 'br' 'br_ln772' <Predicate = (or_ln757 & or_ln757_1 & icmp_ln824 & !and_ln762 & !icmp_ln828 & !icmp_ln766)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.40>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln746_1)   --->   "%or_ln746 = or i1 %icmp_ln828, i1 %icmp_ln746" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 117 'or' 'or_ln746' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln746_1)   --->   "%or_ln746_1 = or i1 %icmp_ln828_1, i1 %icmp_ln746_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 118 'or' 'or_ln746_1' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln746_1)   --->   "%and_ln746 = and i1 %or_ln746, i1 %or_ln746_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 119 'and' 'and_ln746' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp_ogt  i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 120 'fcmp' 'tmp_8' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln746_1 = and i1 %and_ln746, i1 %tmp_8" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 121 'and' 'and_ln746_1' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln746 = br i1 %and_ln746_1, void, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:746->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 122 'br' 'br_ln746' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 123 [49/49] (6.07ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 123 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 124 [49/49] (6.07ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 124 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.18>
ST_4 : Operation 125 [48/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 125 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 126 [48/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 126 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.18>
ST_5 : Operation 127 [47/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 127 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 128 [47/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 128 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.18>
ST_6 : Operation 129 [46/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 129 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 130 [46/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 130 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.18>
ST_7 : Operation 131 [45/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 131 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 132 [45/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 132 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.18>
ST_8 : Operation 133 [44/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 133 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 134 [44/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 134 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.18>
ST_9 : Operation 135 [43/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 135 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 136 [43/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 136 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.18>
ST_10 : Operation 137 [42/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 137 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 138 [42/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 138 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.18>
ST_11 : Operation 139 [41/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 139 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 140 [41/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 140 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.18>
ST_12 : Operation 141 [40/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 141 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 142 [40/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 142 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.18>
ST_13 : Operation 143 [39/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 143 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 144 [39/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 144 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.18>
ST_14 : Operation 145 [38/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 145 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 146 [38/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 146 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.18>
ST_15 : Operation 147 [37/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 147 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 148 [37/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 148 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.18>
ST_16 : Operation 149 [36/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 149 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 150 [36/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 150 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.18>
ST_17 : Operation 151 [35/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 151 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 152 [35/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 152 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.18>
ST_18 : Operation 153 [34/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 153 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 154 [34/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 154 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.18>
ST_19 : Operation 155 [33/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 155 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 156 [33/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 156 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.18>
ST_20 : Operation 157 [32/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 157 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 158 [32/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 158 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.18>
ST_21 : Operation 159 [31/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 159 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 160 [31/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 160 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.18>
ST_22 : Operation 161 [30/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 161 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 162 [30/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 162 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.18>
ST_23 : Operation 163 [29/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 163 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 164 [29/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 164 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.18>
ST_24 : Operation 165 [28/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 165 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 166 [28/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 166 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.18>
ST_25 : Operation 167 [27/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 167 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 168 [27/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 168 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.18>
ST_26 : Operation 169 [26/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 169 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 170 [26/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 170 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.18>
ST_27 : Operation 171 [25/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 171 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 172 [25/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 172 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.18>
ST_28 : Operation 173 [24/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 173 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 174 [24/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 174 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.18>
ST_29 : Operation 175 [23/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 175 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 176 [23/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 176 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.18>
ST_30 : Operation 177 [22/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 177 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 178 [22/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 178 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.18>
ST_31 : Operation 179 [21/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 179 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 180 [21/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 180 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.18>
ST_32 : Operation 181 [20/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 181 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 182 [20/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 182 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.18>
ST_33 : Operation 183 [19/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 183 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 184 [19/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 184 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.18>
ST_34 : Operation 185 [18/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 185 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 186 [18/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 186 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.18>
ST_35 : Operation 187 [17/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 187 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 188 [17/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 188 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.18>
ST_36 : Operation 189 [16/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 189 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 190 [16/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 190 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.18>
ST_37 : Operation 191 [15/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 191 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 192 [15/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 192 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.18>
ST_38 : Operation 193 [14/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 193 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 194 [14/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 194 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 7.18>
ST_39 : Operation 195 [13/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 195 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 196 [13/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 196 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 7.18>
ST_40 : Operation 197 [12/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 197 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 198 [12/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 198 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 7.18>
ST_41 : Operation 199 [11/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 199 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 200 [11/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 200 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 7.18>
ST_42 : Operation 201 [10/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 201 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 202 [10/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 202 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 7.18>
ST_43 : Operation 203 [9/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 203 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 204 [9/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 204 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 7.18>
ST_44 : Operation 205 [8/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 205 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 206 [8/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 206 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 7.18>
ST_45 : Operation 207 [7/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 207 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 208 [7/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 208 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 7.18>
ST_46 : Operation 209 [6/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 209 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 210 [6/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 210 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 7.18>
ST_47 : Operation 211 [5/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 211 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 212 [5/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 212 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 7.18>
ST_48 : Operation 213 [4/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 213 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 214 [4/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 214 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 7.18>
ST_49 : Operation 215 [3/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 215 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 216 [3/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 216 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 7.18>
ST_50 : Operation 217 [2/49] (7.18ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 217 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 218 [2/49] (7.18ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 218 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 6.62>
ST_51 : Operation 219 [1/49] (6.62ns)   --->   "%tmp_i_20 = call i32 @atan2_generic<float>, i32 %a, i32 %b" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 219 'call' 'tmp_i_20' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 220 [1/49] (6.62ns)   --->   "%tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 220 'call' 'tmp_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 221 [1/1] (1.70ns)   --->   "%br_ln749 = br void %atan2_cordic_Q1<float>.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:749->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 221 'br' 'br_ln749' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & !and_ln746_1)> <Delay = 1.70>
ST_52 : Operation 222 [5/5] (7.25ns)   --->   "%sub_i = fsub i32 1.5708, i32 %tmp_i" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 222 'fsub' 'sub_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 223 [4/5] (7.25ns)   --->   "%sub_i = fsub i32 1.5708, i32 %tmp_i" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 223 'fsub' 'sub_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 224 [3/5] (7.25ns)   --->   "%sub_i = fsub i32 1.5708, i32 %tmp_i" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 224 'fsub' 'sub_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 225 [2/5] (7.25ns)   --->   "%sub_i = fsub i32 1.5708, i32 %tmp_i" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 225 'fsub' 'sub_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 226 [1/5] (7.25ns)   --->   "%sub_i = fsub i32 1.5708, i32 %tmp_i" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 226 'fsub' 'sub_i' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.70>
ST_57 : Operation 227 [1/1] (1.70ns)   --->   "%br_ln747 = br void %atan2_cordic_Q1<float>.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 227 'br' 'br_ln747' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & !icmp_ln824_2 & and_ln746_1)> <Delay = 1.70>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %p_Result_s, i1 %p_Result_16" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:779]   --->   Operation 228 'bitconcatenate' 'tmp_3' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1)> <Delay = 0.00>
ST_58 : Operation 229 [1/1] (0.00ns)   --->   "%c = phi i32 %sub_i, void, i32 %tmp_i_20, void, i32 0.785398, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:747->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816]   --->   Operation 229 'phi' 'c' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 0.00>
ST_58 : Operation 230 [5/5] (7.25ns)   --->   "%d = fsub i32 3.14159, i32 %c" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:817]   --->   Operation 230 'fsub' 'd' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 231 [1/1] (3.02ns)   --->   "%switch_ln818 = switch i2 %tmp_3, void %UnifiedReturnBlock, i2 3, void, i2 1, void, i2 2, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:818]   --->   Operation 231 'switch' 'switch_ln818' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 3.02>
ST_58 : Operation 232 [1/1] (3.02ns)   --->   "%switch_ln802 = switch i2 %tmp_3, void %UnifiedReturnBlock, i2 3, void, i2 1, void, i2 2, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:802]   --->   Operation 232 'switch' 'switch_ln802' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & and_ln18 & !and_ln18_1)> <Delay = 3.02>
ST_58 : Operation 233 [1/1] (3.02ns)   --->   "%br_ln805 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:805]   --->   Operation 233 'br' 'br_ln805' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & and_ln18 & !and_ln18_1 & tmp_3 == 2)> <Delay = 3.02>
ST_58 : Operation 234 [1/1] (3.02ns)   --->   "%br_ln804 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:804]   --->   Operation 234 'br' 'br_ln804' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & and_ln18 & !and_ln18_1 & tmp_3 == 1)> <Delay = 3.02>
ST_58 : Operation 235 [1/1] (3.02ns)   --->   "%br_ln806 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:806]   --->   Operation 235 'br' 'br_ln806' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & and_ln18 & !and_ln18_1 & tmp_3 == 3)> <Delay = 3.02>
ST_58 : Operation 236 [1/1] (3.02ns)   --->   "%switch_ln795 = switch i2 %tmp_3, void %UnifiedReturnBlock, i2 3, void, i2 1, void, i2 2, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:795]   --->   Operation 236 'switch' 'switch_ln795' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & and_ln18 & and_ln18_1)> <Delay = 3.02>
ST_58 : Operation 237 [1/1] (3.02ns)   --->   "%br_ln798 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:798]   --->   Operation 237 'br' 'br_ln798' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & and_ln18 & and_ln18_1 & tmp_3 == 2)> <Delay = 3.02>
ST_58 : Operation 238 [1/1] (3.02ns)   --->   "%br_ln797 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:797]   --->   Operation 238 'br' 'br_ln797' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & and_ln18 & and_ln18_1 & tmp_3 == 1)> <Delay = 3.02>
ST_58 : Operation 239 [1/1] (3.02ns)   --->   "%br_ln799 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:799]   --->   Operation 239 'br' 'br_ln799' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & and_ln18 & and_ln18_1 & tmp_3 == 3)> <Delay = 3.02>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 240 [4/5] (7.25ns)   --->   "%d = fsub i32 3.14159, i32 %c" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:817]   --->   Operation 240 'fsub' 'd' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 241 [3/5] (7.25ns)   --->   "%d = fsub i32 3.14159, i32 %c" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:817]   --->   Operation 241 'fsub' 'd' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 242 [2/5] (7.25ns)   --->   "%d = fsub i32 3.14159, i32 %c" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:817]   --->   Operation 242 'fsub' 'd' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 243 [1/5] (7.25ns)   --->   "%d = fsub i32 3.14159, i32 %c" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:817]   --->   Operation 243 'fsub' 'd' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 244 [1/1] (0.00ns)   --->   "%bitcast_ln822 = bitcast i32 %c" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:822]   --->   Operation 244 'bitcast' 'bitcast_ln822' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & tmp_3 == 1)> <Delay = 0.00>
ST_62 : Operation 245 [1/1] (0.99ns)   --->   "%xor_ln822 = xor i32 %bitcast_ln822, i32 2147483648" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:822]   --->   Operation 245 'xor' 'xor_ln822' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & tmp_3 == 1)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln822_1 = bitcast i32 %xor_ln822" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:822]   --->   Operation 246 'bitcast' 'bitcast_ln822_1' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & tmp_3 == 1)> <Delay = 0.00>
ST_62 : Operation 247 [1/1] (3.02ns)   --->   "%br_ln822 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:822]   --->   Operation 247 'br' 'br_ln822' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & tmp_3 == 1)> <Delay = 3.02>
ST_62 : Operation 248 [1/1] (0.69ns)   --->   "%select_ln809 = select i1 %p_Result_16, i32 -1.5708, i32 1.5708" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:809]   --->   Operation 248 'select' 'select_ln809' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & and_ln18_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 249 [1/1] (3.02ns)   --->   "%br_ln830 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:830]   --->   Operation 249 'br' 'br_ln830' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & and_ln18_1)> <Delay = 3.02>
ST_62 : Operation 250 [1/1] (0.00ns)   --->   "%p_Result_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_16, i31 1070141403"   --->   Operation 250 'bitconcatenate' 'p_Result_22' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & icmp_ln824_1)> <Delay = 0.00>
ST_62 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln351_5 = bitcast i32 %p_Result_22" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351]   --->   Operation 251 'bitcast' 'bitcast_ln351_5' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & icmp_ln824_1)> <Delay = 0.00>
ST_62 : Operation 252 [1/1] (3.02ns)   --->   "%br_ln777 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:777]   --->   Operation 252 'br' 'br_ln777' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & icmp_ln824_1)> <Delay = 3.02>
ST_62 : Operation 253 [1/1] (0.00ns)   --->   "%p_Result_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_16, i31 0"   --->   Operation 253 'bitconcatenate' 'p_Result_21' <Predicate = (or_ln757 & or_ln757_1 & icmp_ln824 & !and_ln762 & !icmp_ln828 & !icmp_ln766 & !p_Result_s)> <Delay = 0.00>
ST_62 : Operation 254 [1/1] (0.00ns)   --->   "%bitcast_ln351_4 = bitcast i32 %p_Result_21" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351]   --->   Operation 254 'bitcast' 'bitcast_ln351_4' <Predicate = (or_ln757 & or_ln757_1 & icmp_ln824 & !and_ln762 & !icmp_ln828 & !icmp_ln766 & !p_Result_s)> <Delay = 0.00>
ST_62 : Operation 255 [1/1] (3.02ns)   --->   "%br_ln775 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:775]   --->   Operation 255 'br' 'br_ln775' <Predicate = (or_ln757 & or_ln757_1 & icmp_ln824 & !and_ln762 & !icmp_ln828 & !icmp_ln766 & !p_Result_s)> <Delay = 3.02>
ST_62 : Operation 256 [1/1] (0.00ns)   --->   "%p_Result_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_16, i31 1078530011"   --->   Operation 256 'bitconcatenate' 'p_Result_20' <Predicate = (or_ln757 & or_ln757_1 & icmp_ln824 & !and_ln762 & !icmp_ln828 & !icmp_ln766 & p_Result_s)> <Delay = 0.00>
ST_62 : Operation 257 [1/1] (0.00ns)   --->   "%bitcast_ln351_3 = bitcast i32 %p_Result_20" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351]   --->   Operation 257 'bitcast' 'bitcast_ln351_3' <Predicate = (or_ln757 & or_ln757_1 & icmp_ln824 & !and_ln762 & !icmp_ln828 & !icmp_ln766 & p_Result_s)> <Delay = 0.00>
ST_62 : Operation 258 [1/1] (3.02ns)   --->   "%br_ln773 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:773]   --->   Operation 258 'br' 'br_ln773' <Predicate = (or_ln757 & or_ln757_1 & icmp_ln824 & !and_ln762 & !icmp_ln828 & !icmp_ln766 & p_Result_s)> <Delay = 3.02>
ST_62 : Operation 259 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_16, i31 1070141403"   --->   Operation 259 'bitconcatenate' 'p_Result_19' <Predicate = (or_ln757 & or_ln757_1 & !and_ln762 & !icmp_ln828 & icmp_ln766) | (or_ln757 & or_ln757_1 & !icmp_ln824 & icmp_ln766)> <Delay = 0.00>
ST_62 : Operation 260 [1/1] (0.00ns)   --->   "%bitcast_ln351_2 = bitcast i32 %p_Result_19" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351]   --->   Operation 260 'bitcast' 'bitcast_ln351_2' <Predicate = (or_ln757 & or_ln757_1 & !and_ln762 & !icmp_ln828 & icmp_ln766) | (or_ln757 & or_ln757_1 & !icmp_ln824 & icmp_ln766)> <Delay = 0.00>
ST_62 : Operation 261 [1/1] (3.02ns)   --->   "%br_ln767 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:767]   --->   Operation 261 'br' 'br_ln767' <Predicate = (or_ln757 & or_ln757_1 & !and_ln762 & !icmp_ln828 & icmp_ln766) | (or_ln757 & or_ln757_1 & !icmp_ln824 & icmp_ln766)> <Delay = 3.02>
ST_62 : Operation 262 [1/1] (0.00ns)   --->   "%p_Result_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_16, i31 0"   --->   Operation 262 'bitconcatenate' 'p_Result_18' <Predicate = (or_ln757 & or_ln757_1 & icmp_ln824 & !and_ln762 & icmp_ln828)> <Delay = 0.00>
ST_62 : Operation 263 [1/1] (0.00ns)   --->   "%bitcast_ln351_1 = bitcast i32 %p_Result_18" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351]   --->   Operation 263 'bitcast' 'bitcast_ln351_1' <Predicate = (or_ln757 & or_ln757_1 & icmp_ln824 & !and_ln762 & icmp_ln828)> <Delay = 0.00>
ST_62 : Operation 264 [1/1] (3.02ns)   --->   "%br_ln765 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:765]   --->   Operation 264 'br' 'br_ln765' <Predicate = (or_ln757 & or_ln757_1 & icmp_ln824 & !and_ln762 & icmp_ln828)> <Delay = 3.02>
ST_62 : Operation 265 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_16, i31 1078530011"   --->   Operation 265 'bitconcatenate' 'p_Result_17' <Predicate = (or_ln757 & or_ln757_1 & icmp_ln824 & and_ln762)> <Delay = 0.00>
ST_62 : Operation 266 [1/1] (0.00ns)   --->   "%bitcast_ln351 = bitcast i32 %p_Result_17" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351]   --->   Operation 266 'bitcast' 'bitcast_ln351' <Predicate = (or_ln757 & or_ln757_1 & icmp_ln824 & and_ln762)> <Delay = 0.00>
ST_62 : Operation 267 [1/1] (3.02ns)   --->   "%br_ln763 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:763]   --->   Operation 267 'br' 'br_ln763' <Predicate = (or_ln757 & or_ln757_1 & icmp_ln824 & and_ln762)> <Delay = 3.02>

State 63 <SV = 62> <Delay = 4.01>
ST_63 : Operation 268 [1/1] (3.02ns)   --->   "%br_ln824 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:824]   --->   Operation 268 'br' 'br_ln824' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & tmp_3 == 2)> <Delay = 3.02>
ST_63 : Operation 269 [1/1] (0.00ns)   --->   "%bitcast_ln826 = bitcast i32 %d" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:826]   --->   Operation 269 'bitcast' 'bitcast_ln826' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & tmp_3 == 3)> <Delay = 0.00>
ST_63 : Operation 270 [1/1] (0.99ns)   --->   "%xor_ln826 = xor i32 %bitcast_ln826, i32 2147483648" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:826]   --->   Operation 270 'xor' 'xor_ln826' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & tmp_3 == 3)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 271 [1/1] (0.00ns)   --->   "%bitcast_ln826_1 = bitcast i32 %xor_ln826" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:826]   --->   Operation 271 'bitcast' 'bitcast_ln826_1' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & tmp_3 == 3)> <Delay = 0.00>
ST_63 : Operation 272 [1/1] (3.02ns)   --->   "%br_ln826 = br void %UnifiedReturnBlock" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:826]   --->   Operation 272 'br' 'br_ln826' <Predicate = (or_ln757 & or_ln757_1 & !icmp_ln824 & !icmp_ln766 & !icmp_ln824_1 & !and_ln18 & !and_ln18_1 & tmp_3 == 3)> <Delay = 3.02>
ST_63 : Operation 273 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i32 %select_ln809, void, i32 %bitcast_ln351, void, i32 %bitcast_ln351_1, void, i32 %bitcast_ln351_2, void, i32 %bitcast_ln351_3, void, i32 %bitcast_ln351_4, void %.critedge263, i32 %bitcast_ln351_5, void, i32 -2.35619, void, i32 2.35619, void, i32 -0.785398, void, i32 -3.14159, void, i32 3.14159, void, i32 -0, void, i32 %bitcast_ln826_1, void, i32 %d, void, i32 %bitcast_ln822_1, void, i32 nan, void, i32 nan, void %.critedge384, i32 %c, void %atan2_cordic_Q1<float>.exit, i32 0.785398, void, i32 0, void"   --->   Operation 273 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 274 [1/1] (0.00ns)   --->   "%ret_ln830 = ret i32 %UnifiedRetVal" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:830]   --->   Operation 274 'ret' 'ret_ln830' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_in_read       (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
y_in_read       (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
data_V          (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_Result_s      (bitselect     ) [ 0111111111111111111111111111111111111111111111111111111111111110]
tmp             (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_56          (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
data_V_2        (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_Result_16     (bitselect     ) [ 0111111111111111111111111111111111111111111111111111111111111110]
tmp_57          (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_58          (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln757      (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
xor_ln18        (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln828      (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111110]
or_ln757        (or            ) [ 0111111111111111111111111111111111111111111111111111111111111111]
br_ln18         (br            ) [ 0111111111111111111111111111111111111111111111111111111111111111]
icmp_ln757_1    (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
xor_ln18_1      (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln828_1    (icmp          ) [ 0110000000000000000000000000000000000000000000000000000000000000]
or_ln757_1      (or            ) [ 0111111111111111111111111111111111111111111111111111111111111111]
br_ln18         (br            ) [ 0111111111111111111111111111111111111111111111111111111111111111]
icmp_ln824      (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111111]
br_ln762        (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
and_ln762       (and           ) [ 0111111111111111111111111111111111111111111111111111111111111110]
br_ln762        (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln764        (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln824_1    (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111111]
trunc_ln766     (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
or_ln766        (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_1           (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_2           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln766      (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111111]
br_ln766        (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln771        (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln776        (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
and_ln18        (and           ) [ 0111111111111111111111111111111111111111111111111111111111111111]
and_ln18_1      (and           ) [ 0111111111111111111111111111111111111111111111111111111111111111]
br_ln794        (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln808        (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_Result_23     (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln368      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
a               (bitcast       ) [ 0111111111111111111111111111111111111111111111111111000000000000]
p_Result_24     (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln368_1    (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
b               (bitcast       ) [ 0111111111111111111111111111111111111111111111111111000000000000]
p_Result_25     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_Result_26     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln824_2    (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111000000]
br_ln744        (br            ) [ 0111111111111111111111111111111111111111111111111111111111100000]
icmp_ln746      (icmp          ) [ 0110000000000000000000000000000000000000000000000000000000000000]
icmp_ln746_1    (icmp          ) [ 0110000000000000000000000000000000000000000000000000000000000000]
br_ln794        (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln772        (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
or_ln746        (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
or_ln746_1      (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
and_ln746       (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_8           (fcmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
and_ln746_1     (and           ) [ 0101111111111111111111111111111111111111111111111111111111000000]
br_ln746        (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_i_20        (call          ) [ 0100000000000000000000000000000000000000000000000000111111100000]
tmp_i           (call          ) [ 0100000000000000000000000000000000000000000000000000111110000000]
br_ln749        (br            ) [ 0100000000000000000000000000000000000000000000000000111111100000]
sub_i           (fsub          ) [ 0100000000000000000000000000000000000000000000000000100001100000]
br_ln747        (br            ) [ 0100000000000000000000000000000000000000000000000000100001100000]
tmp_3           (bitconcatenate) [ 0100000000000000000000000000000000000000000000000000000000111111]
c               (phi           ) [ 0100000000000000000000000000000000000000000000000000000000111111]
switch_ln818    (switch        ) [ 0100000000000000000000000000000000000000000000000000000000111111]
switch_ln802    (switch        ) [ 0100000000000000000000000000000000000000000000000000000000111111]
br_ln805        (br            ) [ 0100000000000000000000000000000000000000000000000000000000111111]
br_ln804        (br            ) [ 0100000000000000000000000000000000000000000000000000000000111111]
br_ln806        (br            ) [ 0100000000000000000000000000000000000000000000000000000000111111]
switch_ln795    (switch        ) [ 0100000000000000000000000000000000000000000000000000000000111111]
br_ln798        (br            ) [ 0100000000000000000000000000000000000000000000000000000000111111]
br_ln797        (br            ) [ 0100000000000000000000000000000000000000000000000000000000111111]
br_ln799        (br            ) [ 0100000000000000000000000000000000000000000000000000000000111111]
d               (fsub          ) [ 0100000000000000000000000000000000000000000000000000000000100011]
bitcast_ln822   (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
xor_ln822       (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln822_1 (bitcast       ) [ 0100000000000000000000000000000000000000000000000000000000100011]
br_ln822        (br            ) [ 0100000000000000000000000000000000000000000000000000000000100011]
select_ln809    (select        ) [ 0100000000000000000000000000000000000000000000000000000000100011]
br_ln830        (br            ) [ 0100000000000000000000000000000000000000000000000000000000100011]
p_Result_22     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln351_5 (bitcast       ) [ 0100000000000000000000000000000000000000000000000000000000100011]
br_ln777        (br            ) [ 0100000000000000000000000000000000000000000000000000000000100011]
p_Result_21     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln351_4 (bitcast       ) [ 0100000000000000000000000000000000000000000000000000000000100011]
br_ln775        (br            ) [ 0100000000000000000000000000000000000000000000000000000000100011]
p_Result_20     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln351_3 (bitcast       ) [ 0100000000000000000000000000000000000000000000000000000000100011]
br_ln773        (br            ) [ 0100000000000000000000000000000000000000000000000000000000100011]
p_Result_19     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln351_2 (bitcast       ) [ 0100000000000000000000000000000000000000000000000000000000100011]
br_ln767        (br            ) [ 0100000000000000000000000000000000000000000000000000000000100011]
p_Result_18     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln351_1 (bitcast       ) [ 0100000000000000000000000000000000000000000000000000000000100011]
br_ln765        (br            ) [ 0100000000000000000000000000000000000000000000000000000000100011]
p_Result_17     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln351   (bitcast       ) [ 0100000000000000000000000000000000000000000000000000000000100011]
br_ln763        (br            ) [ 0100000000000000000000000000000000000000000000000000000000100011]
br_ln824        (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln826   (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
xor_ln826       (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln826_1 (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln826        (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
UnifiedRetVal   (phi           ) [ 0100000000000000000000000000000000000000000000000000000000000001]
ret_ln830       (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="atan2_generic<float>"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="62"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="x_in_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_in_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="y_in_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_in_read/1 "/>
</bind>
</comp>

<comp id="88" class="1005" name="c_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="c_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="2"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="32" slack="7"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="4" bw="32" slack="57"/>
<pin id="98" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/58 "/>
</bind>
</comp>

<comp id="102" class="1005" name="UnifiedRetVal_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="5"/>
<pin id="104" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="UnifiedRetVal_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="32" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="4" bw="32" slack="1"/>
<pin id="120" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="32" slack="1"/>
<pin id="122" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="8" bw="32" slack="1"/>
<pin id="124" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="10" bw="32" slack="1"/>
<pin id="126" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="12" bw="32" slack="1"/>
<pin id="128" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="14" bw="32" slack="5"/>
<pin id="130" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="16" bw="32" slack="5"/>
<pin id="132" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="18" bw="32" slack="5"/>
<pin id="134" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="20" bw="32" slack="5"/>
<pin id="136" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="22" bw="32" slack="5"/>
<pin id="138" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="24" bw="32" slack="5"/>
<pin id="140" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="26" bw="32" slack="0"/>
<pin id="142" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="28" bw="32" slack="1"/>
<pin id="144" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="30" bw="32" slack="1"/>
<pin id="146" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="32" bw="32" slack="62"/>
<pin id="148" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="34" bw="32" slack="62"/>
<pin id="150" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="36" bw="32" slack="5"/>
<pin id="152" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="38" bw="32" slack="5"/>
<pin id="154" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="40" bw="32" slack="5"/>
<pin id="156" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="42" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/63 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_atan2_generic_float_s_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="2"/>
<pin id="172" dir="0" index="2" bw="32" slack="2"/>
<pin id="173" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_20/3 tmp_i/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub_i/52 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d/58 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_20 tmp_i "/>
</bind>
</comp>

<comp id="196" class="1004" name="data_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_Result_s_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="0" index="3" bw="6" slack="0"/>
<pin id="213" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_56_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="data_V_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_2/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_Result_16_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="57"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_57_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="0" index="3" bw="6" slack="0"/>
<pin id="239" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_57/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_58_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln757_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln757/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="xor_ln18_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln828_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="23" slack="0"/>
<pin id="262" dir="0" index="1" bw="23" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="or_ln757_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln757/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln757_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln757_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="xor_ln18_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln828_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="23" slack="0"/>
<pin id="286" dir="0" index="1" bw="23" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="or_ln757_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln757_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln824_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="and_ln762_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="61"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln762/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln824_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824_1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln766_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln766/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="or_ln766_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln766/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="15" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="0" index="3" bw="6" slack="0"/>
<pin id="329" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="23" slack="0"/>
<pin id="336" dir="0" index="1" bw="15" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="0"/>
<pin id="338" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln766_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="23" slack="0"/>
<pin id="344" dir="0" index="1" bw="23" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln766/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="and_ln18_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="and_ln18_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_1/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Result_23_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_23/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln368_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="a_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="31" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_Result_24_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_24/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln368_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="31" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_1/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="b_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="31" slack="0"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_Result_25_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="31" slack="0"/>
<pin id="390" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_25/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_Result_26_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="31" slack="0"/>
<pin id="398" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_26/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln824_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824_2/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln746_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln746/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln746_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln746_1/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="or_ln746_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="1" slack="1"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln746/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="or_ln746_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="1" slack="1"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln746_1/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="and_ln746_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln746/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="and_ln746_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln746_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="57"/>
<pin id="443" dir="0" index="2" bw="1" slack="57"/>
<pin id="444" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/58 "/>
</bind>
</comp>

<comp id="446" class="1004" name="bitcast_ln822_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="4"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln822/62 "/>
</bind>
</comp>

<comp id="450" class="1004" name="xor_ln822_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln822/62 "/>
</bind>
</comp>

<comp id="456" class="1004" name="bitcast_ln822_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln822_1/62 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln809_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="61"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="0" index="2" bw="32" slack="0"/>
<pin id="464" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln809/62 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_Result_22_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="61"/>
<pin id="470" dir="0" index="2" bw="31" slack="0"/>
<pin id="471" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_22/62 "/>
</bind>
</comp>

<comp id="474" class="1004" name="bitcast_ln351_5_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln351_5/62 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_Result_21_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="61"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_21/62 "/>
</bind>
</comp>

<comp id="485" class="1004" name="bitcast_ln351_4_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln351_4/62 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_Result_20_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="61"/>
<pin id="492" dir="0" index="2" bw="31" slack="0"/>
<pin id="493" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_20/62 "/>
</bind>
</comp>

<comp id="496" class="1004" name="bitcast_ln351_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln351_3/62 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_Result_19_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="61"/>
<pin id="503" dir="0" index="2" bw="31" slack="0"/>
<pin id="504" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/62 "/>
</bind>
</comp>

<comp id="507" class="1004" name="bitcast_ln351_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln351_2/62 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_Result_18_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="61"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/62 "/>
</bind>
</comp>

<comp id="518" class="1004" name="bitcast_ln351_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln351_1/62 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_Result_17_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="61"/>
<pin id="525" dir="0" index="2" bw="31" slack="0"/>
<pin id="526" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/62 "/>
</bind>
</comp>

<comp id="529" class="1004" name="bitcast_ln351_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln351/62 "/>
</bind>
</comp>

<comp id="533" class="1004" name="bitcast_ln826_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln826/63 "/>
</bind>
</comp>

<comp id="536" class="1004" name="xor_ln826_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln826/63 "/>
</bind>
</comp>

<comp id="542" class="1004" name="bitcast_ln826_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln826_1/63 "/>
</bind>
</comp>

<comp id="547" class="1005" name="p_Result_s_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="57"/>
<pin id="549" dir="1" index="1" bw="1" slack="57"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="552" class="1005" name="p_Result_16_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="57"/>
<pin id="554" dir="1" index="1" bw="1" slack="57"/>
</pin_list>
<bind>
<opset="p_Result_16 "/>
</bind>
</comp>

<comp id="564" class="1005" name="icmp_ln828_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln828 "/>
</bind>
</comp>

<comp id="569" class="1005" name="or_ln757_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln757 "/>
</bind>
</comp>

<comp id="573" class="1005" name="icmp_ln828_1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln828_1 "/>
</bind>
</comp>

<comp id="578" class="1005" name="or_ln757_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln757_1 "/>
</bind>
</comp>

<comp id="582" class="1005" name="icmp_ln824_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln824 "/>
</bind>
</comp>

<comp id="586" class="1005" name="and_ln762_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="61"/>
<pin id="588" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln762 "/>
</bind>
</comp>

<comp id="590" class="1005" name="icmp_ln824_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln824_1 "/>
</bind>
</comp>

<comp id="594" class="1005" name="icmp_ln766_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln766 "/>
</bind>
</comp>

<comp id="598" class="1005" name="and_ln18_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln18 "/>
</bind>
</comp>

<comp id="602" class="1005" name="and_ln18_1_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln18_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="a_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="613" class="1005" name="b_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="620" class="1005" name="icmp_ln824_2_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln824_2 "/>
</bind>
</comp>

<comp id="624" class="1005" name="icmp_ln746_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln746 "/>
</bind>
</comp>

<comp id="629" class="1005" name="icmp_ln746_1_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln746_1 "/>
</bind>
</comp>

<comp id="634" class="1005" name="and_ln746_1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln746_1 "/>
</bind>
</comp>

<comp id="638" class="1005" name="sub_i_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="2"/>
<pin id="640" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="643" class="1005" name="tmp_3_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="4"/>
<pin id="645" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="647" class="1005" name="d_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="653" class="1005" name="bitcast_ln822_1_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln822_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="select_ln809_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln809 "/>
</bind>
</comp>

<comp id="663" class="1005" name="bitcast_ln351_5_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln351_5 "/>
</bind>
</comp>

<comp id="668" class="1005" name="bitcast_ln351_4_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln351_4 "/>
</bind>
</comp>

<comp id="673" class="1005" name="bitcast_ln351_3_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln351_3 "/>
</bind>
</comp>

<comp id="678" class="1005" name="bitcast_ln351_2_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln351_2 "/>
</bind>
</comp>

<comp id="683" class="1005" name="bitcast_ln351_1_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln351_1 "/>
</bind>
</comp>

<comp id="688" class="1005" name="bitcast_ln351_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln351 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="42" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="88" pin="1"/><net_sink comp="92" pin=4"/></net>

<net id="101"><net_src comp="92" pin="6"/><net_sink comp="88" pin=0"/></net>

<net id="105"><net_src comp="62" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="64" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="66" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="70" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="72" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="74" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="158"><net_src comp="102" pin="1"/><net_sink comp="114" pin=14"/></net>

<net id="159"><net_src comp="102" pin="1"/><net_sink comp="114" pin=16"/></net>

<net id="160"><net_src comp="102" pin="1"/><net_sink comp="114" pin=18"/></net>

<net id="161"><net_src comp="102" pin="1"/><net_sink comp="114" pin=20"/></net>

<net id="162"><net_src comp="102" pin="1"/><net_sink comp="114" pin=22"/></net>

<net id="163"><net_src comp="102" pin="1"/><net_sink comp="114" pin=24"/></net>

<net id="164"><net_src comp="102" pin="1"/><net_sink comp="114" pin=32"/></net>

<net id="165"><net_src comp="102" pin="1"/><net_sink comp="114" pin=34"/></net>

<net id="166"><net_src comp="88" pin="1"/><net_sink comp="114" pin=36"/></net>

<net id="167"><net_src comp="102" pin="1"/><net_sink comp="114" pin=38"/></net>

<net id="168"><net_src comp="102" pin="1"/><net_sink comp="114" pin=40"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="92" pin="6"/><net_sink comp="180" pin=1"/></net>

<net id="193"><net_src comp="169" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="199"><net_src comp="76" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="196" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="221"><net_src comp="196" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="82" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="222" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="247"><net_src comp="222" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="234" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="244" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="254" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="208" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="218" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="20" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="278" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="234" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="260" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="200" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="208" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="22" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="196" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="208" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="24" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="196" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="324" pin="4"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="318" pin="2"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="20" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="272" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="284" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="248" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="260" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="222" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="376"><net_src comp="196" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="391"><net_src comp="32" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="34" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="373" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="399"><net_src comp="32" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="34" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="360" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="386" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="394" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="234" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="16" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="208" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="16" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="432"><net_src comp="420" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="186" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="40" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="88" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="52" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="54" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="466"><net_src comp="38" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="32" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="56" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="477"><net_src comp="467" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="32" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="58" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="488"><net_src comp="478" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="32" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="60" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="499"><net_src comp="489" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="32" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="56" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="510"><net_src comp="500" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="32" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="58" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="521"><net_src comp="511" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="32" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="60" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="532"><net_src comp="522" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="540"><net_src comp="533" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="52" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="114" pin=26"/></net>

<net id="550"><net_src comp="200" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="555"><net_src comp="226" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="559"><net_src comp="552" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="562"><net_src comp="552" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="563"><net_src comp="552" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="567"><net_src comp="260" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="572"><net_src comp="266" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="284" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="581"><net_src comp="290" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="296" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="302" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="308" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="342" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="348" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="354" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="368" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="616"><net_src comp="381" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="623"><net_src comp="402" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="408" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="632"><net_src comp="414" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="637"><net_src comp="434" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="175" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="646"><net_src comp="440" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="180" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="114" pin=28"/></net>

<net id="656"><net_src comp="456" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="114" pin=30"/></net>

<net id="661"><net_src comp="460" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="666"><net_src comp="474" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="114" pin=12"/></net>

<net id="671"><net_src comp="485" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="114" pin=10"/></net>

<net id="676"><net_src comp="496" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="114" pin=8"/></net>

<net id="681"><net_src comp="507" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="114" pin=6"/></net>

<net id="686"><net_src comp="518" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="691"><net_src comp="529" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="114" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_in | {}
	Port: x_in | {}
 - Input state : 
	Port: atan2_cordic<float> : y_in | {1 }
	Port: atan2_cordic<float> : x_in | {1 }
  - Chain level:
	State 1
		p_Result_s : 1
		tmp : 1
		tmp_56 : 1
		p_Result_16 : 1
		tmp_57 : 1
		tmp_58 : 1
		icmp_ln757 : 2
		xor_ln18 : 3
		icmp_ln828 : 2
		or_ln757 : 3
		br_ln18 : 3
		icmp_ln757_1 : 2
		xor_ln18_1 : 3
		icmp_ln828_1 : 2
		or_ln757_1 : 3
		br_ln18 : 3
		icmp_ln824 : 2
		br_ln762 : 3
		and_ln762 : 3
		br_ln762 : 3
		br_ln764 : 3
		icmp_ln824_1 : 2
		trunc_ln766 : 1
		or_ln766 : 2
		tmp_1 : 1
		tmp_2 : 2
		icmp_ln766 : 3
		br_ln766 : 4
		br_ln771 : 3
		br_ln776 : 3
		and_ln18 : 3
		and_ln18_1 : 3
		br_ln794 : 3
		br_ln808 : 3
		p_Result_23 : 1
		zext_ln368 : 2
		a : 3
		p_Result_24 : 1
		zext_ln368_1 : 2
		b : 3
		p_Result_25 : 2
		p_Result_26 : 2
		icmp_ln824_2 : 3
		br_ln744 : 4
		icmp_ln746 : 2
		icmp_ln746_1 : 2
		tmp_8 : 4
		br_ln794 : 3
		br_ln772 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		d : 1
		switch_ln818 : 1
		switch_ln802 : 1
		switch_ln795 : 1
	State 59
	State 60
	State 61
	State 62
		xor_ln822 : 1
		bitcast_ln822_1 : 1
		bitcast_ln351_5 : 1
		bitcast_ln351_4 : 1
		bitcast_ln351_3 : 1
		bitcast_ln351_2 : 1
		bitcast_ln351_1 : 1
		bitcast_ln351 : 1
	State 63
		xor_ln826 : 1
		bitcast_ln826_1 : 1
		UnifiedRetVal : 2
		ret_ln830 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   | grp_atan2_generic_float_s_fu_169 |    0    |  3.176  |   7309  |  18609  |
|----------|----------------------------------|---------|---------|---------|---------|
|   fadd   |            grp_fu_175            |    2    |    0    |   205   |   390   |
|          |            grp_fu_180            |    2    |    0    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         icmp_ln757_fu_248        |    0    |    0    |    0    |    11   |
|          |         icmp_ln828_fu_260        |    0    |    0    |    0    |    15   |
|          |        icmp_ln757_1_fu_272       |    0    |    0    |    0    |    11   |
|          |        icmp_ln828_1_fu_284       |    0    |    0    |    0    |    15   |
|   icmp   |         icmp_ln824_fu_296        |    0    |    0    |    0    |    11   |
|          |        icmp_ln824_1_fu_308       |    0    |    0    |    0    |    11   |
|          |         icmp_ln766_fu_342        |    0    |    0    |    0    |    15   |
|          |        icmp_ln824_2_fu_402       |    0    |    0    |    0    |    18   |
|          |         icmp_ln746_fu_408        |    0    |    0    |    0    |    11   |
|          |        icmp_ln746_1_fu_414       |    0    |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          xor_ln18_fu_254         |    0    |    0    |    0    |    2    |
|    xor   |         xor_ln18_1_fu_278        |    0    |    0    |    0    |    2    |
|          |         xor_ln822_fu_450         |    0    |    0    |    0    |    32   |
|          |         xor_ln826_fu_536         |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|
|  select  |        select_ln809_fu_460       |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          or_ln757_fu_266         |    0    |    0    |    0    |    2    |
|          |         or_ln757_1_fu_290        |    0    |    0    |    0    |    2    |
|    or    |          or_ln766_fu_318         |    0    |    0    |    0    |    8    |
|          |          or_ln746_fu_420         |    0    |    0    |    0    |    2    |
|          |         or_ln746_1_fu_424        |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         and_ln762_fu_302         |    0    |    0    |    0    |    2    |
|          |          and_ln18_fu_348         |    0    |    0    |    0    |    2    |
|    and   |         and_ln18_1_fu_354        |    0    |    0    |    0    |    2    |
|          |         and_ln746_fu_428         |    0    |    0    |    0    |    2    |
|          |        and_ln746_1_fu_434        |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|   read   |       x_in_read_read_fu_76       |    0    |    0    |    0    |    0    |
|          |       y_in_read_read_fu_82       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   fcmp   |            grp_fu_186            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
| bitselect|         p_Result_s_fu_200        |    0    |    0    |    0    |    0    |
|          |        p_Result_16_fu_226        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_208            |    0    |    0    |    0    |    0    |
|partselect|           tmp_57_fu_234          |    0    |    0    |    0    |    0    |
|          |           tmp_1_fu_324           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           tmp_56_fu_218          |    0    |    0    |    0    |    0    |
|          |           tmp_58_fu_244          |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln766_fu_314        |    0    |    0    |    0    |    0    |
|          |        p_Result_23_fu_360        |    0    |    0    |    0    |    0    |
|          |        p_Result_24_fu_373        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           tmp_2_fu_334           |    0    |    0    |    0    |    0    |
|          |        p_Result_25_fu_386        |    0    |    0    |    0    |    0    |
|          |        p_Result_26_fu_394        |    0    |    0    |    0    |    0    |
|          |           tmp_3_fu_440           |    0    |    0    |    0    |    0    |
|bitconcatenate|        p_Result_22_fu_467        |    0    |    0    |    0    |    0    |
|          |        p_Result_21_fu_478        |    0    |    0    |    0    |    0    |
|          |        p_Result_20_fu_489        |    0    |    0    |    0    |    0    |
|          |        p_Result_19_fu_500        |    0    |    0    |    0    |    0    |
|          |        p_Result_18_fu_511        |    0    |    0    |    0    |    0    |
|          |        p_Result_17_fu_522        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   zext   |         zext_ln368_fu_364        |    0    |    0    |    0    |    0    |
|          |        zext_ln368_1_fu_377       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    4    |  3.176  |   7719  |  19644  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| UnifiedRetVal_reg_102 |   32   |
|       a_reg_606       |   32   |
|   and_ln18_1_reg_602  |    1   |
|    and_ln18_reg_598   |    1   |
|  and_ln746_1_reg_634  |    1   |
|   and_ln762_reg_586   |    1   |
|       b_reg_613       |   32   |
|bitcast_ln351_1_reg_683|   32   |
|bitcast_ln351_2_reg_678|   32   |
|bitcast_ln351_3_reg_673|   32   |
|bitcast_ln351_4_reg_668|   32   |
|bitcast_ln351_5_reg_663|   32   |
| bitcast_ln351_reg_688 |   32   |
|bitcast_ln822_1_reg_653|   32   |
|        c_reg_88       |   32   |
|       d_reg_647       |   32   |
|  icmp_ln746_1_reg_629 |    1   |
|   icmp_ln746_reg_624  |    1   |
|   icmp_ln766_reg_594  |    1   |
|  icmp_ln824_1_reg_590 |    1   |
|  icmp_ln824_2_reg_620 |    1   |
|   icmp_ln824_reg_582  |    1   |
|  icmp_ln828_1_reg_573 |    1   |
|   icmp_ln828_reg_564  |    1   |
|   or_ln757_1_reg_578  |    1   |
|    or_ln757_reg_569   |    1   |
|  p_Result_16_reg_552  |    1   |
|   p_Result_s_reg_547  |    1   |
|        reg_190        |   32   |
|  select_ln809_reg_658 |   32   |
|     sub_i_reg_638     |   32   |
|     tmp_3_reg_643     |    2   |
+-----------------------+--------+
|         Total         |   498  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|             c_reg_88             |  p0  |   2  |  32  |   64   ||    9    |
|       UnifiedRetVal_reg_102      |  p0  |   9  |  32  |   288  ||    14   |
| grp_atan2_generic_float_s_fu_169 |  p1  |   2  |  32  |   64   ||    9    |
| grp_atan2_generic_float_s_fu_169 |  p2  |   2  |  32  |   64   ||    9    |
|            grp_fu_186            |  p0  |   2  |  32  |   64   ||    9    |
|            grp_fu_186            |  p1  |   2  |  32  |   64   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   608  || 10.3631 ||    59   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    3   |  7719  |  19644 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   59   |
|  Register |    -   |    -   |   498  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   13   |  8217  |  19703 |
+-----------+--------+--------+--------+--------+
