--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16908 paths analyzed, 2910 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.460ns.
--------------------------------------------------------------------------------
Slack:                  12.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/time1_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.628 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/time1_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.AQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X5Y23.C1       net (fanout=13)       2.247   state_q_FSM_FFd1
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.C4      net (fanout=16)       2.007   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.CLK     Tas                   0.373   f2_tdc_control/time1_q[7]
                                                       f2_tdc_control/time1_q_6_dpot
                                                       f2_tdc_control/time1_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (1.580ns logic, 5.743ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  12.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/time1_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.293ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.628 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/time1_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.AQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X5Y23.C1       net (fanout=13)       2.247   state_q_FSM_FFd1
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.D4      net (fanout=16)       1.977   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.CLK     Tas                   0.373   f2_tdc_control/time1_q[7]
                                                       f2_tdc_control/time1_q_7_dpot
                                                       f2_tdc_control/time1_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.293ns (1.580ns logic, 5.713ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  12.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/time1_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.628 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/time1_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.AQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X5Y23.C1       net (fanout=13)       2.247   state_q_FSM_FFd1
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.A5      net (fanout=16)       1.917   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.CLK     Tas                   0.373   f2_tdc_control/time1_q[7]
                                                       f2_tdc_control/time1_q_4_dpot
                                                       f2_tdc_control/time1_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.233ns (1.580ns logic, 5.653ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  12.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/time1_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.146ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.628 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/time1_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.AQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X5Y23.C1       net (fanout=13)       2.247   state_q_FSM_FFd1
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.B6      net (fanout=16)       1.830   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.CLK     Tas                   0.373   f2_tdc_control/time1_q[7]
                                                       f2_tdc_control/time1_q_5_dpot
                                                       f2_tdc_control/time1_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.146ns (1.580ns logic, 5.566ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          f2_tdc_control/state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.082ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.633 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd3 to f2_tdc_control/state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.CQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd3
    SLICE_X6Y22.B2       net (fanout=15)       2.075   state_q_FSM_FFd3
    SLICE_X6Y22.B        Tilo                  0.235   f2_tdc_SPI_busy
                                                       f2_tdc_spi_master/busy1
    SLICE_X5Y26.D1       net (fanout=14)       1.017   f2_tdc_SPI_busy
    SLICE_X5Y26.D        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4-In3
                                                       f2_tdc_control/state_q_FSM_FFd4-In2
    SLICE_X5Y26.C5       net (fanout=1)        0.406   f2_tdc_control/state_q_FSM_FFd4-In3
    SLICE_X5Y26.C        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4-In3
                                                       f2_tdc_control/state_q_FSM_FFd4-In3
    SLICE_X3Y24.A4       net (fanout=1)        0.917   f2_tdc_control/state_q_FSM_FFd4-In4
    SLICE_X3Y24.A        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4_1
                                                       f2_tdc_control/state_q_FSM_FFd4-In8
    SLICE_X2Y23.DX       net (fanout=1)        1.111   f2_tdc_control/state_q_FSM_FFd4-In
    SLICE_X2Y23.CLK      Tdick                 0.114   f2_tdc_control/state_q_FSM_FFd4
                                                       f2_tdc_control/state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.082ns (1.556ns logic, 5.526ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  12.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.053ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.633 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.AQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X6Y22.B4       net (fanout=13)       2.046   state_q_FSM_FFd1
    SLICE_X6Y22.B        Tilo                  0.235   f2_tdc_SPI_busy
                                                       f2_tdc_spi_master/busy1
    SLICE_X5Y26.D1       net (fanout=14)       1.017   f2_tdc_SPI_busy
    SLICE_X5Y26.D        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4-In3
                                                       f2_tdc_control/state_q_FSM_FFd4-In2
    SLICE_X5Y26.C5       net (fanout=1)        0.406   f2_tdc_control/state_q_FSM_FFd4-In3
    SLICE_X5Y26.C        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4-In3
                                                       f2_tdc_control/state_q_FSM_FFd4-In3
    SLICE_X3Y24.A4       net (fanout=1)        0.917   f2_tdc_control/state_q_FSM_FFd4-In4
    SLICE_X3Y24.A        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4_1
                                                       f2_tdc_control/state_q_FSM_FFd4-In8
    SLICE_X2Y23.DX       net (fanout=1)        1.111   f2_tdc_control/state_q_FSM_FFd4-In
    SLICE_X2Y23.CLK      Tdick                 0.114   f2_tdc_control/state_q_FSM_FFd4
                                                       f2_tdc_control/state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.053ns (1.556ns logic, 5.497ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/start_q (FF)
  Destination:          f2_tdc_control/state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.130ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.328 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/start_q to f2_tdc_control/state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.BMUX     Tshcko                0.518   f2_tdc_control/N320
                                                       f2_tdc_control/start_q
    SLICE_X1Y13.D5       net (fanout=17)       1.369   f2_tdc_SPI_start
    SLICE_X1Y13.D        Tilo                  0.259   state_q_FSM_FFd3
                                                       f2_tdc_control/state_q_FSM_FFd4-In6
    SLICE_X4Y25.B1       net (fanout=1)        2.072   f2_tdc_control/state_q_FSM_FFd4-In7
    SLICE_X4Y25.B        Tilo                  0.254   f2_tdc_control/N211
                                                       f2_tdc_control/state_q_FSM_FFd4-In7
    SLICE_X3Y24.A2       net (fanout=1)        1.174   f2_tdc_control/state_q_FSM_FFd4-In8
    SLICE_X3Y24.A        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4_1
                                                       f2_tdc_control/state_q_FSM_FFd4-In8
    SLICE_X2Y23.DX       net (fanout=1)        1.111   f2_tdc_control/state_q_FSM_FFd4-In
    SLICE_X2Y23.CLK      Tdick                 0.114   f2_tdc_control/state_q_FSM_FFd4
                                                       f2_tdc_control/state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.130ns (1.404ns logic, 5.726ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  12.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/time1_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.986ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.600 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/time1_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.AQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X5Y23.C1       net (fanout=13)       2.247   state_q_FSM_FFd1
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X14Y17.C3      net (fanout=16)       1.694   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X14Y17.CLK     Tas                   0.349   f2_tdc_control/time1_q[14]
                                                       f2_tdc_control/time1_q_14_dpot
                                                       f2_tdc_control/time1_q_14
    -------------------------------------------------  ---------------------------
    Total                                      6.986ns (1.556ns logic, 5.430ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/time1_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.974ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.600 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/time1_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.AQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X5Y23.C1       net (fanout=13)       2.247   state_q_FSM_FFd1
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X13Y16.D3      net (fanout=16)       1.658   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X13Y16.CLK     Tas                   0.373   f2_tdc_control/time1_q[11]
                                                       f2_tdc_control/time1_q_11_dpot
                                                       f2_tdc_control/time1_q_11
    -------------------------------------------------  ---------------------------
    Total                                      6.974ns (1.580ns logic, 5.394ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  12.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/time1_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.941ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.600 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/time1_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.AQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X5Y23.C1       net (fanout=13)       2.247   state_q_FSM_FFd1
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X13Y16.C3      net (fanout=16)       1.625   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X13Y16.CLK     Tas                   0.373   f2_tdc_control/time1_q[11]
                                                       f2_tdc_control/time1_q_10_dpot
                                                       f2_tdc_control/time1_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.941ns (1.580ns logic, 5.361ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  13.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          f2_tdc_control/state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.851ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.633 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd3 to f2_tdc_control/state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.CQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd3
    SLICE_X6Y22.B2       net (fanout=15)       2.075   state_q_FSM_FFd3
    SLICE_X6Y22.B        Tilo                  0.235   f2_tdc_SPI_busy
                                                       f2_tdc_spi_master/busy1
    SLICE_X3Y24.C2       net (fanout=14)       1.514   f2_tdc_SPI_busy
    SLICE_X3Y24.C        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4_1
                                                       f2_tdc_control/state_q_FSM_FFd4-In11
    SLICE_X3Y24.B4       net (fanout=3)        0.365   f2_tdc_control/state_q_FSM_FFd4-In1
    SLICE_X3Y24.B        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4_1
                                                       f2_tdc_control/state_q_FSM_FFd4-In5
    SLICE_X3Y24.A5       net (fanout=1)        0.230   f2_tdc_control/state_q_FSM_FFd4-In6
    SLICE_X3Y24.A        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4_1
                                                       f2_tdc_control/state_q_FSM_FFd4-In8
    SLICE_X2Y23.DX       net (fanout=1)        1.111   f2_tdc_control/state_q_FSM_FFd4-In
    SLICE_X2Y23.CLK      Tdick                 0.114   f2_tdc_control/state_q_FSM_FFd4
                                                       f2_tdc_control/state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.851ns (1.556ns logic, 5.295ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  13.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.425ns (Levels of Logic = 3)
  Clock Path Skew:      0.500ns (1.179 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.BQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X5Y12.A5       net (fanout=15)       1.930   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X5Y12.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[43]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_114
    SLICE_X12Y6.B1       net (fanout=1)        1.707   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_114
    SLICE_X12Y6.B        Tilo                  0.254   fifo_manager/serial_tx_TDC/_n0158_inv
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X12Y6.A5       net (fanout=1)        0.247   fifo_manager/serial_tx_TDC/N5
    SLICE_X12Y6.A        Tilo                  0.254   fifo_manager/serial_tx_TDC/_n0158_inv
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.071   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.425ns (2.470ns logic, 4.955ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  13.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.822ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.633 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.AQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X6Y22.B4       net (fanout=13)       2.046   state_q_FSM_FFd1
    SLICE_X6Y22.B        Tilo                  0.235   f2_tdc_SPI_busy
                                                       f2_tdc_spi_master/busy1
    SLICE_X3Y24.C2       net (fanout=14)       1.514   f2_tdc_SPI_busy
    SLICE_X3Y24.C        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4_1
                                                       f2_tdc_control/state_q_FSM_FFd4-In11
    SLICE_X3Y24.B4       net (fanout=3)        0.365   f2_tdc_control/state_q_FSM_FFd4-In1
    SLICE_X3Y24.B        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4_1
                                                       f2_tdc_control/state_q_FSM_FFd4-In5
    SLICE_X3Y24.A5       net (fanout=1)        0.230   f2_tdc_control/state_q_FSM_FFd4-In6
    SLICE_X3Y24.A        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4_1
                                                       f2_tdc_control/state_q_FSM_FFd4-In8
    SLICE_X2Y23.DX       net (fanout=1)        1.111   f2_tdc_control/state_q_FSM_FFd4-In
    SLICE_X2Y23.CLK      Tdick                 0.114   f2_tdc_control/state_q_FSM_FFd4
                                                       f2_tdc_control/state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.822ns (1.556ns logic, 5.266ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  13.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/time1_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.741ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.600 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/time1_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.AQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X5Y23.C1       net (fanout=13)       2.247   state_q_FSM_FFd1
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X14Y17.B6      net (fanout=16)       1.449   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X14Y17.CLK     Tas                   0.349   f2_tdc_control/time1_q[14]
                                                       f2_tdc_control/time1_q_13_dpot
                                                       f2_tdc_control/time1_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.741ns (1.556ns logic, 5.185ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  13.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/time1_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.741ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.600 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/time1_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.AQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X5Y23.C1       net (fanout=13)       2.247   state_q_FSM_FFd1
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X14Y17.A6      net (fanout=16)       1.449   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X14Y17.CLK     Tas                   0.349   f2_tdc_control/time1_q[14]
                                                       f2_tdc_control/time1_q_12_dpot
                                                       f2_tdc_control/time1_q_12
    -------------------------------------------------  ---------------------------
    Total                                      6.741ns (1.556ns logic, 5.185ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  13.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/time1_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.726ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.600 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/time1_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.AQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X5Y23.C1       net (fanout=13)       2.247   state_q_FSM_FFd1
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X13Y16.B6      net (fanout=16)       1.410   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X13Y16.CLK     Tas                   0.373   f2_tdc_control/time1_q[11]
                                                       f2_tdc_control/time1_q_9_dpot
                                                       f2_tdc_control/time1_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.726ns (1.580ns logic, 5.146ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  13.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/time1_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.726ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.600 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/time1_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.AQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X5Y23.C1       net (fanout=13)       2.247   state_q_FSM_FFd1
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X13Y16.A6      net (fanout=16)       1.410   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X13Y16.CLK     Tas                   0.373   f2_tdc_control/time1_q[11]
                                                       f2_tdc_control/time1_q_8_dpot
                                                       f2_tdc_control/time1_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.726ns (1.580ns logic, 5.146ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  13.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          f2_tdc_control/time1_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.607ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.628 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd3 to f2_tdc_control/time1_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.CQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd3
    SLICE_X5Y23.C5       net (fanout=15)       1.531   state_q_FSM_FFd3
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.C4      net (fanout=16)       2.007   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.CLK     Tas                   0.373   f2_tdc_control/time1_q[7]
                                                       f2_tdc_control/time1_q_6_dpot
                                                       f2_tdc_control/time1_q_6
    -------------------------------------------------  ---------------------------
    Total                                      6.607ns (1.580ns logic, 5.027ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  13.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/time1_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.604ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.628 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/time1_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.BQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X5Y23.C3       net (fanout=20)       1.528   state_q_FSM_FFd2
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.C4      net (fanout=16)       2.007   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.CLK     Tas                   0.373   f2_tdc_control/time1_q[7]
                                                       f2_tdc_control/time1_q_6_dpot
                                                       f2_tdc_control/time1_q_6
    -------------------------------------------------  ---------------------------
    Total                                      6.604ns (1.580ns logic, 5.024ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  13.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          f2_tdc_control/time1_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.577ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.628 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd3 to f2_tdc_control/time1_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.CQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd3
    SLICE_X5Y23.C5       net (fanout=15)       1.531   state_q_FSM_FFd3
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.D4      net (fanout=16)       1.977   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.CLK     Tas                   0.373   f2_tdc_control/time1_q[7]
                                                       f2_tdc_control/time1_q_7_dpot
                                                       f2_tdc_control/time1_q_7
    -------------------------------------------------  ---------------------------
    Total                                      6.577ns (1.580ns logic, 4.997ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  13.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/time1_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.574ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.628 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/time1_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.BQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X5Y23.C3       net (fanout=20)       1.528   state_q_FSM_FFd2
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.D4      net (fanout=16)       1.977   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.CLK     Tas                   0.373   f2_tdc_control/time1_q[7]
                                                       f2_tdc_control/time1_q_7_dpot
                                                       f2_tdc_control/time1_q_7
    -------------------------------------------------  ---------------------------
    Total                                      6.574ns (1.580ns logic, 4.994ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  13.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.554ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.633 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.BQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X6Y22.B6       net (fanout=20)       1.547   state_q_FSM_FFd2
    SLICE_X6Y22.B        Tilo                  0.235   f2_tdc_SPI_busy
                                                       f2_tdc_spi_master/busy1
    SLICE_X5Y26.D1       net (fanout=14)       1.017   f2_tdc_SPI_busy
    SLICE_X5Y26.D        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4-In3
                                                       f2_tdc_control/state_q_FSM_FFd4-In2
    SLICE_X5Y26.C5       net (fanout=1)        0.406   f2_tdc_control/state_q_FSM_FFd4-In3
    SLICE_X5Y26.C        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4-In3
                                                       f2_tdc_control/state_q_FSM_FFd4-In3
    SLICE_X3Y24.A4       net (fanout=1)        0.917   f2_tdc_control/state_q_FSM_FFd4-In4
    SLICE_X3Y24.A        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4_1
                                                       f2_tdc_control/state_q_FSM_FFd4-In8
    SLICE_X2Y23.DX       net (fanout=1)        1.111   f2_tdc_control/state_q_FSM_FFd4-In
    SLICE_X2Y23.CLK      Tdick                 0.114   f2_tdc_control/state_q_FSM_FFd4
                                                       f2_tdc_control/state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (1.556ns logic, 4.998ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  13.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          f2_tdc_control/time1_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.517ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.628 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd3 to f2_tdc_control/time1_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.CQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd3
    SLICE_X5Y23.C5       net (fanout=15)       1.531   state_q_FSM_FFd3
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.A5      net (fanout=16)       1.917   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.CLK     Tas                   0.373   f2_tdc_control/time1_q[7]
                                                       f2_tdc_control/time1_q_4_dpot
                                                       f2_tdc_control/time1_q_4
    -------------------------------------------------  ---------------------------
    Total                                      6.517ns (1.580ns logic, 4.937ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  13.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/time1_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.514ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.628 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/time1_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.BQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X5Y23.C3       net (fanout=20)       1.528   state_q_FSM_FFd2
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.A5      net (fanout=16)       1.917   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.CLK     Tas                   0.373   f2_tdc_control/time1_q[7]
                                                       f2_tdc_control/time1_q_4_dpot
                                                       f2_tdc_control/time1_q_4
    -------------------------------------------------  ---------------------------
    Total                                      6.514ns (1.580ns logic, 4.934ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  13.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_15 (FF)
  Destination:          f2_tdc_control/CS_countr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.580ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.331 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_15 to f2_tdc_control/CS_countr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.BQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q_15
    SLICE_X7Y26.C2       net (fanout=5)        1.507   f2_tdc_control/CS_countr_q[15]
    SLICE_X7Y26.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/GND_23_o_GND_23_o_equal_19_o<15>1_SW1
    SLICE_X8Y27.C6       net (fanout=3)        0.616   f2_tdc_control/N209
    SLICE_X8Y27.C        Tilo                  0.255   f2_tdc_control/N267
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_37_o<15>2_2
    SLICE_X3Y29.A1       net (fanout=27)       1.783   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_37_o<15>22
    SLICE_X3Y29.A        Tilo                  0.259   f2_tdc_control/N273
                                                       f2_tdc_control/Mmux_CS_countr_d81_SW2
    SLICE_X5Y29.D1       net (fanout=1)        1.098   f2_tdc_control/N278
    SLICE_X5Y29.CLK      Tas                   0.373   f2_tdc_control/CS_countr_q[12]
                                                       f2_tdc_control/Mmux_CS_countr_d81
                                                       f2_tdc_control/CS_countr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      6.580ns (1.576ns logic, 5.004ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  13.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/time1_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.465ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.630 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/time1_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.AQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X5Y23.C1       net (fanout=13)       2.247   state_q_FSM_FFd1
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y17.D3      net (fanout=16)       1.149   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y17.CLK     Tas                   0.373   f2_tdc_control/time1_q[3]
                                                       f2_tdc_control/time1_q_3_dpot
                                                       f2_tdc_control/time1_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.465ns (1.580ns logic, 4.885ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  13.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.031ns (Levels of Logic = 3)
  Clock Path Skew:      0.499ns (1.179 - 0.680)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y5.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X5Y12.A3       net (fanout=16)       1.585   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X5Y12.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[43]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_114
    SLICE_X12Y6.B1       net (fanout=1)        1.707   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_114
    SLICE_X12Y6.B        Tilo                  0.254   fifo_manager/serial_tx_TDC/_n0158_inv
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X12Y6.A5       net (fanout=1)        0.247   fifo_manager/serial_tx_TDC/N5
    SLICE_X12Y6.A        Tilo                  0.254   fifo_manager/serial_tx_TDC/_n0158_inv
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.071   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.031ns (2.421ns logic, 4.610ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  13.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          f2_tdc_control/time1_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.430ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.628 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd3 to f2_tdc_control/time1_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.CQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd3
    SLICE_X5Y23.C5       net (fanout=15)       1.531   state_q_FSM_FFd3
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.B6      net (fanout=16)       1.830   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.CLK     Tas                   0.373   f2_tdc_control/time1_q[7]
                                                       f2_tdc_control/time1_q_5_dpot
                                                       f2_tdc_control/time1_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.430ns (1.580ns logic, 4.850ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  13.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/time1_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.432ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.630 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/time1_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.AQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X5Y23.C1       net (fanout=13)       2.247   state_q_FSM_FFd1
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y17.C3      net (fanout=16)       1.116   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y17.CLK     Tas                   0.373   f2_tdc_control/time1_q[3]
                                                       f2_tdc_control/time1_q_2_dpot
                                                       f2_tdc_control/time1_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (1.580ns logic, 4.852ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  13.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/time1_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.427ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.628 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/time1_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.BQ       Tcko                  0.430   state_q_FSM_FFd3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X5Y23.C3       net (fanout=20)       1.528   state_q_FSM_FFd2
    SLICE_X5Y23.C        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o1
    SLICE_X5Y23.D3       net (fanout=7)        0.626   f2_tdc_control/tdc_SPI_busy_start_q_AND_18_o
    SLICE_X5Y23.D        Tilo                  0.259   f2_tdc_control/N320
                                                       f2_tdc_control/_n0307_inv4_SW0
    SLICE_X9Y26.A3       net (fanout=1)        0.863   f2_tdc_control/N320
    SLICE_X9Y26.A        Tilo                  0.259   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.B6      net (fanout=16)       1.830   f2_tdc_control/_n0307_inv4_rstpot
    SLICE_X11Y18.CLK     Tas                   0.373   f2_tdc_control/time1_q[7]
                                                       f2_tdc_control/time1_q_5_dpot
                                                       f2_tdc_control/time1_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.427ns (1.580ns logic, 4.847ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q/CLK0
  Logical resource: f2_tdc_ref_clk/my_clk_q/CK0
  Location pin: OLOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q_0/CLK0
  Logical resource: f2_FCLK/my_clk_q/CK0
  Location pin: OLOGIC_X0Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[10]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem10/DP/CLK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[10]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem11/DP/CLK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[10]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem10/SP/CLK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[10]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem11/SP/CLK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[5]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem5/DP/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[5]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem6/DP/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[5]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem5/SP/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[5]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem6/SP/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[44]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem41/DP/CLK
  Location pin: SLICE_X4Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[44]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem45/DP/CLK
  Location pin: SLICE_X4Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[44]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem41/SP/CLK
  Location pin: SLICE_X4Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[44]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem45/SP/CLK
  Location pin: SLICE_X4Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[43]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem43/DP/CLK
  Location pin: SLICE_X4Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[43]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem44/DP/CLK
  Location pin: SLICE_X4Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[43]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem43/SP/CLK
  Location pin: SLICE_X4Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[43]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem44/SP/CLK
  Location pin: SLICE_X4Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[39]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem42/DP/CLK
  Location pin: SLICE_X4Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[39]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem40/DP/CLK
  Location pin: SLICE_X4Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[39]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem42/SP/CLK
  Location pin: SLICE_X4Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.460|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16908 paths, 0 nets, and 3629 connections

Design statistics:
   Minimum period:   7.460ns{1}   (Maximum frequency: 134.048MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb  4 13:31:33 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 406 MB



