// Seed: 3840116449
module module_0 (
    output wire id_0,
    output wire id_1,
    output wand id_2,
    input  tri  id_3,
    output tri  id_4,
    output tri0 id_5
);
endmodule
module module_1 #(
    parameter id_1 = 32'd16
) (
    output wand id_0,
    input tri _id_1,
    input tri1 id_2,
    input wire id_3,
    input uwire id_4,
    output supply0 id_5,
    output tri0 id_6,
    output supply0 id_7
);
  logic [id_1 : 1] id_9, id_10;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_0,
      id_3,
      id_5,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_4 = 32'd84,
    parameter id_5 = 32'd92,
    parameter id_6 = 32'd72
) (
    output supply0 id_0,
    output wand id_1,
    input tri0 id_2,
    output wand id_3,
    input wire _id_4,
    output tri0 _id_5,
    output uwire _id_6,
    input uwire id_7
);
  logic [id_6 : id_5  -  id_4] id_9;
  ;
  wire id_10;
  assign id_0 = id_10;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_2,
      id_1,
      id_0
  );
endmodule
