

================================================================
== Vitis HLS Report for 'scoring_product'
================================================================
* Date:           Wed Mar 27 18:58:10 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_scoring
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        ?|  3.333 ns|         ?|    1|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                    |                                          |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_scoring_product_Pipeline_VITIS_LOOP_15_1_fu_36  |scoring_product_Pipeline_VITIS_LOOP_15_1  |       15|        ?|  49.995 ns|         ?|   15|    ?|       no|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       26|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      233|      193|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       65|    -|
|Register             |        -|     -|       36|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      269|      284|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |grp_scoring_product_Pipeline_VITIS_LOOP_15_1_fu_36  |scoring_product_Pipeline_VITIS_LOOP_15_1  |        0|   0|  233|  193|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                          |        0|   0|  233|  193|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n   |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n   |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n   |       and|   0|  0|   2|           1|           2|
    |icmp_ln15_fu_52_p2  |      icmp|   0|  0|  20|          32|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  26|          35|           7|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  20|          4|    1|          4|
    |grp_fu_90_ce     |   9|          2|    1|          2|
    |grp_fu_94_ce     |   9|          2|    1|          2|
    |in1_stream_read  |   9|          2|    1|          2|
    |in2_stream_read  |   9|          2|    1|          2|
    |result_o         |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  65|         14|   37|         76|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |   3|   0|    3|          0|
    |empty_reg_72                                                     |  31|   0|   31|          0|
    |grp_scoring_product_Pipeline_VITIS_LOOP_15_1_fu_36_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln15_reg_83                                                 |   1|   0|    1|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |  36|   0|   36|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  scoring_product|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  scoring_product|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  scoring_product|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  scoring_product|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  scoring_product|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  scoring_product|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|  scoring_product|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|  scoring_product|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_186_p_din0          |  out|   32|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_186_p_din1          |  out|   32|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_186_p_opcode        |  out|    2|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_186_p_dout0         |   in|   32|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_186_p_ce            |  out|    1|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_190_p_din0          |  out|   32|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_190_p_din1          |  out|   32|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_190_p_dout0         |   in|   32|  ap_ctrl_hs|  scoring_product|  return value|
|grp_fu_190_p_ce            |  out|    1|  ap_ctrl_hs|  scoring_product|  return value|
|size                       |   in|   32|     ap_none|             size|        scalar|
|result_i                   |   in|   32|     ap_ovld|           result|       pointer|
|result_o                   |  out|   32|     ap_ovld|           result|       pointer|
|result_o_ap_vld            |  out|    1|     ap_ovld|           result|       pointer|
|in1_stream_dout            |   in|   32|     ap_fifo|       in1_stream|       pointer|
|in1_stream_num_data_valid  |   in|    2|     ap_fifo|       in1_stream|       pointer|
|in1_stream_fifo_cap        |   in|    2|     ap_fifo|       in1_stream|       pointer|
|in1_stream_empty_n         |   in|    1|     ap_fifo|       in1_stream|       pointer|
|in1_stream_read            |  out|    1|     ap_fifo|       in1_stream|       pointer|
|in2_stream_dout            |   in|   32|     ap_fifo|       in2_stream|       pointer|
|in2_stream_num_data_valid  |   in|    2|     ap_fifo|       in2_stream|       pointer|
|in2_stream_fifo_cap        |   in|    2|     ap_fifo|       in2_stream|       pointer|
|in2_stream_empty_n         |   in|    1|     ap_fifo|       in2_stream|       pointer|
|in2_stream_read            |  out|    1|     ap_fifo|       in2_stream|       pointer|
+---------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size"   --->   Operation 4 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = trunc i32 %size_read"   --->   Operation 5 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add5_i_loc = alloca i64 1"   --->   Operation 6 'alloca' 'add5_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln15 = icmp_sgt  i32 %size_read, i32 0" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:15]   --->   Operation 19 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %scoring_product.exit, void %for.body.lr.ph.i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:15]   --->   Operation 20 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%result_load = load i32 %result" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 21 'load' 'result_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_28 = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty_28' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.84ns)   --->   "%call_ln16 = call void @scoring_product_Pipeline_VITIS_LOOP_15_1, i32 %result_load, i31 %empty, i32 %add5_i_loc, i32 %in1_stream, i32 %in2_stream" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 23 'call' 'call_ln16' <Predicate = (icmp_ln15)> <Delay = 0.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln16 = call void @scoring_product_Pipeline_VITIS_LOOP_15_1, i32 %result_load, i31 %empty, i32 %add5_i_loc, i32 %in1_stream, i32 %in2_stream" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 24 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%add5_i_loc_load = load i32 %add5_i_loc"   --->   Operation 25 'load' 'add5_i_loc_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln16 = store i32 %add5_i_loc_load, i32 %result" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 26 'store' 'store_ln16' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln18 = br void %scoring_product.exit" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:18]   --->   Operation 27 'br' 'br_ln18' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ in1_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in2_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read         (read         ) [ 0000]
empty             (trunc        ) [ 0010]
add5_i_loc        (alloca       ) [ 0111]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
icmp_ln15         (icmp         ) [ 0111]
br_ln15           (br           ) [ 0000]
result_load       (load         ) [ 0010]
empty_28          (wait         ) [ 0000]
call_ln16         (call         ) [ 0000]
add5_i_loc_load   (load         ) [ 0000]
store_ln16        (store        ) [ 0000]
br_ln18           (br           ) [ 0000]
ret_ln0           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in1_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in2_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scoring_product_Pipeline_VITIS_LOOP_15_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="add5_i_loc_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add5_i_loc/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="size_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_scoring_product_Pipeline_VITIS_LOOP_15_1_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="0" index="2" bw="31" slack="0"/>
<pin id="40" dir="0" index="3" bw="32" slack="0"/>
<pin id="41" dir="0" index="4" bw="32" slack="0"/>
<pin id="42" dir="0" index="5" bw="32" slack="0"/>
<pin id="43" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="empty_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="icmp_ln15_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="result_load_load_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="add5_i_loc_load_load_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="2"/>
<pin id="65" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add5_i_loc_load/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln16_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/3 "/>
</bind>
</comp>

<comp id="72" class="1005" name="empty_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="31" slack="1"/>
<pin id="74" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="77" class="1005" name="add5_i_loc_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add5_i_loc "/>
</bind>
</comp>

<comp id="83" class="1005" name="icmp_ln15_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="2"/>
<pin id="85" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/7 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="10" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="44"><net_src comp="24" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="36" pin=4"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="36" pin=5"/></net>

<net id="50"><net_src comp="30" pin="2"/><net_sink comp="47" pin=0"/></net>

<net id="51"><net_src comp="47" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="56"><net_src comp="30" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="62"><net_src comp="58" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="70"><net_src comp="63" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="47" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="80"><net_src comp="26" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="36" pin=3"/></net>

<net id="82"><net_src comp="77" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="86"><net_src comp="52" pin="2"/><net_sink comp="83" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result | {3 }
	Port: in1_stream | {}
	Port: in2_stream | {}
 - Input state : 
	Port: scoring_product : size | {1 }
	Port: scoring_product : result | {1 }
	Port: scoring_product : in1_stream | {1 2 }
	Port: scoring_product : in2_stream | {1 2 }
  - Chain level:
	State 1
		br_ln15 : 1
		call_ln16 : 1
	State 2
	State 3
		store_ln16 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_scoring_product_Pipeline_VITIS_LOOP_15_1_fu_36 |    5    |  1.161  |   780   |   360   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                      grp_fu_90                     |    2    |    0    |   318   |   198   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                      grp_fu_94                     |    3    |    0    |   143   |    78   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                   icmp_ln15_fu_52                  |    0    |    0    |    0    |    20   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   read   |                size_read_read_fu_30                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                     empty_fu_47                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    10   |  1.161  |   1241  |   656   |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|add5_i_loc_reg_77|   32   |
|   empty_reg_72  |   31   |
| icmp_ln15_reg_83|    1   |
+-----------------+--------+
|      Total      |   64   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
| grp_scoring_product_Pipeline_VITIS_LOOP_15_1_fu_36 |  p2  |   2  |  31  |   62   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   62   ||  0.387  ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    1   |  1241  |   656  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    1   |  1305  |   665  |
+-----------+--------+--------+--------+--------+
