var group__DRV__DDR__MODULE =
[
    [ "ddr/v0/ddr.h", "ddr_2v0_2ddr_8h.html", null ],
    [ "DDR_EccRegion", "structDDR__EccRegion.html", [
      [ "ddrEccStart0", "structDDR__EccRegion.html#aeff4003df8f0db7698ef29aaf304f5cd", null ],
      [ "ddrEccEnd0", "structDDR__EccRegion.html#aa57d3ee13dc6d046ff9b560a2e670470", null ],
      [ "ddrEccPrimeEnd0", "structDDR__EccRegion.html#a0e4e8e245044cae9afebccf1dad84cc8", null ],
      [ "ddrEccStart1", "structDDR__EccRegion.html#a5bd16a7f14f82823d5185860cf740677", null ],
      [ "ddrEccEnd1", "structDDR__EccRegion.html#ae3c35d521bd1f28cc43aa9e7302554d3", null ],
      [ "ddrEccPrimeEnd1", "structDDR__EccRegion.html#a3710bb213641c8aca50190aedc4a227d", null ],
      [ "ddrEccStart2", "structDDR__EccRegion.html#aef4e64cda018d6bc195d9003fbdfb867", null ],
      [ "ddrEccEnd2", "structDDR__EccRegion.html#aaa37e52fa1ecdc3ef98fb5276866dc9c", null ],
      [ "ddrEccPrimeEnd2", "structDDR__EccRegion.html#a8d21799f4a410a36ac1c5d2dd238505a", null ]
    ] ],
    [ "DDR_Params", "structDDR__Params.html", [
      [ "clk1Freq", "structDDR__Params.html#ae9d48cf2a568021b6c596d69f07a0817", null ],
      [ "clk2Freq", "structDDR__Params.html#a904ed569c6e49dd21a425201c4a2676f", null ],
      [ "ddrssCtlReg", "structDDR__Params.html#a725c09705f67e80245c93dd3c1cce9b0", null ],
      [ "ddrssPhyIndepReg", "structDDR__Params.html#af3126c1cf9a8f23a412921a6ee17af46", null ],
      [ "ddrssPhyReg", "structDDR__Params.html#a5d15affbe0245d7113fffd8a74ac7850", null ],
      [ "ddrssCtlRegNum", "structDDR__Params.html#a3f9b816efab82d047814719cd4497821", null ],
      [ "ddrssPhyIndepRegNum", "structDDR__Params.html#ae77540998d46a2d31aa58daa2e531180", null ],
      [ "ddrssPhyRegNum", "structDDR__Params.html#a323c7ca39541e3a6f15e4f0810e0a33f", null ],
      [ "ddrssCtlRegCount", "structDDR__Params.html#ab80f81650d611d1af4085739a4ce0e66", null ],
      [ "ddrssPhyIndepRegCount", "structDDR__Params.html#a25ab4e1193d0fe6dc447369f6373a2ea", null ],
      [ "ddrssPhyRegCount", "structDDR__Params.html#ac85235a5ae4d31e5c4f360d2f4fb4d1e", null ],
      [ "fshcount", "structDDR__Params.html#a109fc3a8c1e3c2e12f1088bf9a1a1684", null ],
      [ "sdramIdx", "structDDR__Params.html#a382004e237f8d425c088fec0e41e3081", null ],
      [ "enableEccFlag", "structDDR__Params.html#ad42faf07a15acd96e131efce3c2157d7", null ],
      [ "eccRegion", "structDDR__Params.html#a2a225b46dac8e83eedb796e3c7d6b056", null ]
    ] ],
    [ "DDR_ECCErrorInfo", "structDDR__ECCErrorInfo.html", [
      [ "singlebitErrorAddress", "structDDR__ECCErrorInfo.html#ac2992f33ae801e3ec88be0ed911a49b2", null ],
      [ "doublebitErrorAddress", "structDDR__ECCErrorInfo.html#afaf8df4a1c60063206ce6da8380a9c17", null ],
      [ "singlebitErrorCount", "structDDR__ECCErrorInfo.html#a05a9d2150f81460b396b974757a0657d", null ]
    ] ],
    [ "DDR_ECC_1B_ERROR", "group__DRV__DDR__MODULE.html#gad17a71fba9106235914e92da43380a1a", null ],
    [ "DDR_ECC_2B_ERROR", "group__DRV__DDR__MODULE.html#ga3cd2bee08d7e60fd55e247e3330855ab", null ],
    [ "DDR_ECC_ERR_ALL", "group__DRV__DDR__MODULE.html#gaf8f0bc845f7ec6141a92405039f60e48", null ],
    [ "DDR_Params_init", "group__DRV__DDR__MODULE.html#ga4d53224a8427e7e58794c54c112c054a", null ],
    [ "DDR_init", "group__DRV__DDR__MODULE.html#gab0fc0ed95040409681fb38d621cc03ca", null ],
    [ "DDR_enableInlineECC", "group__DRV__DDR__MODULE.html#gaba3981f57b765286780695197bdd86bf", null ],
    [ "DDR_clearECCError", "group__DRV__DDR__MODULE.html#ga1b192fbae14acd8873d6a066b69780ed", null ],
    [ "DDR_getECCErrorInfo", "group__DRV__DDR__MODULE.html#ga0ce3f0865e626c108d82eae621354750", null ],
    [ "DDR_isInitDone", "group__DRV__DDR__MODULE.html#ga0e03e97c033ee833bf2572f9a4c488bf", null ]
];