

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.4
* Build date:    Fri Dec 07 12:41:34 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  matrix_mul
* Solution: solution1
* Date:     Mon Dec 07 19:30:03 2015



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           matrix_mul_thread
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   3.00


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 6.36
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    ?
    * Average-case latency: ?
    * Worst-case latency:   ?
+ Summary of loop latency (clock cycles): 
    + Loop 1: 
        * Trip count:        inf
        * Latency:           ?
        * Iteration latency: ?
        + Loop 1.1: 
            * Trip count: 90000
            * Latency:    ?
            + Loop 1.1.1: 
                * Trip count: ?
                * Latency:    ?
        + Loop 1.2: 
            * Trip count: 90000
            * Latency:    ?
            + Loop 1.2.1: 
                * Trip count: ?
                * Latency:    ?
        + L1: 
            * Trip count: 300
            * Latency:    243180600
            + L2: 
                * Trip count: 300
                * Latency:    810600
                + L3: 
                    * Trip count: 300
                    * Latency:    2700
        + Loop 1.4: 
            * Trip count: 90000
            * Latency:    ?
            + Loop 1.4.1: 
                * Trip count: ?
                * Latency:    ?


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        -|      -|       -|      -|      -|
|  1|       Expression|        -|      -|       -|      -|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|        -|      -|       -|      -|      -|
|  4|      Multiplexer|        -|      -|       -|      -|      -|
|  5|         Register|        -|      -|       -|      -|      -|
|  6|      ShiftMemory|        -|      -|       -|      -|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|        0|      0|       0|      0|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|        0|      0|       0|      0|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    N/A

    * Expression: 
    N/A

    * FIFO: 
    N/A

    * Memory: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A

    * ShiftMemory: 
    N/A

* Hierarchical Multiplexer Count: 
+---+--------------+-----+-----+------+
| ID|          Name| Size| Bits| Count|
+---+--------------+-----+-----+------+
|  0|  (This level)|    0|    0|     0|
+---+--------------+-----+-----+------+
|  -|         Total|    0|    0|     0|
+---+--------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+
| ID|         Name|
+---+-------------+
|  0|    Component|
|  1|   Expression|
|  2|         FIFO|
|  3|       Memory|
|  4|  Multiplexer|
|  5|     Register|
|  6|  ShiftMemory|
+---+-------------+
|  -|        Total|
+---+-------------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|     0|
+---+--------------+------+
|  -|         Total|     0|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 28
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond)
	9  / (exitcond)
6 --> 
	7  / (!tmp_V)
	6  / (tmp_V)
7 --> 
	8  / true
8 --> 
	5  / true
9 --> 
	10  / (!exitcond1)
	13  / (exitcond1)
10 --> 
	11  / (!tmp_V_2)
	10  / (tmp_V_2)
11 --> 
	12  / true
12 --> 
	9  / true
13 --> 
	14  / (!exitcond2)
	24  / (exitcond2)
14 --> 
	15  / (!exitcond9)
	13  / (exitcond9)
15 --> 
	16  / (!exitcond8)
	14  / (exitcond8)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	15  / true
24 --> 
	4  / (exitcond7)
	25  / (!exitcond7)
25 --> 
	26  / (!tmp_V_4)
	25  / (tmp_V_4)
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	24  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_29 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [7 x i8]* @p_str6, [11 x i8]* @p_str7, i32 0, i32 0, i1* %nResetPort) nounwind

ST_1: stg_30 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [7 x i8]* @p_str6, [10 x i8]* @p_str8, i32 0, i32 0, i1* %ClockPort) nounwind

ST_1: stg_31 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 1, [18 x i8]* @p_str9, [17 x i8]* @p_str10, i32 0, i32 0, i1* %ReadEnablePort_0) nounwind

ST_1: stg_32 [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [18 x i8]* @p_str9, [16 x i8]* @p_str11, i32 0, i32 0, i1* %ReadEmptyPort_0) nounwind

ST_1: stg_33 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [19 x i8]* @p_str12, [15 x i8]* @p_str13, i32 0, i32 0, i32* %ReadDataPort_0) nounwind

ST_1: stg_34 [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 1, [18 x i8]* @p_str9, [18 x i8]* @p_str14, i32 0, i32 0, i1* %WriteEnablePort_0) nounwind

ST_1: stg_35 [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [18 x i8]* @p_str9, [16 x i8]* @p_str15, i32 0, i32 0, i1* %WriteFullPort_0) nounwind

ST_1: stg_36 [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 1, [19 x i8]* @p_str12, [16 x i8]* @p_str16, i32 0, i32 0, i32* %WriteDataPort_0) nounwind

ST_1: stg_37 [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecProcessDef([11 x i8]* @p_str5, i32 2, [7 x i8]* @p_str17) nounwind

ST_1: tmp [1/1] 0.00ns
entry:9  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str18) nounwind ; <i32> [#uses=1]

ST_1: stg_39 [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

ST_1: p_ssdm_reset_v [1/1] 0.00ns
entry:11  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind ; <i32> [#uses=1]

ST_1: stg_41 [1/1] 0.00ns
entry:12  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 false) nounwind

ST_1: stg_42 [1/1] 0.00ns
entry:13  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %WriteEnablePort_0, i1 false) nounwind

ST_1: stg_43 [1/1] 0.00ns
entry:14  call void @_ssdm_op_WireWrite.volatile.i32P(i32* %WriteDataPort_0, i32 0) nounwind


 <State 2>: 0.00ns
ST_2: stg_44 [1/1] 0.00ns
entry:15  call void (...)* @_ssdm_op_Wait(i32 1) nounwind


 <State 3>: 0.00ns
ST_3: stg_45 [1/1] 0.00ns
entry:16  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: empty [1/1] 0.00ns
entry:17  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind ; <i32> [#uses=0]

ST_3: empty_2 [1/1] 0.00ns
entry:18  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str18, i32 %tmp) nounwind ; <i32> [#uses=0]

ST_3: stg_48 [1/1] 0.00ns
entry:19  br label %bb


 <State 4>: 1.40ns
ST_4: val_V_0 [1/1] 0.00ns
bb:0  %val_V_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=0]

ST_4: stg_50 [1/1] 1.40ns
bb:1  br label %bb11.i


 <State 5>: 2.30ns
ST_5: ptData32_assign_1_rec [1/1] 0.00ns
bb11.i:0  %ptData32_assign_1_rec = phi i17 [ 0, %bb ], [ %ptData32_assign_4_rec, %bb7.i14 ] ; <i17> [#uses=2]

ST_5: i [1/1] 0.00ns
bb11.i:1  %i = phi i17 [ 0, %bb ], [ %i_3, %bb7.i14 ]     ; <i17> [#uses=3]

ST_5: ptData32_assign_1_rec_cast [1/1] 0.00ns
bb11.i:2  %ptData32_assign_1_rec_cast = zext i17 %ptData32_assign_1_rec to i32 ; <i32> [#uses=1]

ST_5: m_operand1_addr_1 [1/1] 0.00ns
bb11.i:3  %m_operand1_addr_1 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %ptData32_assign_1_rec_cast ; <i32*> [#uses=1]

ST_5: empty_3 [1/1] 0.00ns
bb11.i:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 90000, i64 90000, i64 90000) nounwind ; <i32> [#uses=0]

ST_5: exitcond [1/1] 2.30ns
bb11.i:5  %exitcond = icmp eq i17 %i, -41072              ; <i1> [#uses=1]

ST_5: i_3 [1/1] 2.13ns
bb11.i:6  %i_3 = add i17 %i, 1                            ; <i17> [#uses=1]

ST_5: stg_58 [1/1] 0.00ns
bb11.i:7  br i1 %exitcond, label %ModuleRead_1.exit, label %bb5.i13

ST_5: val_V_1_0 [1/1] 0.00ns
ModuleRead_1.exit:0  %val_V_1_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=0]

ST_5: stg_60 [1/1] 1.40ns
ModuleRead_1.exit:1  br label %bb11.i38


 <State 6>: 4.43ns
ST_6: tmp_V [1/1] 0.00ns
bb5.i13:0  %tmp_V = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=1]

ST_6: stg_62 [1/1] 0.00ns
bb5.i13:1  br i1 %tmp_V, label %bb.i65.i, label %bb7.i14

ST_6: stg_63 [1/1] 0.00ns
bb.i65.i:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: stg_64 [1/1] 0.00ns
bb.i65.i:1  br label %bb5.i13

ST_6: val_V [1/1] 0.00ns
bb7.i14:0  %val_V = call i32 @_ssdm_op_WireRead.volatile.i32P(i32* %ReadDataPort_0) nounwind ; <i32> [#uses=1]

ST_6: stg_66 [1/1] 2.39ns
bb7.i14:1  store i32 %val_V, i32* %m_operand1_addr_1, align 4

ST_6: tmp_3 [1/1] 2.30ns
bb7.i14:2  %tmp_3 = icmp ult i17 %i, -41073                ; <i1> [#uses=1]

ST_6: ptData3_0_i_cast [1/1] 0.00ns
bb7.i14:3  %ptData3_0_i_cast = zext i1 %tmp_3 to i17       ; <i17> [#uses=1]

ST_6: ptData32_assign_4_rec [1/1] 2.13ns
bb7.i14:4  %ptData32_assign_4_rec = add i17 %ptData32_assign_1_rec, %ptData3_0_i_cast ; <i17> [#uses=1]

ST_6: stg_70 [1/1] 0.00ns
bb7.i14:5  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 true) nounwind


 <State 7>: 0.00ns
ST_7: stg_71 [1/1] 0.00ns
bb7.i14:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: stg_72 [1/1] 0.00ns
bb7.i14:7  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 false) nounwind


 <State 8>: 0.00ns
ST_8: stg_73 [1/1] 0.00ns
bb7.i14:8  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_8: stg_74 [1/1] 0.00ns
bb7.i14:9  br label %bb11.i


 <State 9>: 3.70ns
ST_9: ptData32_assign_3_rec [1/1] 0.00ns
bb11.i38:0  %ptData32_assign_3_rec = phi i17 [ 0, %ModuleRead_1.exit ], [ %ptData32_assign_7_rec, %bb7.i31 ] ; <i17> [#uses=2]

ST_9: i_1 [1/1] 0.00ns
bb11.i38:1  %i_1 = phi i17 [ 0, %ModuleRead_1.exit ], [ %i_5, %bb7.i31 ] ; <i17> [#uses=3]

ST_9: ptData32_assign_3_rec_cast [1/1] 0.00ns
bb11.i38:2  %ptData32_assign_3_rec_cast = zext i17 %ptData32_assign_3_rec to i32 ; <i32> [#uses=1]

ST_9: m_operand2_addr_1 [1/1] 0.00ns
bb11.i38:3  %m_operand2_addr_1 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %ptData32_assign_3_rec_cast ; <i32*> [#uses=1]

ST_9: empty_4 [1/1] 0.00ns
bb11.i38:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 90000, i64 90000, i64 90000) nounwind ; <i32> [#uses=0]

ST_9: exitcond1 [1/1] 2.30ns
bb11.i38:5  %exitcond1 = icmp eq i17 %i_1, -41072           ; <i1> [#uses=1]

ST_9: i_5 [1/1] 2.13ns
bb11.i38:6  %i_5 = add i17 %i_1, 1                          ; <i17> [#uses=1]

ST_9: stg_82 [1/1] 1.40ns
bb11.i38:7  br i1 %exitcond1, label %bb7.i, label %bb5.i29


 <State 10>: 4.43ns
ST_10: tmp_V_2 [1/1] 0.00ns
bb5.i29:0  %tmp_V_2 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=1]

ST_10: stg_84 [1/1] 0.00ns
bb5.i29:1  br i1 %tmp_V_2, label %bb.i65.i28, label %bb7.i31

ST_10: stg_85 [1/1] 0.00ns
bb.i65.i28:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_10: stg_86 [1/1] 0.00ns
bb.i65.i28:1  br label %bb5.i29

ST_10: val_V_1 [1/1] 0.00ns
bb7.i31:0  %val_V_1 = call i32 @_ssdm_op_WireRead.volatile.i32P(i32* %ReadDataPort_0) nounwind ; <i32> [#uses=1]

ST_10: stg_88 [1/1] 2.39ns
bb7.i31:1  store i32 %val_V_1, i32* %m_operand2_addr_1, align 4

ST_10: tmp_8 [1/1] 2.30ns
bb7.i31:2  %tmp_8 = icmp ult i17 %i_1, -41073              ; <i1> [#uses=1]

ST_10: ptData3_0_i1_cast [1/1] 0.00ns
bb7.i31:3  %ptData3_0_i1_cast = zext i1 %tmp_8 to i17      ; <i17> [#uses=1]

ST_10: ptData32_assign_7_rec [1/1] 2.13ns
bb7.i31:4  %ptData32_assign_7_rec = add i17 %ptData32_assign_3_rec, %ptData3_0_i1_cast ; <i17> [#uses=1]

ST_10: stg_92 [1/1] 0.00ns
bb7.i31:5  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 true) nounwind


 <State 11>: 0.00ns
ST_11: stg_93 [1/1] 0.00ns
bb7.i31:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_11: stg_94 [1/1] 0.00ns
bb7.i31:7  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 false) nounwind


 <State 12>: 0.00ns
ST_12: stg_95 [1/1] 0.00ns
bb7.i31:8  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_12: stg_96 [1/1] 0.00ns
bb7.i31:9  br label %bb11.i38


 <State 13>: 2.13ns
ST_13: i_2 [1/1] 0.00ns
bb7.i:0  %i_2 = phi i9 [ %i_6, %bb6.i ], [ 0, %bb11.i38 ] ; <i9> [#uses=2]

ST_13: phi_mul1 [1/1] 0.00ns
bb7.i:1  %phi_mul1 = phi i17 [ %next_mul1, %bb6.i ], [ 0, %bb11.i38 ] ; <i17> [#uses=3]

ST_13: next_mul1 [1/1] 2.13ns
bb7.i:2  %next_mul1 = add i17 %phi_mul1, 300             ; <i17> [#uses=1]

ST_13: empty_9 [1/1] 0.00ns
bb7.i:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind ; <i32> [#uses=0]

ST_13: exitcond2 [1/1] 2.03ns
bb7.i:4  %exitcond2 = icmp eq i9 %i_2, -212              ; <i1> [#uses=1]

ST_13: i_6 [1/1] 1.89ns
bb7.i:5  %i_6 = add i9 %i_2, 1                           ; <i9> [#uses=1]

ST_13: stg_103 [1/1] 0.00ns
bb7.i:6  br i1 %exitcond2, label %multiplyMat.exit, label %bb.i

ST_13: stg_104 [1/1] 0.00ns
bb.i:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str1) nounwind

ST_13: tmp_9 [1/1] 0.00ns
bb.i:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str1) nounwind ; <i32> [#uses=1]

ST_13: stg_106 [1/1] 1.39ns
bb.i:2  br label %bb5.i

ST_13: val_V_3_0 [1/1] 0.00ns
multiplyMat.exit:0  %val_V_3_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %WriteFullPort_0) nounwind ; <i1> [#uses=0]

ST_13: stg_108 [1/1] 1.40ns
multiplyMat.exit:1  br label %bb10.i53


 <State 14>: 2.03ns
ST_14: j [1/1] 0.00ns
bb5.i:0  %j = phi i9 [ %j_1, %bb4.i ], [ 0, %bb.i ]      ; <i9> [#uses=3]

ST_14: j_cast [1/1] 0.00ns
bb5.i:1  %j_cast = zext i9 %j to i17                     ; <i17> [#uses=2]

ST_14: empty_7 [1/1] 0.00ns
bb5.i:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind ; <i32> [#uses=0]

ST_14: exitcond9 [1/1] 2.03ns
bb5.i:3  %exitcond9 = icmp eq i9 %j, -212                ; <i1> [#uses=1]

ST_14: j_1 [1/1] 1.89ns
bb5.i:4  %j_1 = add i9 %j, 1                             ; <i9> [#uses=1]

ST_14: stg_114 [1/1] 0.00ns
bb5.i:5  br i1 %exitcond9, label %bb6.i, label %bb1.i

ST_14: stg_115 [1/1] 0.00ns
bb1.i:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str2) nounwind

ST_14: tmp_7 [1/1] 0.00ns
bb1.i:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str2) nounwind ; <i32> [#uses=1]

ST_14: stg_117 [1/1] 1.57ns
bb1.i:2  br label %bb3.i

ST_14: empty_8 [1/1] 0.00ns
bb6.i:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str1, i32 %tmp_9) nounwind ; <i32> [#uses=0]

ST_14: stg_119 [1/1] 0.00ns
bb6.i:1  br label %bb7.i


 <State 15>: 4.52ns
ST_15: k [1/1] 0.00ns
bb3.i:0  %k = phi i9 [ %k_1, %bb2.i ], [ 0, %bb1.i ]     ; <i9> [#uses=3]

ST_15: sum [1/1] 0.00ns
bb3.i:1  %sum = phi i32 [ %sum_1, %bb2.i ], [ 0, %bb1.i ] ; <i32> [#uses=2]

ST_15: phi_mul [1/1] 0.00ns
bb3.i:2  %phi_mul = phi i17 [ %next_mul, %bb2.i ], [ 0, %bb1.i ] ; <i17> [#uses=2]

ST_15: k_cast [1/1] 0.00ns
bb3.i:3  %k_cast = zext i9 %k to i17                     ; <i17> [#uses=1]

ST_15: empty_5 [1/1] 0.00ns
bb3.i:4  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind ; <i32> [#uses=0]

ST_15: exitcond8 [1/1] 2.03ns
bb3.i:5  %exitcond8 = icmp eq i9 %k, -212                ; <i1> [#uses=1]

ST_15: k_1 [1/1] 1.89ns
bb3.i:6  %k_1 = add i9 %k, 1                             ; <i9> [#uses=1]

ST_15: stg_127 [1/1] 0.00ns
bb3.i:7  br i1 %exitcond8, label %bb4.i, label %bb2.i

ST_15: tmp_2 [1/1] 2.13ns
bb2.i:1  %tmp_2 = add i17 %k_cast, %phi_mul1             ; <i17> [#uses=1]

ST_15: tmp_2_cast [1/1] 0.00ns
bb2.i:2  %tmp_2_cast = zext i17 %tmp_2 to i32            ; <i32> [#uses=1]

ST_15: m_operand1_addr [1/1] 0.00ns
bb2.i:3  %m_operand1_addr = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_cast ; <i32*> [#uses=1]

ST_15: m_operand1_load [2/2] 2.39ns
bb2.i:4  %m_operand1_load = load i32* %m_operand1_addr, align 4 ; <i32> [#uses=1]

ST_15: next_mul [1/1] 2.13ns
bb2.i:5  %next_mul = add i17 %phi_mul, 300               ; <i17> [#uses=1]

ST_15: tmp_5 [1/1] 2.13ns
bb2.i:6  %tmp_5 = add i17 %phi_mul, %j_cast              ; <i17> [#uses=1]

ST_15: tmp_5_cast [1/1] 0.00ns
bb2.i:7  %tmp_5_cast = zext i17 %tmp_5 to i32            ; <i32> [#uses=1]

ST_15: m_operand2_addr [1/1] 0.00ns
bb2.i:8  %m_operand2_addr = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_cast ; <i32*> [#uses=1]

ST_15: m_operand2_load [2/2] 2.39ns
bb2.i:9  %m_operand2_load = load i32* %m_operand2_addr, align 4 ; <i32> [#uses=1]

ST_15: tmp_1 [1/1] 2.13ns
bb4.i:0  %tmp_1 = add i17 %j_cast, %phi_mul1             ; <i17> [#uses=1]

ST_15: tmp_1_cast [1/1] 0.00ns
bb4.i:1  %tmp_1_cast = zext i17 %tmp_1 to i32            ; <i32> [#uses=1]

ST_15: m_result_addr [1/1] 0.00ns
bb4.i:2  %m_result_addr = getelementptr [90000 x i32]* %m_result, i32 0, i32 %tmp_1_cast ; <i32*> [#uses=1]

ST_15: stg_140 [1/1] 2.39ns
bb4.i:3  store i32 %sum, i32* %m_result_addr, align 4

ST_15: empty_6 [1/1] 0.00ns
bb4.i:4  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str2, i32 %tmp_7) nounwind ; <i32> [#uses=0]

ST_15: stg_142 [1/1] 0.00ns
bb4.i:5  br label %bb5.i


 <State 16>: 2.39ns
ST_16: m_operand1_load [1/2] 2.39ns
bb2.i:4  %m_operand1_load = load i32* %m_operand1_addr, align 4 ; <i32> [#uses=1]

ST_16: m_operand2_load [1/2] 2.39ns
bb2.i:9  %m_operand2_load = load i32* %m_operand2_addr, align 4 ; <i32> [#uses=1]


 <State 17>: 6.36ns
ST_17: tmp_6 [6/6] 6.36ns
bb2.i:10  %tmp_6 = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]


 <State 18>: 6.36ns
ST_18: tmp_6 [5/6] 6.36ns
bb2.i:10  %tmp_6 = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]


 <State 19>: 6.36ns
ST_19: tmp_6 [4/6] 6.36ns
bb2.i:10  %tmp_6 = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]


 <State 20>: 6.36ns
ST_20: tmp_6 [3/6] 6.36ns
bb2.i:10  %tmp_6 = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]


 <State 21>: 6.36ns
ST_21: tmp_6 [2/6] 6.36ns
bb2.i:10  %tmp_6 = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]


 <State 22>: 6.36ns
ST_22: tmp_6 [1/6] 6.36ns
bb2.i:10  %tmp_6 = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]


 <State 23>: 2.49ns
ST_23: stg_151 [1/1] 0.00ns
bb2.i:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str3) nounwind

ST_23: sum_1 [1/1] 2.49ns
bb2.i:11  %sum_1 = add i32 %tmp_6, %sum                   ; <i32> [#uses=1]

ST_23: stg_153 [1/1] 0.00ns
bb2.i:12  br label %bb3.i


 <State 24>: 2.30ns
ST_24: ptData32_assign_6_rec [1/1] 0.00ns
bb10.i53:0  %ptData32_assign_6_rec = phi i17 [ 0, %multiplyMat.exit ], [ %ptData32_assign_8_rec, %bb7.i48 ] ; <i17> [#uses=2]

ST_24: i_4 [1/1] 0.00ns
bb10.i53:1  %i_4 = phi i17 [ 0, %multiplyMat.exit ], [ %i_7, %bb7.i48 ] ; <i17> [#uses=3]

ST_24: ptData32_assign_6_rec_cast [1/1] 0.00ns
bb10.i53:2  %ptData32_assign_6_rec_cast = zext i17 %ptData32_assign_6_rec to i32 ; <i32> [#uses=1]

ST_24: m_result_addr_1 [1/1] 0.00ns
bb10.i53:3  %m_result_addr_1 = getelementptr [90000 x i32]* %m_result, i32 0, i32 %ptData32_assign_6_rec_cast ; <i32*> [#uses=1]

ST_24: empty_10 [1/1] 0.00ns
bb10.i53:4  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 90000, i64 90000, i64 90000) nounwind ; <i32> [#uses=0]

ST_24: exitcond7 [1/1] 2.30ns
bb10.i53:5  %exitcond7 = icmp eq i17 %i_4, -41072           ; <i1> [#uses=1]

ST_24: i_7 [1/1] 2.13ns
bb10.i53:6  %i_7 = add i17 %i_4, 1                          ; <i17> [#uses=1]

ST_24: stg_161 [1/1] 0.00ns
bb10.i53:7  br i1 %exitcond7, label %bb, label %bb5.i47


 <State 25>: 4.43ns
ST_25: tmp_V_4 [1/1] 0.00ns
bb5.i47:0  %tmp_V_4 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %WriteFullPort_0) nounwind ; <i1> [#uses=1]

ST_25: stg_163 [1/1] 0.00ns
bb5.i47:1  br i1 %tmp_V_4, label %bb.i83.i, label %bb7.i48

ST_25: stg_164 [1/1] 0.00ns
bb.i83.i:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_25: stg_165 [1/1] 0.00ns
bb.i83.i:1  br label %bb5.i47

ST_25: v_V [2/2] 2.39ns
bb7.i48:0  %v_V = load i32* %m_result_addr_1, align 4      ; <i32> [#uses=1]

ST_25: tmp_s [1/1] 2.30ns
bb7.i48:1  %tmp_s = icmp ult i17 %i_4, -41073              ; <i1> [#uses=1]

ST_25: ptData3_0_i2_cast [1/1] 0.00ns
bb7.i48:2  %ptData3_0_i2_cast = zext i1 %tmp_s to i17      ; <i17> [#uses=1]

ST_25: ptData32_assign_8_rec [1/1] 2.13ns
bb7.i48:3  %ptData32_assign_8_rec = add i17 %ptData32_assign_6_rec, %ptData3_0_i2_cast ; <i17> [#uses=1]


 <State 26>: 2.39ns
ST_26: v_V [1/2] 2.39ns
bb7.i48:0  %v_V = load i32* %m_result_addr_1, align 4      ; <i32> [#uses=1]

ST_26: stg_171 [1/1] 0.00ns
bb7.i48:4  call void @_ssdm_op_WireWrite.volatile.i32P(i32* %WriteDataPort_0, i32 %v_V) nounwind

ST_26: stg_172 [1/1] 0.00ns
bb7.i48:5  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %WriteEnablePort_0, i1 true) nounwind


 <State 27>: 0.00ns
ST_27: stg_173 [1/1] 0.00ns
bb7.i48:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_27: stg_174 [1/1] 0.00ns
bb7.i48:7  call void @_ssdm_op_WireWrite.volatile.i32P(i32* %WriteDataPort_0, i32 0) nounwind

ST_27: stg_175 [1/1] 0.00ns
bb7.i48:8  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %WriteEnablePort_0, i1 false) nounwind


 <State 28>: 0.00ns
ST_28: stg_176 [1/1] 0.00ns
bb7.i48:9  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_28: stg_177 [1/1] 0.00ns
bb7.i48:10  br label %bb10.i53



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
