# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 00:05:40 on Oct 24,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor3
# Loading __work.decode
# Loading __work.instructiondecoder
# Loading __work.regFile
# Loading __work.ALU_operation
# Loading __work.execute
# Loading __work.ALU
# Loading __work.xor_16b
# Loading __work.and_16b
# Loading __work.rol_16b_4b
# Loading __work.sll_16b_4b
# Loading __work.ror_16b_4b
# Loading __work.srl_16b_4b
# Loading __work.btr_16b
# Loading __work.seq_16b
# Loading __work.slt_16b
# Loading __work.sle_16b
# Loading __work.sco_16b
# Loading __work.branchCnd
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 7015
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 215500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 00:05:41 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
