#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct 20 23:15:37 2021
# Process ID: 2289
# Current directory: /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/ip_tmp
# Command line: vivado  -notrace -mode batch -source run_vivado_gen_ip.tcl
# Log file: /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/ip_tmp/vivado.log
# Journal file: /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/.autopilot/db/ip_tmp/vivado.jou
#-----------------------------------------------------------
source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'matmul_ap_fsub_2_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matmul_ap_fsub_2_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matmul_ap_fsub_2_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'matmul_ap_fadd_2_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matmul_ap_fadd_2_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matmul_ap_fadd_2_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'matmul_ap_fmul_0_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matmul_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matmul_ap_fmul_0_max_dsp_32'...
INFO: [Common 17-206] Exiting Vivado at Wed Oct 20 23:15:51 2021...
