// Seed: 1027053774
module module_0;
  wire id_1;
  ;
  assign module_2.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd0
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  input wire id_3;
  inout wire _id_2;
  inout wor id_1;
  assign id_1 = -1;
  or primCall (id_1, id_3, id_4, id_5);
  logic id_6;
  wire [id_2 : -1] id_7;
endmodule
module module_2 (
    output tri id_0,
    output supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    output wor id_4,
    input supply0 id_5,
    input tri id_6,
    output tri0 id_7,
    input wire id_8,
    input supply0 id_9
);
  assign id_7 = id_8;
  module_0 modCall_1 ();
endmodule
