#ifndef XHCI_REGS_H
#define XHCI_REGS_H
#include "xhci_mem.h"

struct xhci_capability_registers {
    const uint8_t caplength; // Capability Register Length
    const uint8_t reserved0;
    const uint16_t hciversion; // Interface Version Number
    const uint32_t hcsparams1; // Structural Parameters 1
    const uint32_t hcsparams2; // Structural Parameters 2
    const uint32_t hcsparams3; // Structural Parameters 3
    const uint32_t hccparams1; // Capability Parameters 1
    const uint32_t dboff; // Doorbell Offset
    const uint32_t rtsoff; // Runtime Register Space Offset
    const uint32_t hccparams2; // Capability Parameters 2
};

static_assert(sizeof(xhci_capability_registers) == 32);

struct xhci_operational_registers {
    uint32_t usbcmd; // USB Command
    uint32_t usbsts; // USB Status
    uint32_t pagesize; // Page Size
    uint32_t reserved0[2];
    uint32_t dnctrl; // Device Notification Control
    volatile uint64_t crcr; // Command Ring Control
    uint32_t reserved1[4];
    uint64_t dcbaap; // Device Context Base Address Array Pointer
    uint32_t config; // Configure
    uint32_t reserved2[49];
    // Port Register Set offset has to be calculated dynamically based on MAXPORTS
};

static_assert(sizeof(xhci_operational_registers) == 256);

/*
// xHci Spec Section 5.5.2 (page 389)

Note: All registers of the Primary Interrupter shall be initialized before
setting the Run/Stop (RS) flag in the USBCMD register to ‘1’. Secondary
Interrupters may be initialized after RS = ‘1’, however all Secondary
Interrupter registers shall be initialized before an event that targets them is
generated. Not following these rules, shall result in undefined xHC behavior.
*/
struct xhci_interrupter_registers {
    union {
        struct {
            uint32_t IP: 1;
            uint32_t IE: 1;
            uint32_t rsv: 30;
        };

        uint32_t iman;
    };

    uint32_t imod; // Interrupter Moderation
    uint32_t erstsz; // Event Ring Segment Table Size
    uint32_t rsvd; // Reserved
    uint64_t erstba; // Event Ring Segment Table Base Address
    union {
        struct {
            // This index is used to accelerate the checking of
            // an Event Ring Full condition. This field can be 0.
            uint64_t dequeue_erst_segment_index: 3;

            // This bit is set by the controller when it sets the
            // Interrupt Pending bit. Then once your handler is finished
            // handling the event ring, you clear it by writing a '1' to it.
            uint64_t event_handler_busy: 1;

            // Physical address of the _next_ item in the event ring
            uint64_t event_ring_dequeue_pointer: 60;
        };

        uint64_t erdp; // Event Ring Dequeue Pointer (offset 18h)
    };
};

/*
// xHci Spec Section 5.5 Table 5-35: Host Controller Runtime Registers (page 388)

This section defines the xHCI Runtime Register space. The base address of this
register space is referred to as Runtime Base. The Runtime Base shall be 32-
byte aligned and is calculated by adding the value Runtime Register Space
Offset register (refer to Section 5.3.8) to the Capability Base address. All
Runtime registers are multiples of 32 bits in length.
Unless otherwise stated, all registers should be accessed with Dword references
on reads, with an appropriate software mask if needed. A software
read/modify/write mechanism should be invoked for partial writes.
Software should write registers containing a Qword address field using only
Qword references. If a system is incapable of issuing Qword references, then
388 Document Number: 625472, Revision: 1.2b Intel Confidential
writes to the Qword address fields shall be performed using 2 Dword
references; low Dword-first, high-Dword second.
*/
struct xhci_runtime_registers {
    uint32_t mf_index; // Microframe Index (offset 0000h)
    uint32_t rsvdz[7]; // Reserved (offset 001Fh:0004h)
    xhci_interrupter_registers ir[1024]; // Interrupter Register Sets (offset 0020h to 8000h)
};

/*
// xHci Spec Section 5.6 Figure 5-29: Doorbell Register (page 394)

The Doorbell Array is organized as an array of up to 256 Doorbell Registers.
One 32-bit Doorbell Register is defined in the array for each Device Slot.
System software utilizes the Doorbell Register to notify the xHC that it has
Device Slot related work for the xHC to perform.
The number of Doorbell Registers implemented by a particular instantiation of a
host controller is documented in the Number of Device Slots (MaxSlots) field of
the HCSPARAMS1 register (section 5.3.3).
These registers are pointed to by the Doorbell Offset Register (DBOFF) in the
xHC Capability register space. The Doorbell Array base address shall be Dword
aligned and is calculated by adding the value in the DBOFF register (section
5.3.7) to “Base” (the base address of the xHCI Capability register address
space).

All registers are 32 bits in length. Software should read and write these
registers using only Dword accesses

Note: Software shall not write the Doorbell of an endpoint until after it has issued a
Configure Endpoint Command for the endpoint and received a successful
Command Completion Event.
*/
struct xhci_doorbell_register {
    union {
        struct {
            uint8_t db_target;
            uint8_t rsvd;
            uint16_t db_stream_id;
        };

        // Must be accessed using 32-bit dwords
        uint32_t raw;
    };
} __attribute__((packed));

class xhci_doorbell_manager {
public:
    xhci_doorbell_manager(uintptr_t base);

    // TargeValue = 2 + (ZeroBasedEndpoint * 2) + (isOutEp ? 0 : 1)
    void ring_doorbell(uint8_t doorbell, uint8_t target);

    void ring_command_doorbell();

    void ring_control_endpoint_doorbell(uint8_t doorbell);

private:
    xhci_doorbell_register *m_doorbell_registers;
};

struct xhci_extended_capability_entry {
    union {
        struct {
            uint8_t id;
            uint8_t next;

            uint16_t cap_specific;
        };

        uint32_t raw;
    };
};

#define XHCI_NEXT_EXT_CAP_PTR(ptr, next) (volatile uint32_t*)((char*)ptr + (next * sizeof(uint32_t)))

enum class xhci_extended_capability_code {
    revd = 0,
    usb_legacy_support = 1,
    support_protocol = 2,
    extended_power_management = 3,
    iovirtulization_support = 4,
    message_interrupt_support = 5,
    local_memory_support = 6,
    usb_debug_capability_support = 10,
    extended_message_interrupt_support = 17,
};

class xhci_extended_capability {
public:
    xhci_extended_capability(volatile uint32_t *cap_ptr);

    inline volatile uint32_t *base() const { return m_base; }

    inline xhci_extended_capability_code id() const {
        return static_cast<xhci_extended_capability_code>(m_entry.id);
    };
    inline xhci_extended_capability *next() const { return m_next; };

private:
    volatile uint32_t *m_base;
    xhci_extended_capability_entry m_entry;

    xhci_extended_capability *m_next;

    void read_next_ext_caps();
};


// xHci Spec Section 5.4.8 Figure 5-20: Port Status and Control Register (PORTSC) (page 369-370)
struct xhci_portsc_register {
    union {
        struct {
            // Current connect status (RO), if PP is 0, this bit is also 0
            uint32_t    ccs         : 1;

            // Port Enable/Disable (R/WC), if PP is 0, this bit is also 0
            uint32_t    ped         : 1;

            // Reserved and zeroed
            uint32_t    rsvd0       : 1;

            // Over-current active (RO)
            uint32_t    oca         : 1;

            // Port reset (R/W), if PP is 0, this bit is also 0
            uint32_t    pr          : 1;

            // Port link state (R/W), if PP is 0, this bit is also 0
            uint32_t    pls         : 4;

            // Port power (R/W)
            uint32_t    pp          : 1;

            // Port speed (RO)
            uint32_t    port_speed  : 4;

            // Port indicator control (R/W), if PP is 0, this bit is also 0
            uint32_t    pic         : 2;

            // Port link state write strobe (R/W), if PP is 0, this bit is also 0
            uint32_t    lws         : 1;

            // Connect status change (R/WC), if PP is 0, this bit is also 0.
            // ** When transitioning from 0 to a 1, will trigger a Port Status Change Event.
            // ** Clear this bit by writing a '1' to it.
            uint32_t    csc         : 1;

            /*
            Port enable/disable change (R/WC), if PP is 0, this bit is also 0.
            ** When transitioning from 0 to a 1, will trigger a Port Status Change Event.
            ** For a USB2 protocol port, this bit shall be set to ‘1’ only when the port is disabled (EOF2)
            ** For a USB3 protocol port, this bit shall never be set to ‘1’
            ** Software shall clear this bit by writing a ‘1’ to it. Refer to section 4.19.2
            */
            uint32_t    pec         : 1;

            // Warm port reset change (R/WC), if PP is 0, this bit is also 0.
            // ** When transitioning from 0 to a 1, will trigger a Port Status Change Event.
            // ** Reserved and zeroed on USB2 ports.
            // ** Software shall clear this bit by writing a '1' to it.
            uint32_t    wrc         : 1;

            // Over-current change (R/WC), if PP is 0, this bit is also 0.
            // ** When transitioning from 0 to a 1, will trigger a Port Status Change Event.
            // ** Software shall clear this bit by writing a '1' to it.
            uint32_t    occ         : 1;

            // Port reset change (R/WC), if PP is 0, this bit is also 0.
            // ** When transitioning from 0 to a 1, will trigger a Port Status Change Event.
            // ** Software shall clear this bit by writing a '1' to it.
            uint32_t    prc         : 1;

            // Port link state change (R/WC), if PP is 0, this bit is also 0.
            // ** When transitioning from 0 to a 1, will trigger a Port Status Change Event.
            uint32_t    plc         : 1;

            // Port config error change (R/WC), if PP is 0, this bit is also 0.
            // ** When transitioning from 0 to a 1, will trigger a Port Status Change Event.
            // ** Reserved and zeroed on USB2 ports.
            // ** Software shall clear this bit by writing a '1' to it.
            uint32_t    cec         : 1;

            // Cold attach status (R/O), if PP is 0, this bit is also 0.
            uint32_t    cas         : 1;

            // Wake on connect enable (R/W)
            uint32_t    wce         : 1;

            // Wake on disconnect enable (R/W)
            uint32_t    wde         : 1;

            // Wake on over-current enable (R/W)
            uint32_t    woe         : 1;

            // Reserved and zeroed
            uint32_t    rsvd1        : 2;

            // Device removable (RO)
            uint32_t    dr          : 1;

            // Warm port reset (R/WC).
            // ** Reserved and zeroed on USB2 ports.
            uint32_t    wpr         : 1;
        } __attribute__((packed));

        // Must be accessed using 32-bit dwords
        uint32_t raw;
    };
} __attribute__((packed));
static_assert(sizeof(xhci_portsc_register) == sizeof(uint32_t));

class xhci_port_register_manager {
public:
    xhci_port_register_manager(uintptr_t base) : m_base(base) {}

    void read_portsc_reg(xhci_portsc_register& reg) const;
    void write_portsc_reg(xhci_portsc_register& reg) const;

private:
    uintptr_t m_base;

    const size_t m_portsc_offset     = 0x00;
    const size_t m_portpmsc_offset   = 0x04;
    const size_t m_portli_offset     = 0x08;
    const size_t m_porthlpmc_offset  = 0x0C;
};

#endif // XHCI_REGS_H
