Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug 22 21:15:24 2021
| Host         : DESKTOP-7VU3CVE running 64-bit major release  (build 9200)
| Command      : report_methodology -file locktop_async_methodology_drc_routed.rpt -pb locktop_async_methodology_drc_routed.pb -rpx locktop_async_methodology_drc_routed.rpx
| Design       : locktop_async
| Device       : xc7a100tcsg324-3
| Speed File   : -3
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 56
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 16         |
| LUTAR-1   | Warning          | LUT drives async reset alert | 12         |
| TIMING-20 | Warning          | Non-clocked latch            | 28         |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin F1/QBus_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin F1/QBus_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin F1/QBus_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin F1/QBus_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin F2/QBus_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin F2/QBus_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin F2/QBus_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin F2/QBus_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin F3/QBus_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin F3/QBus_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin F3/QBus_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin F3/QBus_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin F4/QBus_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin F4/QBus_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin F4/QBus_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin F4/QBus_reg[3]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell F1/SSDBus_reg[4]_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) S1/SSDBus_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell F1/SSDBus_reg[5]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) S1/SSDBus_reg[5]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell F1/SSDBus_reg[6]_i_3__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) S1/SSDBus_reg[1]/PRE, S1/SSDBus_reg[2]/PRE, S1/SSDBus_reg[6]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell F2/SSDBus_reg[4]_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) S2/SSDBus_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell F2/SSDBus_reg[5]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) S2/SSDBus_reg[5]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell F2/SSDBus_reg[6]_i_3__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) S2/SSDBus_reg[1]/PRE, S2/SSDBus_reg[2]/PRE, S2/SSDBus_reg[6]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell F3/SSDBus_reg[4]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) S3/SSDBus_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell F3/SSDBus_reg[5]_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) S3/SSDBus_reg[5]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell F3/SSDBus_reg[6]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) S3/SSDBus_reg[1]/PRE, S3/SSDBus_reg[2]/PRE, S3/SSDBus_reg[6]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell F4/SSDBus_reg[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) S4/SSDBus_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell F4/SSDBus_reg[5]_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) S4/SSDBus_reg[5]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell F4/SSDBus_reg[6]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) S4/SSDBus_reg[1]/PRE, S4/SSDBus_reg[2]/PRE, S4/SSDBus_reg[6]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch S1/SSDBus_reg[0] cannot be properly analyzed as its control pin S1/SSDBus_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch S1/SSDBus_reg[1] cannot be properly analyzed as its control pin S1/SSDBus_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch S1/SSDBus_reg[2] cannot be properly analyzed as its control pin S1/SSDBus_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch S1/SSDBus_reg[3] cannot be properly analyzed as its control pin S1/SSDBus_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch S1/SSDBus_reg[4] cannot be properly analyzed as its control pin S1/SSDBus_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch S1/SSDBus_reg[5] cannot be properly analyzed as its control pin S1/SSDBus_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch S1/SSDBus_reg[6] cannot be properly analyzed as its control pin S1/SSDBus_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch S2/SSDBus_reg[0] cannot be properly analyzed as its control pin S2/SSDBus_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch S2/SSDBus_reg[1] cannot be properly analyzed as its control pin S2/SSDBus_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch S2/SSDBus_reg[2] cannot be properly analyzed as its control pin S2/SSDBus_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch S2/SSDBus_reg[3] cannot be properly analyzed as its control pin S2/SSDBus_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch S2/SSDBus_reg[4] cannot be properly analyzed as its control pin S2/SSDBus_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch S2/SSDBus_reg[5] cannot be properly analyzed as its control pin S2/SSDBus_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch S2/SSDBus_reg[6] cannot be properly analyzed as its control pin S2/SSDBus_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch S3/SSDBus_reg[0] cannot be properly analyzed as its control pin S3/SSDBus_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch S3/SSDBus_reg[1] cannot be properly analyzed as its control pin S3/SSDBus_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch S3/SSDBus_reg[2] cannot be properly analyzed as its control pin S3/SSDBus_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch S3/SSDBus_reg[3] cannot be properly analyzed as its control pin S3/SSDBus_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch S3/SSDBus_reg[4] cannot be properly analyzed as its control pin S3/SSDBus_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch S3/SSDBus_reg[5] cannot be properly analyzed as its control pin S3/SSDBus_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch S3/SSDBus_reg[6] cannot be properly analyzed as its control pin S3/SSDBus_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch S4/SSDBus_reg[0] cannot be properly analyzed as its control pin S4/SSDBus_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch S4/SSDBus_reg[1] cannot be properly analyzed as its control pin S4/SSDBus_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch S4/SSDBus_reg[2] cannot be properly analyzed as its control pin S4/SSDBus_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch S4/SSDBus_reg[3] cannot be properly analyzed as its control pin S4/SSDBus_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch S4/SSDBus_reg[4] cannot be properly analyzed as its control pin S4/SSDBus_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch S4/SSDBus_reg[5] cannot be properly analyzed as its control pin S4/SSDBus_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch S4/SSDBus_reg[6] cannot be properly analyzed as its control pin S4/SSDBus_reg[6]/G is not reached by a timing clock
Related violations: <none>


