--
-- Definition of a single port ROM for KCPSM program defined by 1014_AES_sourcecode.ind_spaces.short_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 1014_AES_sourcecode.ind_spaces.short_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 1014_AES_sourcecode.ind_spaces.short_inst.asm;
--
architecture low_level_definition of 1014_AES_sourcecode.ind_spaces.short_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "8304832E838F8364950563018304832E83A8838F8364A309AF0483048304831C";
attribute INIT_01 of ram_256_x_16 : label is  "45010405A404A504811E80809513600144014501C45305040405A00480808324";
attribute INIT_02 of ram_256_x_16 : label is  "0511041080809527600144014501C4400405A004A404A5048080951E60014401";
attribute INIT_03 of ram_256_x_16 : label is  "836DA8053F049D3EDF06C4F3A408836DA804A708A607A506A405A80407130612";
attribute INIT_04 of ram_256_x_16 : label is  "C550C58308054501C450C4830805A004A504A708836DA807A608836DA806A508";
attribute INIT_05 of ram_256_x_16 : label is  "C850836D0805A0048080954960044501C750C78308054501C650C68308054501";
attribute INIT_06 of ram_256_x_16 : label is  "8080A804E8048080956660014401C840836D0804A004A4048080955D60014501";
attribute INIT_07 of ram_256_x_16 : label is  "AC08808049018080C882A9008080383FC893D902C893D902C893D902C893837A";
attribute INIT_08 of ram_256_x_16 : label is  "070581863C049D86DC06CEC3818B8080998ADD0EAE008080957D6E018385AD09";
attribute INIT_09 of ram_256_x_16 : label is  "0507C720C6E0C5A0C4600512040E070A0606C710C6D0C590C4500611050D0409";
attribute INIT_0A of ram_256_x_16 : label is  "C660C550C44083CD07070606050504048080C730C6F0C5B0C4700413070F060B";
attribute INIT_0B of ram_256_x_16 : label is  "C4C083CD070F060E050D040CC7B0C6A0C590C48083CD070B060A05090408C770";
attribute INIT_0C of ram_256_x_16 : label is  "AA05C973A9048080C730C620C510C40083CD0713061205110410C7F0C6E0C5D0";
attribute INIT_0D of ram_256_x_16 : label is  "C583C8B338049DDED806A80AC483C8B338049DD8D806C853A804CBA3AB09CA63";
attribute INIT_0E of ram_256_x_16 : label is  "000000008080C783C8B338049DEBD806A809C683C8B338049DE5D806C873A806";
attribute INIT_0F of ram_256_x_16 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"8304832E838F8364950563018304832E83A8838F8364A309AF0483048304831C",
               INIT_01 => X"45010405A404A504811E80809513600144014501C45305040405A00480808324",
               INIT_02 => X"0511041080809527600144014501C4400405A004A404A5048080951E60014401",
               INIT_03 => X"836DA8053F049D3EDF06C4F3A408836DA804A708A607A506A405A80407130612",
               INIT_04 => X"C550C58308054501C450C4830805A004A504A708836DA807A608836DA806A508",
               INIT_05 => X"C850836D0805A0048080954960044501C750C78308054501C650C68308054501",
               INIT_06 => X"8080A804E8048080956660014401C840836D0804A004A4048080955D60014501",
               INIT_07 => X"AC08808049018080C882A9008080383FC893D902C893D902C893D902C893837A",
               INIT_08 => X"070581863C049D86DC06CEC3818B8080998ADD0EAE008080957D6E018385AD09",
               INIT_09 => X"0507C720C6E0C5A0C4600512040E070A0606C710C6D0C590C4500611050D0409",
               INIT_0A => X"C660C550C44083CD07070606050504048080C730C6F0C5B0C4700413070F060B",
               INIT_0B => X"C4C083CD070F060E050D040CC7B0C6A0C590C48083CD070B060A05090408C770",
               INIT_0C => X"AA05C973A9048080C730C620C510C40083CD0713061205110410C7F0C6E0C5D0",
               INIT_0D => X"C583C8B338049DDED806A80AC483C8B338049DD8D806C853A804CBA3AB09CA63",
               INIT_0E => X"000000008080C783C8B338049DEBD806A809C683C8B338049DE5D806C873A806",
               INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 1014_AES_sourcecode.ind_spaces.short_inst.asm.vhd
--
------------------------------------------------------------------------------------

