// Seed: 155112657
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input uwire id_2,
    input wand id_3,
    input tri id_4,
    output uwire id_5,
    input uwire id_6,
    input tri1 id_7,
    input wand id_8,
    input supply1 id_9,
    input supply1 id_10
);
  bit id_12;
  ;
  nand primCall (id_0, id_2, id_8, id_14, id_6, id_10);
  always @(id_12) begin : LABEL_0
    id_12 = id_10;
  end
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
