$date
	Sun Oct 23 09:36:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#478683
b1001 !
1"
#478686
b1001 &
b1001 %
1$
#478687
0"
#478690
b11100 &
b11100 %
#478694
b1110 &
b1110 %
#478698
b111 &
b111 %
#478702
b10110 &
b10110 %
#478706
b1011 &
b1011 %
#478710
b100010 &
b100010 %
#478714
b10001 &
b10001 %
#478718
b110100 &
b110100 %
#478722
b11010 &
b11010 %
#478726
b1101 &
b1101 %
#478730
b101000 &
b101000 %
#478734
b10100 &
b10100 %
#478738
b1010 &
b1010 %
#478742
b101 &
b101 %
#478746
b10000 &
b10000 %
#478750
b1000 &
b1000 %
#478754
b100 &
b100 %
#478758
b10 &
b10 %
#478762
b1 &
b1 %
1#
#478766
b0 &
0#
b0 %
0$
#1513672
b1 !
1"
#1513674
b1 &
b1 %
1$
#1513675
0"
#1513678
1#
#1513682
b0 &
b0 %
0#
0$
#2479538
b1101 &
b1101 %
1$
b1101 !
1"
#2479539
0"
#2479542
b101000 &
b101000 %
#2479546
b10100 &
b10100 %
#2479550
b1010 &
b1010 %
#2479554
b101 &
b101 %
#2479558
b10000 &
b10000 %
#2479562
b1000 &
b1000 %
#2479566
b100 &
b100 %
#2479570
b10 &
b10 %
#2479574
b1 &
1#
b1 %
#2479578
b0 &
b0 %
0#
0$
#4500012
