# Half-Adder
Developed a Half adder in Verilog using Vivado. See READ me for more detailed description of my process
