ARM GAS  /tmp/ccgcMnGe.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_timer.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c"
  18              		.section	.text.timer_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	timer_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	timer_deinit:
  26              	.LVL0:
  27              	.LFB116:
   1:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
   2:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \file    gd32f4xx_timer.c
   3:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief   TIMER driver
   4:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
   5:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
  10:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
  11:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*
  12:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
  14:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
  17:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        this list of conditions and the following disclaimer in the documentation
  21:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        may be used to endorse or promote products derived from this software without
  24:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        specific prior written permission.
  25:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
  26:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
ARM GAS  /tmp/ccgcMnGe.s 			page 2


  32:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
  37:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
  38:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
  39:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** #include "gd32f4xx_timer.h"
  40:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
  41:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
  42:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      deinit a TIMER
  43:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
  44:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
  45:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
  46:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
  47:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_deinit(uint32_t timer_periph)
  48:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
  28              		.loc 1 48 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(timer_periph) {
  32              		.loc 1 49 5 view .LVU1
  48:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(timer_periph) {
  33              		.loc 1 48 1 is_stmt 0 view .LVU2
  34 0000 08B5     		push	{r3, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
  39              		.loc 1 49 5 view .LVU3
  40 0002 4E4B     		ldr	r3, .L21
  41 0004 9842     		cmp	r0, r3
  42 0006 00F09280 		beq	.L2
  43 000a 22D8     		bhi	.L3
  44 000c A3F58053 		sub	r3, r3, #4096
  45 0010 9842     		cmp	r0, r3
  46 0012 62D0     		beq	.L4
  47 0014 0BD8     		bhi	.L5
  48 0016 A3F50063 		sub	r3, r3, #2048
  49 001a 9842     		cmp	r0, r3
  50 001c 4FD0     		beq	.L6
  51 001e 03F58063 		add	r3, r3, #1024
  52 0022 9842     		cmp	r0, r3
  53 0024 52D0     		beq	.L7
  54 0026 B0F1804F 		cmp	r0, #1073741824
  55 002a 41D0     		beq	.L8
  56              	.L1:
  50:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER0:
  51:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER0 */
  52:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER0RST);
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  54:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  55:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER1:
  56:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER1 */
  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER1RST);
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
ARM GAS  /tmp/ccgcMnGe.s 			page 3


  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  60:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER2:
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER2 */
  62:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER2RST);
  63:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  64:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER3:
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER3 */
  67:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER3RST);
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  69:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER4:
  71:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER4 */
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER4RST);
  73:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
  74:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  75:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER5:
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER5 */
  77:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER5RST);
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
  79:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  80:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER6:
  81:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER6 */
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER6RST);
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
  84:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  85:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER7:
  86:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER7 */
  87:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER7RST);
  88:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
  89:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER8:
  91:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER8 */
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER8RST);
  93:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
  94:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  95:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER9:
  96:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER9 */
  97:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER9RST);
  98:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
  99:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER10:
 101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER10 */
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER10RST);
 103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER11:
 106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER11 */
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER11RST);
 108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER11RST);
 109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER12:
 111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER12 */
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER12RST);
 113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER13:
ARM GAS  /tmp/ccgcMnGe.s 			page 4


 116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset TIMER13 */
 117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_enable(RCU_TIMER13RST);
 118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
 119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
 121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
  57              		.loc 1 123 1 view .LVU4
  58 002c 08BD     		pop	{r3, pc}
  59              	.L5:
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER0:
  60              		.loc 1 49 5 view .LVU5
  61 002e 444B     		ldr	r3, .L21+4
  62 0030 9842     		cmp	r0, r3
  63 0032 59D0     		beq	.L10
  64 0034 03F58063 		add	r3, r3, #1024
  65 0038 9842     		cmp	r0, r3
  66 003a 71D0     		beq	.L11
  67 003c A3F50063 		sub	r3, r3, #2048
  68 0040 9842     		cmp	r0, r3
  69 0042 F3D1     		bne	.L1
  77:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
  70              		.loc 1 77 9 is_stmt 1 view .LVU6
  71 0044 40F60400 		movw	r0, #2052
  72              	.LVL1:
  77:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
  73              		.loc 1 77 9 is_stmt 0 view .LVU7
  74 0048 FFF7FEFF 		bl	rcu_periph_reset_enable
  75              	.LVL2:
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
  76              		.loc 1 78 9 is_stmt 1 view .LVU8
  77 004c 40F60400 		movw	r0, #2052
  78 0050 2AE0     		b	.L20
  79              	.LVL3:
  80              	.L3:
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER0:
  81              		.loc 1 49 5 is_stmt 0 view .LVU9
  82 0052 3C4B     		ldr	r3, .L21+8
  83 0054 9842     		cmp	r0, r3
  84 0056 55D0     		beq	.L13
  85 0058 12D8     		bhi	.L14
  86 005a A3F58043 		sub	r3, r3, #16384
  87 005e 9842     		cmp	r0, r3
  88 0060 1CD0     		beq	.L15
  89 0062 03F58063 		add	r3, r3, #1024
  90 0066 9842     		cmp	r0, r3
  91 0068 45D0     		beq	.L16
  92 006a A3F56443 		sub	r3, r3, #58368
  93 006e 9842     		cmp	r0, r3
  94 0070 DCD1     		bne	.L1
 117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
  95              		.loc 1 117 9 is_stmt 1 view .LVU10
  96 0072 40F60800 		movw	r0, #2056
  97              	.LVL4:
 117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
  98              		.loc 1 117 9 is_stmt 0 view .LVU11
ARM GAS  /tmp/ccgcMnGe.s 			page 5


  99 0076 FFF7FEFF 		bl	rcu_periph_reset_enable
 100              	.LVL5:
 118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 101              		.loc 1 118 9 is_stmt 1 view .LVU12
 102 007a 40F60800 		movw	r0, #2056
 103 007e 13E0     		b	.L20
 104              	.LVL6:
 105              	.L14:
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER0:
 106              		.loc 1 49 5 is_stmt 0 view .LVU13
 107 0080 314B     		ldr	r3, .L21+12
 108 0082 9842     		cmp	r0, r3
 109 0084 45D0     		beq	.L18
 110 0086 03F58063 		add	r3, r3, #1024
 111 008a 9842     		cmp	r0, r3
 112 008c CED1     		bne	.L1
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 113              		.loc 1 102 9 is_stmt 1 view .LVU14
 114 008e 40F61210 		movw	r0, #2322
 115              	.LVL7:
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 116              		.loc 1 102 9 is_stmt 0 view .LVU15
 117 0092 FFF7FEFF 		bl	rcu_periph_reset_enable
 118              	.LVL8:
 103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 119              		.loc 1 103 9 is_stmt 1 view .LVU16
 120 0096 40F61210 		movw	r0, #2322
 121 009a 05E0     		b	.L20
 122              	.LVL9:
 123              	.L15:
  52:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 124              		.loc 1 52 9 view .LVU17
 125 009c 4FF41060 		mov	r0, #2304
 126              	.LVL10:
  52:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 127              		.loc 1 52 9 is_stmt 0 view .LVU18
 128 00a0 FFF7FEFF 		bl	rcu_periph_reset_enable
 129              	.LVL11:
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 130              		.loc 1 53 9 is_stmt 1 view .LVU19
 131 00a4 4FF41060 		mov	r0, #2304
 132              	.L20:
 133              		.loc 1 123 1 is_stmt 0 view .LVU20
 134 00a8 BDE80840 		pop	{r3, lr}
 135              	.LCFI1:
 136              		.cfi_remember_state
 137              		.cfi_restore 14
 138              		.cfi_restore 3
 139              		.cfi_def_cfa_offset 0
 118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 140              		.loc 1 118 9 view .LVU21
 141 00ac FFF7FEBF 		b	rcu_periph_reset_disable
 142              	.LVL12:
 143              	.L8:
 144              	.LCFI2:
 145              		.cfi_restore_state
  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
ARM GAS  /tmp/ccgcMnGe.s 			page 6


 146              		.loc 1 57 9 is_stmt 1 view .LVU22
 147 00b0 4FF40060 		mov	r0, #2048
 148              	.LVL13:
  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
 149              		.loc 1 57 9 is_stmt 0 view .LVU23
 150 00b4 FFF7FEFF 		bl	rcu_periph_reset_enable
 151              	.LVL14:
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 152              		.loc 1 58 9 is_stmt 1 view .LVU24
 153 00b8 4FF40060 		mov	r0, #2048
 154 00bc F4E7     		b	.L20
 155              	.LVL15:
 156              	.L6:
  62:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 157              		.loc 1 62 9 view .LVU25
 158 00be 40F60100 		movw	r0, #2049
 159              	.LVL16:
  62:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 160              		.loc 1 62 9 is_stmt 0 view .LVU26
 161 00c2 FFF7FEFF 		bl	rcu_periph_reset_enable
 162              	.LVL17:
  63:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 163              		.loc 1 63 9 is_stmt 1 view .LVU27
 164 00c6 40F60100 		movw	r0, #2049
 165 00ca EDE7     		b	.L20
 166              	.LVL18:
 167              	.L7:
  67:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
 168              		.loc 1 67 9 view .LVU28
 169 00cc 40F60200 		movw	r0, #2050
 170              	.LVL19:
  67:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
 171              		.loc 1 67 9 is_stmt 0 view .LVU29
 172 00d0 FFF7FEFF 		bl	rcu_periph_reset_enable
 173              	.LVL20:
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 174              		.loc 1 68 9 is_stmt 1 view .LVU30
 175 00d4 40F60200 		movw	r0, #2050
 176 00d8 E6E7     		b	.L20
 177              	.LVL21:
 178              	.L4:
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
 179              		.loc 1 72 9 view .LVU31
 180 00da 40F60300 		movw	r0, #2051
 181              	.LVL22:
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
 182              		.loc 1 72 9 is_stmt 0 view .LVU32
 183 00de FFF7FEFF 		bl	rcu_periph_reset_enable
 184              	.LVL23:
  73:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 185              		.loc 1 73 9 is_stmt 1 view .LVU33
 186 00e2 40F60300 		movw	r0, #2051
 187 00e6 DFE7     		b	.L20
 188              	.LVL24:
 189              	.L10:
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 190              		.loc 1 82 9 view .LVU34
ARM GAS  /tmp/ccgcMnGe.s 			page 7


 191 00e8 40F60500 		movw	r0, #2053
 192              	.LVL25:
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 193              		.loc 1 82 9 is_stmt 0 view .LVU35
 194 00ec FFF7FEFF 		bl	rcu_periph_reset_enable
 195              	.LVL26:
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 196              		.loc 1 83 9 is_stmt 1 view .LVU36
 197 00f0 40F60500 		movw	r0, #2053
 198 00f4 D8E7     		b	.L20
 199              	.LVL27:
 200              	.L16:
  87:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
 201              		.loc 1 87 9 view .LVU37
 202 00f6 40F60110 		movw	r0, #2305
 203              	.LVL28:
  87:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
 204              		.loc 1 87 9 is_stmt 0 view .LVU38
 205 00fa FFF7FEFF 		bl	rcu_periph_reset_enable
 206              	.LVL29:
  88:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 207              		.loc 1 88 9 is_stmt 1 view .LVU39
 208 00fe 40F60110 		movw	r0, #2305
 209 0102 D1E7     		b	.L20
 210              	.LVL30:
 211              	.L13:
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
 212              		.loc 1 92 9 view .LVU40
 213 0104 4FF41160 		mov	r0, #2320
 214              	.LVL31:
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
 215              		.loc 1 92 9 is_stmt 0 view .LVU41
 216 0108 FFF7FEFF 		bl	rcu_periph_reset_enable
 217              	.LVL32:
  93:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 218              		.loc 1 93 9 is_stmt 1 view .LVU42
 219 010c 4FF41160 		mov	r0, #2320
 220 0110 CAE7     		b	.L20
 221              	.LVL33:
 222              	.L18:
  97:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
 223              		.loc 1 97 9 view .LVU43
 224 0112 40F61110 		movw	r0, #2321
 225              	.LVL34:
  97:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
 226              		.loc 1 97 9 is_stmt 0 view .LVU44
 227 0116 FFF7FEFF 		bl	rcu_periph_reset_enable
 228              	.LVL35:
  98:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 229              		.loc 1 98 9 is_stmt 1 view .LVU45
 230 011a 40F61110 		movw	r0, #2321
 231 011e C3E7     		b	.L20
 232              	.LVL36:
 233              	.L11:
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER11RST);
 234              		.loc 1 107 9 view .LVU46
 235 0120 40F60600 		movw	r0, #2054
ARM GAS  /tmp/ccgcMnGe.s 			page 8


 236              	.LVL37:
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER11RST);
 237              		.loc 1 107 9 is_stmt 0 view .LVU47
 238 0124 FFF7FEFF 		bl	rcu_periph_reset_enable
 239              	.LVL38:
 108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 240              		.loc 1 108 9 is_stmt 1 view .LVU48
 241 0128 40F60600 		movw	r0, #2054
 242 012c BCE7     		b	.L20
 243              	.LVL39:
 244              	.L2:
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 245              		.loc 1 112 9 view .LVU49
 246 012e 40F60700 		movw	r0, #2055
 247              	.LVL40:
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 248              		.loc 1 112 9 is_stmt 0 view .LVU50
 249 0132 FFF7FEFF 		bl	rcu_periph_reset_enable
 250              	.LVL41:
 113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 251              		.loc 1 113 9 is_stmt 1 view .LVU51
 252 0136 40F60700 		movw	r0, #2055
 253 013a B5E7     		b	.L20
 254              	.L22:
 255              		.align	2
 256              	.L21:
 257 013c 001C0040 		.word	1073748992
 258 0140 00140040 		.word	1073746944
 259 0144 00400140 		.word	1073823744
 260 0148 00440140 		.word	1073824768
 261              		.cfi_endproc
 262              	.LFE116:
 264              		.section	.text.timer_struct_para_init,"ax",%progbits
 265              		.align	1
 266              		.global	timer_struct_para_init
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 271              	timer_struct_para_init:
 272              	.LVL42:
 273              	.LFB117:
 124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      initialize TIMER init parameter struct with a default value
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  initpara: init parameter struct
 128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_struct_para_init(timer_parameter_struct *initpara)
 132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 274              		.loc 1 132 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278              		@ link register save eliminated.
 133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* initialize the init parameter struct member with the default value */
 134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     initpara->prescaler         = 0U;
ARM GAS  /tmp/ccgcMnGe.s 			page 9


 279              		.loc 1 134 5 view .LVU53
 135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 280              		.loc 1 135 5 view .LVU54
 136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     initpara->counterdirection  = TIMER_COUNTER_UP;
 281              		.loc 1 136 5 view .LVU55
 137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     initpara->period            = 65535U;
 282              		.loc 1 137 5 view .LVU56
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 283              		.loc 1 138 5 view .LVU57
 139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     initpara->repetitioncounter = 0U;
 284              		.loc 1 139 5 view .LVU58
 134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 285              		.loc 1 134 33 is_stmt 0 view .LVU59
 286 0000 0023     		movs	r3, #0
 137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 287              		.loc 1 137 33 view .LVU60
 288 0002 4FF6FF72 		movw	r2, #65535
 136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     initpara->period            = 65535U;
 289              		.loc 1 136 33 view .LVU61
 290 0006 C0E90033 		strd	r3, r3, [r0]
 137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 291              		.loc 1 137 33 view .LVU62
 292 000a 8260     		str	r2, [r0, #8]
 293              		.loc 1 139 33 view .LVU63
 294 000c 0373     		strb	r3, [r0, #12]
 140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 295              		.loc 1 140 1 view .LVU64
 296 000e 7047     		bx	lr
 297              		.cfi_endproc
 298              	.LFE117:
 300              		.section	.text.timer_init,"ax",%progbits
 301              		.align	1
 302              		.global	timer_init
 303              		.syntax unified
 304              		.thumb
 305              		.thumb_func
 307              	timer_init:
 308              	.LVL43:
 309              	.LFB118:
 141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      initialize TIMER counter
 144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  initpara: init parameter struct
 146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 prescaler: prescaler value of the counter clock,0~65535
 147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 alignedmode: TIMER_COUNTER_EDGE,TIMER_COUNTER_CENTER_DOWN,TIMER_COUNTER_CENTER_UP,T
 148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 counterdirection: TIMER_COUNTER_UP,TIMER_COUNTER_DOWN
 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 period: counter auto reload value,(TIMER1,TIMER4,32 bit)
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 clockdivision: TIMER_CKDIV_DIV1,TIMER_CKDIV_DIV2,TIMER_CKDIV_DIV4
 151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 repetitioncounter: counter repetition value,0~255
 152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_init(uint32_t timer_periph, timer_parameter_struct *initpara)
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 310              		.loc 1 156 1 is_stmt 1 view -0
 311              		.cfi_startproc
ARM GAS  /tmp/ccgcMnGe.s 			page 10


 312              		@ args = 0, pretend = 0, frame = 0
 313              		@ frame_needed = 0, uses_anonymous_args = 0
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure the counter prescaler value */
 158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_PSC(timer_periph) = (uint16_t)initpara->prescaler;
 314              		.loc 1 158 5 view .LVU66
 315              		.loc 1 158 31 is_stmt 0 view .LVU67
 316 0000 0B88     		ldrh	r3, [r1]
 159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure the counter direction and aligned mode */
 161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph)
 317              		.loc 1 161 7 view .LVU68
 318 0002 174A     		ldr	r2, .L30
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure the counter prescaler value */
 319              		.loc 1 156 1 view .LVU69
 320 0004 10B5     		push	{r4, lr}
 321              	.LCFI3:
 322              		.cfi_def_cfa_offset 8
 323              		.cfi_offset 4, -8
 324              		.cfi_offset 14, -4
 158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 325              		.loc 1 158 29 view .LVU70
 326 0006 8362     		str	r3, [r0, #40]
 327              		.loc 1 161 5 is_stmt 1 view .LVU71
 328              		.loc 1 161 7 is_stmt 0 view .LVU72
 329 0008 20F48063 		bic	r3, r0, #1024
 330 000c 9342     		cmp	r3, r2
 331 000e 04D0     		beq	.L25
 332              		.loc 1 161 33 discriminator 1 view .LVU73
 333 0010 20F44062 		bic	r2, r0, #3072
 334 0014 B2F1804F 		cmp	r2, #1073741824
 335 0018 0BD1     		bne	.L26
 336              	.L25:
 162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) || (TIMER7 == timer_periph)) {
 163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)(TIMER_CTL0_DIR | TIMER_CTL0_CAM);
 337              		.loc 1 163 9 is_stmt 1 view .LVU74
 338 001a 0268     		ldr	r2, [r0]
 339              		.loc 1 163 34 is_stmt 0 view .LVU75
 340 001c 22F07002 		bic	r2, r2, #112
 341 0020 0260     		str	r2, [r0]
 164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 342              		.loc 1 164 9 is_stmt 1 view .LVU76
 343 0022 0468     		ldr	r4, [r0]
 344              		.loc 1 164 37 is_stmt 0 view .LVU77
 345 0024 4A88     		ldrh	r2, [r1, #2]
 346              		.loc 1 164 34 view .LVU78
 347 0026 2243     		orrs	r2, r2, r4
 348 0028 0260     		str	r2, [r0]
 165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->counterdirection;
 349              		.loc 1 165 9 is_stmt 1 view .LVU79
 350 002a 0468     		ldr	r4, [r0]
 351              		.loc 1 165 37 is_stmt 0 view .LVU80
 352 002c 8A88     		ldrh	r2, [r1, #4]
 353              		.loc 1 165 34 view .LVU81
 354 002e 2243     		orrs	r2, r2, r4
 355 0030 0260     		str	r2, [r0]
 356              	.L26:
 166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
ARM GAS  /tmp/ccgcMnGe.s 			page 11


 167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure the autoreload value */
 169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)initpara->period;
 357              		.loc 1 169 5 is_stmt 1 view .LVU82
 358              		.loc 1 169 49 is_stmt 0 view .LVU83
 359 0032 8A68     		ldr	r2, [r1, #8]
 360              		.loc 1 169 29 view .LVU84
 361 0034 C262     		str	r2, [r0, #44]
 170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if((TIMER5 != timer_periph) && (TIMER6 != timer_periph)) {
 362              		.loc 1 171 5 is_stmt 1 view .LVU85
 363              		.loc 1 171 7 is_stmt 0 view .LVU86
 364 0036 0B4A     		ldr	r2, .L30+4
 365 0038 9342     		cmp	r3, r2
 366 003a 0CD0     		beq	.L28
 172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CKDIV bit */
 173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CKDIV;
 367              		.loc 1 173 9 is_stmt 1 view .LVU87
 368 003c 0268     		ldr	r2, [r0]
 369              		.loc 1 173 34 is_stmt 0 view .LVU88
 370 003e 22F44072 		bic	r2, r2, #768
 371 0042 0260     		str	r2, [r0]
 174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->clockdivision;
 372              		.loc 1 174 9 is_stmt 1 view .LVU89
 373 0044 0468     		ldr	r4, [r0]
 374              		.loc 1 174 37 is_stmt 0 view .LVU90
 375 0046 CA88     		ldrh	r2, [r1, #6]
 376              		.loc 1 174 34 view .LVU91
 377 0048 2243     		orrs	r2, r2, r4
 378 004a 0260     		str	r2, [r0]
 175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 379              		.loc 1 177 5 is_stmt 1 view .LVU92
 380              		.loc 1 177 7 is_stmt 0 view .LVU93
 381 004c 044A     		ldr	r2, .L30
 382 004e 9342     		cmp	r3, r2
 178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure the repetition counter value */
 179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CREP(timer_periph) = (uint32_t)initpara->repetitioncounter;
 383              		.loc 1 179 9 is_stmt 1 view .LVU94
 384              		.loc 1 179 36 is_stmt 0 view .LVU95
 385 0050 04BF     		itt	eq
 386 0052 0B7B     		ldrbeq	r3, [r1, #12]	@ zero_extendqisi2
 387              		.loc 1 179 34 view .LVU96
 388 0054 0363     		streq	r3, [r0, #48]
 389              	.L28:
 180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* generate an update event */
 183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 390              		.loc 1 183 5 is_stmt 1 view .LVU97
 391 0056 4369     		ldr	r3, [r0, #20]
 392              		.loc 1 183 31 is_stmt 0 view .LVU98
 393 0058 43F00103 		orr	r3, r3, #1
 394 005c 4361     		str	r3, [r0, #20]
 184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 395              		.loc 1 184 1 view .LVU99
ARM GAS  /tmp/ccgcMnGe.s 			page 12


 396 005e 10BD     		pop	{r4, pc}
 397              	.L31:
 398              		.align	2
 399              	.L30:
 400 0060 00000140 		.word	1073807360
 401 0064 00100040 		.word	1073745920
 402              		.cfi_endproc
 403              	.LFE118:
 405              		.section	.text.timer_enable,"ax",%progbits
 406              		.align	1
 407              		.global	timer_enable
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 412              	timer_enable:
 413              	.LVL44:
 414              	.LFB119:
 185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      enable a TIMER
 188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_enable(uint32_t timer_periph)
 193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 415              		.loc 1 193 1 is_stmt 1 view -0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              		@ link register save eliminated.
 194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 420              		.loc 1 194 5 view .LVU101
 421 0000 0368     		ldr	r3, [r0]
 422              		.loc 1 194 30 is_stmt 0 view .LVU102
 423 0002 43F00103 		orr	r3, r3, #1
 424 0006 0360     		str	r3, [r0]
 195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 425              		.loc 1 195 1 view .LVU103
 426 0008 7047     		bx	lr
 427              		.cfi_endproc
 428              	.LFE119:
 430              		.section	.text.timer_disable,"ax",%progbits
 431              		.align	1
 432              		.global	timer_disable
 433              		.syntax unified
 434              		.thumb
 435              		.thumb_func
 437              	timer_disable:
 438              	.LVL45:
 439              	.LFB120:
 196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      disable a TIMER
 199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
ARM GAS  /tmp/ccgcMnGe.s 			page 13


 202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_disable(uint32_t timer_periph)
 204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 440              		.loc 1 204 1 is_stmt 1 view -0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 0
 443              		@ frame_needed = 0, uses_anonymous_args = 0
 444              		@ link register save eliminated.
 205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CEN;
 445              		.loc 1 205 5 view .LVU105
 446 0000 0368     		ldr	r3, [r0]
 447              		.loc 1 205 30 is_stmt 0 view .LVU106
 448 0002 23F00103 		bic	r3, r3, #1
 449 0006 0360     		str	r3, [r0]
 206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 450              		.loc 1 206 1 view .LVU107
 451 0008 7047     		bx	lr
 452              		.cfi_endproc
 453              	.LFE120:
 455              		.section	.text.timer_auto_reload_shadow_enable,"ax",%progbits
 456              		.align	1
 457              		.global	timer_auto_reload_shadow_enable
 458              		.syntax unified
 459              		.thumb
 460              		.thumb_func
 462              	timer_auto_reload_shadow_enable:
 463              	.LVL46:
 464              	.LFB121:
 207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 208:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      enable the auto reload shadow function
 210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 213:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 214:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_auto_reload_shadow_enable(uint32_t timer_periph)
 215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 465              		.loc 1 215 1 is_stmt 1 view -0
 466              		.cfi_startproc
 467              		@ args = 0, pretend = 0, frame = 0
 468              		@ frame_needed = 0, uses_anonymous_args = 0
 469              		@ link register save eliminated.
 216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_ARSE;
 470              		.loc 1 216 5 view .LVU109
 471 0000 0368     		ldr	r3, [r0]
 472              		.loc 1 216 30 is_stmt 0 view .LVU110
 473 0002 43F08003 		orr	r3, r3, #128
 474 0006 0360     		str	r3, [r0]
 217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 475              		.loc 1 217 1 view .LVU111
 476 0008 7047     		bx	lr
 477              		.cfi_endproc
 478              	.LFE121:
 480              		.section	.text.timer_auto_reload_shadow_disable,"ax",%progbits
 481              		.align	1
 482              		.global	timer_auto_reload_shadow_disable
 483              		.syntax unified
ARM GAS  /tmp/ccgcMnGe.s 			page 14


 484              		.thumb
 485              		.thumb_func
 487              	timer_auto_reload_shadow_disable:
 488              	.LVL47:
 489              	.LFB122:
 218:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 220:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      disable the auto reload shadow function
 221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 222:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 225:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_auto_reload_shadow_disable(uint32_t timer_periph)
 226:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 490              		.loc 1 226 1 is_stmt 1 view -0
 491              		.cfi_startproc
 492              		@ args = 0, pretend = 0, frame = 0
 493              		@ frame_needed = 0, uses_anonymous_args = 0
 494              		@ link register save eliminated.
 227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_ARSE;
 495              		.loc 1 227 5 view .LVU113
 496 0000 0368     		ldr	r3, [r0]
 497              		.loc 1 227 30 is_stmt 0 view .LVU114
 498 0002 23F08003 		bic	r3, r3, #128
 499 0006 0360     		str	r3, [r0]
 228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 500              		.loc 1 228 1 view .LVU115
 501 0008 7047     		bx	lr
 502              		.cfi_endproc
 503              	.LFE122:
 505              		.section	.text.timer_update_event_enable,"ax",%progbits
 506              		.align	1
 507              		.global	timer_update_event_enable
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
 512              	timer_update_event_enable:
 513              	.LVL48:
 514              	.LFB123:
 229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      enable the update event
 232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_update_event_enable(uint32_t timer_periph)
 237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 515              		.loc 1 237 1 is_stmt 1 view -0
 516              		.cfi_startproc
 517              		@ args = 0, pretend = 0, frame = 0
 518              		@ frame_needed = 0, uses_anonymous_args = 0
 519              		@ link register save eliminated.
 238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPDIS;
 520              		.loc 1 238 5 view .LVU117
 521 0000 0368     		ldr	r3, [r0]
 522              		.loc 1 238 30 is_stmt 0 view .LVU118
ARM GAS  /tmp/ccgcMnGe.s 			page 15


 523 0002 23F00203 		bic	r3, r3, #2
 524 0006 0360     		str	r3, [r0]
 239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 525              		.loc 1 239 1 view .LVU119
 526 0008 7047     		bx	lr
 527              		.cfi_endproc
 528              	.LFE123:
 530              		.section	.text.timer_update_event_disable,"ax",%progbits
 531              		.align	1
 532              		.global	timer_update_event_disable
 533              		.syntax unified
 534              		.thumb
 535              		.thumb_func
 537              	timer_update_event_disable:
 538              	.LVL49:
 539              	.LFB124:
 240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      disable the update event
 243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_update_event_disable(uint32_t timer_periph)
 248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 540              		.loc 1 248 1 is_stmt 1 view -0
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 0
 543              		@ frame_needed = 0, uses_anonymous_args = 0
 544              		@ link register save eliminated.
 249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_CTL0_UPDIS;
 545              		.loc 1 249 5 view .LVU121
 546 0000 0368     		ldr	r3, [r0]
 547              		.loc 1 249 30 is_stmt 0 view .LVU122
 548 0002 43F00203 		orr	r3, r3, #2
 549 0006 0360     		str	r3, [r0]
 250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 550              		.loc 1 250 1 view .LVU123
 551 0008 7047     		bx	lr
 552              		.cfi_endproc
 553              	.LFE124:
 555              		.section	.text.timer_counter_alignment,"ax",%progbits
 556              		.align	1
 557              		.global	timer_counter_alignment
 558              		.syntax unified
 559              		.thumb
 560              		.thumb_func
 562              	timer_counter_alignment:
 563              	.LVL50:
 564              	.LFB125:
 251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      set TIMER counter alignment mode
 254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  aligned:
 256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_COUNTER_EDGE: edge-aligned mode
ARM GAS  /tmp/ccgcMnGe.s 			page 16


 258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
 259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
 260:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
 261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)
 265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 565              		.loc 1 265 1 is_stmt 1 view -0
 566              		.cfi_startproc
 567              		@ args = 0, pretend = 0, frame = 0
 568              		@ frame_needed = 0, uses_anonymous_args = 0
 569              		@ link register save eliminated.
 266:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CAM;
 570              		.loc 1 266 5 view .LVU125
 571 0000 0368     		ldr	r3, [r0]
 572              		.loc 1 266 30 is_stmt 0 view .LVU126
 573 0002 23F06003 		bic	r3, r3, #96
 574 0006 0360     		str	r3, [r0]
 267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 575              		.loc 1 267 5 is_stmt 1 view .LVU127
 576 0008 0368     		ldr	r3, [r0]
 577              		.loc 1 267 30 is_stmt 0 view .LVU128
 578 000a 1943     		orrs	r1, r1, r3
 579              	.LVL51:
 580              		.loc 1 267 30 view .LVU129
 581 000c 0160     		str	r1, [r0]
 268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 582              		.loc 1 268 1 view .LVU130
 583 000e 7047     		bx	lr
 584              		.cfi_endproc
 585              	.LFE125:
 587              		.section	.text.timer_counter_up_direction,"ax",%progbits
 588              		.align	1
 589              		.global	timer_counter_up_direction
 590              		.syntax unified
 591              		.thumb
 592              		.thumb_func
 594              	timer_counter_up_direction:
 595              	.LVL52:
 596              	.LFB126:
 269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      set TIMER counter up direction
 272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_counter_up_direction(uint32_t timer_periph)
 277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 597              		.loc 1 277 1 is_stmt 1 view -0
 598              		.cfi_startproc
 599              		@ args = 0, pretend = 0, frame = 0
 600              		@ frame_needed = 0, uses_anonymous_args = 0
 601              		@ link register save eliminated.
 278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_DIR;
 602              		.loc 1 278 5 view .LVU132
ARM GAS  /tmp/ccgcMnGe.s 			page 17


 603 0000 0368     		ldr	r3, [r0]
 604              		.loc 1 278 30 is_stmt 0 view .LVU133
 605 0002 23F01003 		bic	r3, r3, #16
 606 0006 0360     		str	r3, [r0]
 279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 607              		.loc 1 279 1 view .LVU134
 608 0008 7047     		bx	lr
 609              		.cfi_endproc
 610              	.LFE126:
 612              		.section	.text.timer_counter_down_direction,"ax",%progbits
 613              		.align	1
 614              		.global	timer_counter_down_direction
 615              		.syntax unified
 616              		.thumb
 617              		.thumb_func
 619              	timer_counter_down_direction:
 620              	.LVL53:
 621              	.LFB127:
 280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 282:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      set TIMER counter down direction
 283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 285:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 286:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_counter_down_direction(uint32_t timer_periph)
 288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 622              		.loc 1 288 1 is_stmt 1 view -0
 623              		.cfi_startproc
 624              		@ args = 0, pretend = 0, frame = 0
 625              		@ frame_needed = 0, uses_anonymous_args = 0
 626              		@ link register save eliminated.
 289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_DIR;
 627              		.loc 1 289 5 view .LVU136
 628 0000 0368     		ldr	r3, [r0]
 629              		.loc 1 289 30 is_stmt 0 view .LVU137
 630 0002 43F01003 		orr	r3, r3, #16
 631 0006 0360     		str	r3, [r0]
 290:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 632              		.loc 1 290 1 view .LVU138
 633 0008 7047     		bx	lr
 634              		.cfi_endproc
 635              	.LFE127:
 637              		.section	.text.timer_prescaler_config,"ax",%progbits
 638              		.align	1
 639              		.global	timer_prescaler_config
 640              		.syntax unified
 641              		.thumb
 642              		.thumb_func
 644              	timer_prescaler_config:
 645              	.LVL54:
 646              	.LFB128:
 291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER prescaler
 294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 295:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  prescaler: prescaler value,0~65535
ARM GAS  /tmp/ccgcMnGe.s 			page 18


 296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  pscreload: prescaler reload mode
 297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_PSC_RELOAD_NOW: the prescaler is loaded right now
 299:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_PSC_RELOAD_UPDATE: the prescaler is loaded at the next update event
 300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 302:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint8_t pscreload)
 304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 647              		.loc 1 304 1 is_stmt 1 view -0
 648              		.cfi_startproc
 649              		@ args = 0, pretend = 0, frame = 0
 650              		@ frame_needed = 0, uses_anonymous_args = 0
 651              		@ link register save eliminated.
 305:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 652              		.loc 1 305 5 view .LVU140
 653              		.loc 1 305 29 is_stmt 0 view .LVU141
 654 0000 8162     		str	r1, [r0, #40]
 306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_PSC_RELOAD_NOW == pscreload) {
 655              		.loc 1 307 5 is_stmt 1 view .LVU142
 656              		.loc 1 307 7 is_stmt 0 view .LVU143
 657 0002 1AB9     		cbnz	r2, .L41
 308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 658              		.loc 1 308 9 is_stmt 1 view .LVU144
 659 0004 4369     		ldr	r3, [r0, #20]
 660              		.loc 1 308 35 is_stmt 0 view .LVU145
 661 0006 43F00103 		orr	r3, r3, #1
 662 000a 4361     		str	r3, [r0, #20]
 663              	.L41:
 309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 310:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 664              		.loc 1 310 1 view .LVU146
 665 000c 7047     		bx	lr
 666              		.cfi_endproc
 667              	.LFE128:
 669              		.section	.text.timer_repetition_value_config,"ax",%progbits
 670              		.align	1
 671              		.global	timer_repetition_value_config
 672              		.syntax unified
 673              		.thumb
 674              		.thumb_func
 676              	timer_repetition_value_config:
 677              	.LVL55:
 678              	.LFB129:
 311:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER repetition register value
 314:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 315:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  repetition: the counter repetition value,0~255
 316:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 318:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 319:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_repetition_value_config(uint32_t timer_periph, uint16_t repetition)
 320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 679              		.loc 1 320 1 is_stmt 1 view -0
 680              		.cfi_startproc
ARM GAS  /tmp/ccgcMnGe.s 			page 19


 681              		@ args = 0, pretend = 0, frame = 0
 682              		@ frame_needed = 0, uses_anonymous_args = 0
 683              		@ link register save eliminated.
 321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
 684              		.loc 1 321 5 view .LVU148
 685              		.loc 1 321 30 is_stmt 0 view .LVU149
 686 0000 0163     		str	r1, [r0, #48]
 322:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 687              		.loc 1 322 1 view .LVU150
 688 0002 7047     		bx	lr
 689              		.cfi_endproc
 690              	.LFE129:
 692              		.section	.text.timer_autoreload_value_config,"ax",%progbits
 693              		.align	1
 694              		.global	timer_autoreload_value_config
 695              		.syntax unified
 696              		.thumb
 697              		.thumb_func
 699              	timer_autoreload_value_config:
 700              	.LVL56:
 701              	.LFB130:
 323:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 325:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER autoreload register value
 326:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  autoreload: the counter auto-reload value
 328:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 329:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 331:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_autoreload_value_config(uint32_t timer_periph, uint32_t autoreload)
 332:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 702              		.loc 1 332 1 is_stmt 1 view -0
 703              		.cfi_startproc
 704              		@ args = 0, pretend = 0, frame = 0
 705              		@ frame_needed = 0, uses_anonymous_args = 0
 706              		@ link register save eliminated.
 333:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
 707              		.loc 1 333 5 view .LVU152
 708              		.loc 1 333 29 is_stmt 0 view .LVU153
 709 0000 C162     		str	r1, [r0, #44]
 334:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 710              		.loc 1 334 1 view .LVU154
 711 0002 7047     		bx	lr
 712              		.cfi_endproc
 713              	.LFE130:
 715              		.section	.text.timer_counter_value_config,"ax",%progbits
 716              		.align	1
 717              		.global	timer_counter_value_config
 718              		.syntax unified
 719              		.thumb
 720              		.thumb_func
 722              	timer_counter_value_config:
 723              	.LVL57:
 724              	.LFB131:
 335:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 337:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER counter register value
ARM GAS  /tmp/ccgcMnGe.s 			page 20


 338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 339:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  counter: the counter value,0~65535
 340:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_counter_value_config(uint32_t timer_periph, uint32_t counter)
 344:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 725              		.loc 1 344 1 is_stmt 1 view -0
 726              		.cfi_startproc
 727              		@ args = 0, pretend = 0, frame = 0
 728              		@ frame_needed = 0, uses_anonymous_args = 0
 729              		@ link register save eliminated.
 345:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 730              		.loc 1 345 5 view .LVU156
 731              		.loc 1 345 29 is_stmt 0 view .LVU157
 732 0000 4162     		str	r1, [r0, #36]
 346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 733              		.loc 1 346 1 view .LVU158
 734 0002 7047     		bx	lr
 735              		.cfi_endproc
 736              	.LFE131:
 738              		.section	.text.timer_counter_read,"ax",%progbits
 739              		.align	1
 740              		.global	timer_counter_read
 741              		.syntax unified
 742              		.thumb
 743              		.thumb_func
 745              	timer_counter_read:
 746              	.LVL58:
 747              	.LFB132:
 347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      read TIMER counter value
 350:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 351:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     counter value
 353:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 354:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** uint32_t timer_counter_read(uint32_t timer_periph)
 355:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 748              		.loc 1 355 1 is_stmt 1 view -0
 749              		.cfi_startproc
 750              		@ args = 0, pretend = 0, frame = 0
 751              		@ frame_needed = 0, uses_anonymous_args = 0
 752              		@ link register save eliminated.
 356:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     uint32_t count_value = 0U;
 753              		.loc 1 356 5 view .LVU160
 357:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     count_value = TIMER_CNT(timer_periph);
 754              		.loc 1 357 5 view .LVU161
 755              		.loc 1 357 17 is_stmt 0 view .LVU162
 756 0000 406A     		ldr	r0, [r0, #36]
 757              	.LVL59:
 358:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     return (count_value);
 758              		.loc 1 358 5 is_stmt 1 view .LVU163
 359:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 759              		.loc 1 359 1 is_stmt 0 view .LVU164
 760 0002 7047     		bx	lr
 761              		.cfi_endproc
ARM GAS  /tmp/ccgcMnGe.s 			page 21


 762              	.LFE132:
 764              		.section	.text.timer_prescaler_read,"ax",%progbits
 765              		.align	1
 766              		.global	timer_prescaler_read
 767              		.syntax unified
 768              		.thumb
 769              		.thumb_func
 771              	timer_prescaler_read:
 772              	.LVL60:
 773              	.LFB133:
 360:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 361:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      read TIMER prescaler value
 363:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 364:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 365:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     prescaler register value
 366:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 367:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** uint16_t timer_prescaler_read(uint32_t timer_periph)
 368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 774              		.loc 1 368 1 is_stmt 1 view -0
 775              		.cfi_startproc
 776              		@ args = 0, pretend = 0, frame = 0
 777              		@ frame_needed = 0, uses_anonymous_args = 0
 778              		@ link register save eliminated.
 369:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     uint16_t prescaler_value = 0U;
 779              		.loc 1 369 5 view .LVU166
 370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     prescaler_value = (uint16_t)(TIMER_PSC(timer_periph));
 780              		.loc 1 370 5 view .LVU167
 781              		.loc 1 370 34 is_stmt 0 view .LVU168
 782 0000 806A     		ldr	r0, [r0, #40]
 783              	.LVL61:
 371:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     return (prescaler_value);
 784              		.loc 1 371 5 is_stmt 1 view .LVU169
 372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 785              		.loc 1 372 1 is_stmt 0 view .LVU170
 786 0002 80B2     		uxth	r0, r0
 787              		.loc 1 372 1 view .LVU171
 788 0004 7047     		bx	lr
 789              		.cfi_endproc
 790              	.LFE133:
 792              		.section	.text.timer_single_pulse_mode_config,"ax",%progbits
 793              		.align	1
 794              		.global	timer_single_pulse_mode_config
 795              		.syntax unified
 796              		.thumb
 797              		.thumb_func
 799              	timer_single_pulse_mode_config:
 800              	.LVL62:
 801              	.LFB134:
 373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER single pulse mode
 376:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..8,11)
 377:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  spmode:
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SP_MODE_SINGLE: single pulse mode
 380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SP_MODE_REPETITIVE: repetitive pulse mode
ARM GAS  /tmp/ccgcMnGe.s 			page 22


 381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 382:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_single_pulse_mode_config(uint32_t timer_periph, uint32_t spmode)
 385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 802              		.loc 1 385 1 is_stmt 1 view -0
 803              		.cfi_startproc
 804              		@ args = 0, pretend = 0, frame = 0
 805              		@ frame_needed = 0, uses_anonymous_args = 0
 806              		@ link register save eliminated.
 386:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_SP_MODE_SINGLE == spmode) {
 807              		.loc 1 386 5 view .LVU173
 808              		.loc 1 386 7 is_stmt 0 view .LVU174
 809 0000 21B9     		cbnz	r1, .L49
 387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 810              		.loc 1 387 9 is_stmt 1 view .LVU175
 811 0002 0368     		ldr	r3, [r0]
 812              		.loc 1 387 34 is_stmt 0 view .LVU176
 813 0004 43F00803 		orr	r3, r3, #8
 814              	.L51:
 388:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_SP_MODE_REPETITIVE == spmode) {
 389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 815              		.loc 1 389 34 view .LVU177
 816 0008 0360     		str	r3, [r0]
 390:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 391:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* illegal parameters */
 392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 817              		.loc 1 392 5 is_stmt 1 view .LVU178
 818              	.L48:
 393:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 819              		.loc 1 393 1 is_stmt 0 view .LVU179
 820 000a 7047     		bx	lr
 821              	.L49:
 388:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_SP_MODE_REPETITIVE == spmode) {
 822              		.loc 1 388 12 is_stmt 1 view .LVU180
 388:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_SP_MODE_REPETITIVE == spmode) {
 823              		.loc 1 388 14 is_stmt 0 view .LVU181
 824 000c 0129     		cmp	r1, #1
 825 000e FCD1     		bne	.L48
 389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 826              		.loc 1 389 9 is_stmt 1 view .LVU182
 827 0010 0368     		ldr	r3, [r0]
 389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 828              		.loc 1 389 34 is_stmt 0 view .LVU183
 829 0012 23F00803 		bic	r3, r3, #8
 830 0016 F7E7     		b	.L51
 831              		.cfi_endproc
 832              	.LFE134:
 834              		.section	.text.timer_update_source_config,"ax",%progbits
 835              		.align	1
 836              		.global	timer_update_source_config
 837              		.syntax unified
 838              		.thumb
 839              		.thumb_func
 841              	timer_update_source_config:
 842              	.LVL63:
 843              	.LFB135:
ARM GAS  /tmp/ccgcMnGe.s 			page 23


 394:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER update source
 397:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 398:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  update:
 399:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_UPDATE_SRC_GLOBAL: update generate by setting of UPG bit or the counter ove
 401:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_UPDATE_SRC_REGULAR: update generate only by counter overflow/underflow
 402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 403:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 404:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 405:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_update_source_config(uint32_t timer_periph, uint32_t update)
 406:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 844              		.loc 1 406 1 is_stmt 1 view -0
 845              		.cfi_startproc
 846              		@ args = 0, pretend = 0, frame = 0
 847              		@ frame_needed = 0, uses_anonymous_args = 0
 848              		@ link register save eliminated.
 407:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update) {
 849              		.loc 1 407 5 view .LVU185
 850              		.loc 1 407 7 is_stmt 0 view .LVU186
 851 0000 21B9     		cbnz	r1, .L53
 408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 852              		.loc 1 408 9 is_stmt 1 view .LVU187
 853 0002 0368     		ldr	r3, [r0]
 854              		.loc 1 408 34 is_stmt 0 view .LVU188
 855 0004 43F00403 		orr	r3, r3, #4
 856              	.L55:
 409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_UPDATE_SRC_GLOBAL == update) {
 410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 857              		.loc 1 410 34 view .LVU189
 858 0008 0360     		str	r3, [r0]
 411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 412:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* illegal parameters */
 413:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 859              		.loc 1 413 5 is_stmt 1 view .LVU190
 860              	.L52:
 414:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 861              		.loc 1 414 1 is_stmt 0 view .LVU191
 862 000a 7047     		bx	lr
 863              	.L53:
 409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_UPDATE_SRC_GLOBAL == update) {
 864              		.loc 1 409 12 is_stmt 1 view .LVU192
 409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_UPDATE_SRC_GLOBAL == update) {
 865              		.loc 1 409 14 is_stmt 0 view .LVU193
 866 000c 0129     		cmp	r1, #1
 867 000e FCD1     		bne	.L52
 410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 868              		.loc 1 410 9 is_stmt 1 view .LVU194
 869 0010 0368     		ldr	r3, [r0]
 410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 870              		.loc 1 410 34 is_stmt 0 view .LVU195
 871 0012 23F00403 		bic	r3, r3, #4
 872 0016 F7E7     		b	.L55
 873              		.cfi_endproc
 874              	.LFE135:
 876              		.section	.text.timer_dma_enable,"ax",%progbits
ARM GAS  /tmp/ccgcMnGe.s 			page 24


 877              		.align	1
 878              		.global	timer_dma_enable
 879              		.syntax unified
 880              		.thumb
 881              		.thumb_func
 883              	timer_dma_enable:
 884              	.LVL64:
 885              	.LFB136:
 415:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 416:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 417:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      enable the TIMER DMA
 418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 419:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  dma: specify which DMA to enable
 420:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 one or more parameters can be selected which is shown as below:
 421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA,TIMERx(x=0..7)
 422:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request,TIMERx(x=0..4,7)
 423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request,TIMERx(x=0..4,7)
 424:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request,TIMERx(x=0..4,7)
 425:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request,TIMERx(x=0..4,7)
 426:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request,TIMERx(x=0,7)
 427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request,TIMERx(x=0..4,7)
 428:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 429:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 430:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 431:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_dma_enable(uint32_t timer_periph, uint16_t dma)
 432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 886              		.loc 1 432 1 is_stmt 1 view -0
 887              		.cfi_startproc
 888              		@ args = 0, pretend = 0, frame = 0
 889              		@ frame_needed = 0, uses_anonymous_args = 0
 890              		@ link register save eliminated.
 433:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma;
 891              		.loc 1 433 5 view .LVU197
 892 0000 C368     		ldr	r3, [r0, #12]
 893              		.loc 1 433 34 is_stmt 0 view .LVU198
 894 0002 1943     		orrs	r1, r1, r3
 895              	.LVL65:
 896              		.loc 1 433 34 view .LVU199
 897 0004 C160     		str	r1, [r0, #12]
 434:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 898              		.loc 1 434 1 view .LVU200
 899 0006 7047     		bx	lr
 900              		.cfi_endproc
 901              	.LFE136:
 903              		.section	.text.timer_dma_disable,"ax",%progbits
 904              		.align	1
 905              		.global	timer_dma_disable
 906              		.syntax unified
 907              		.thumb
 908              		.thumb_func
 910              	timer_dma_disable:
 911              	.LVL66:
 912              	.LFB137:
 435:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 436:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 437:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      disable the TIMER DMA
 438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
ARM GAS  /tmp/ccgcMnGe.s 			page 25


 439:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  dma: specify which DMA to disable
 440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 one or more parameters can be selected which are shown as below:
 441:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA,TIMERx(x=0..7)
 442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request,TIMERx(x=0..4,7)
 443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request,TIMERx(x=0..4,7)
 444:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request,TIMERx(x=0..4,7)
 445:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request,TIMERx(x=0..4,7)
 446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request ,TIMERx(x=0,7)
 447:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request,TIMERx(x=0..4,7)
 448:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 450:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 451:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_dma_disable(uint32_t timer_periph, uint16_t dma)
 452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 913              		.loc 1 452 1 is_stmt 1 view -0
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 0
 916              		@ frame_needed = 0, uses_anonymous_args = 0
 917              		@ link register save eliminated.
 453:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)(dma));
 918              		.loc 1 453 5 view .LVU202
 919 0000 C368     		ldr	r3, [r0, #12]
 920              		.loc 1 453 34 is_stmt 0 view .LVU203
 921 0002 23EA0103 		bic	r3, r3, r1
 922 0006 C360     		str	r3, [r0, #12]
 454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 923              		.loc 1 454 1 view .LVU204
 924 0008 7047     		bx	lr
 925              		.cfi_endproc
 926              	.LFE137:
 928              		.section	.text.timer_channel_dma_request_source_select,"ax",%progbits
 929              		.align	1
 930              		.global	timer_channel_dma_request_source_select
 931              		.syntax unified
 932              		.thumb
 933              		.thumb_func
 935              	timer_channel_dma_request_source_select:
 936              	.LVL67:
 937              	.LFB138:
 455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 456:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 457:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      channel DMA request source selection
 458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 459:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  dma_request: channel DMA request source selection
 460:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 461:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMAREQUEST_CHANNELEVENT: DMA request of channel y is sent when channel y e
 462:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMAREQUEST_UPDATEEVENT: DMA request of channel y is sent when update event
 463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 464:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 465:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_dma_request_source_select(uint32_t timer_periph, uint8_t dma_request)
 467:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 938              		.loc 1 467 1 is_stmt 1 view -0
 939              		.cfi_startproc
 940              		@ args = 0, pretend = 0, frame = 0
 941              		@ frame_needed = 0, uses_anonymous_args = 0
 942              		@ link register save eliminated.
ARM GAS  /tmp/ccgcMnGe.s 			page 26


 468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request) {
 943              		.loc 1 468 5 view .LVU206
 944              		.loc 1 468 7 is_stmt 0 view .LVU207
 945 0000 21B9     		cbnz	r1, .L59
 469:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 946              		.loc 1 469 9 is_stmt 1 view .LVU208
 947 0002 4368     		ldr	r3, [r0, #4]
 948              		.loc 1 469 34 is_stmt 0 view .LVU209
 949 0004 43F00803 		orr	r3, r3, #8
 950              	.L61:
 470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request) {
 471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 951              		.loc 1 471 34 view .LVU210
 952 0008 4360     		str	r3, [r0, #4]
 472:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 473:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* illegal parameters */
 474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 953              		.loc 1 474 5 is_stmt 1 view .LVU211
 954              	.L58:
 475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 955              		.loc 1 475 1 is_stmt 0 view .LVU212
 956 000a 7047     		bx	lr
 957              	.L59:
 470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request) {
 958              		.loc 1 470 12 is_stmt 1 view .LVU213
 470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request) {
 959              		.loc 1 470 14 is_stmt 0 view .LVU214
 960 000c 0129     		cmp	r1, #1
 961 000e FCD1     		bne	.L58
 471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 962              		.loc 1 471 9 is_stmt 1 view .LVU215
 963 0010 4368     		ldr	r3, [r0, #4]
 471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 964              		.loc 1 471 34 is_stmt 0 view .LVU216
 965 0012 23F00803 		bic	r3, r3, #8
 966 0016 F7E7     		b	.L61
 967              		.cfi_endproc
 968              	.LFE138:
 970              		.section	.text.timer_dma_transfer_config,"ax",%progbits
 971              		.align	1
 972              		.global	timer_dma_transfer_config
 973              		.syntax unified
 974              		.thumb
 975              		.thumb_func
 977              	timer_dma_transfer_config:
 978              	.LVL68:
 979              	.LFB139:
 476:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure the TIMER DMA transfer
 479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  dma_baseaddr:
 481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL0: DMA transfer address is TIMER_CTL0,TIMERx(x=0..4,7)
 483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL1: DMA transfer address is TIMER_CTL1,TIMERx(x=0..4,7)
 484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_SMCFG: DMA transfer address is TIMER_SMCFG,TIMERx(x=0..4,7)
 485:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMAINTEN: DMA transfer address is TIMER_DMAINTEN,TIMERx(x=0..
ARM GAS  /tmp/ccgcMnGe.s 			page 27


 486:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_INTF: DMA transfer address is TIMER_INTF,TIMERx(x=0..4,7)
 487:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_SWEVG: DMA transfer address is TIMER_SWEVG,TIMERx(x=0..4,7)
 488:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL0: DMA transfer address is TIMER_CHCTL0,TIMERx(x=0..4,7)
 489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL1: DMA transfer address is TIMER_CHCTL1,TIMERx(x=0..4,7)
 490:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL2: DMA transfer address is TIMER_CHCTL2,TIMERx(x=0..4,7)
 491:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CNT: DMA transfer address is TIMER_CNT,TIMERx(x=0..4,7)
 492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_PSC: DMA transfer address is TIMER_PSC,TIMERx(x=0..4,7)
 493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CAR: DMA transfer address is TIMER_CAR,TIMERx(x=0..4,7)
 494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CREP: DMA transfer address is TIMER_CREP,TIMERx(x=0,7)
 495:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH0CV: DMA transfer address is TIMER_CH0CV,TIMERx(x=0..4,7)
 496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH1CV: DMA transfer address is TIMER_CH1CV,TIMERx(x=0..4,7)
 497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH2CV: DMA transfer address is TIMER_CH2CV,TIMERx(x=0..4,7)
 498:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH3CV: DMA transfer address is TIMER_CH3CV,TIMERx(x=0..4,7)
 499:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_CCHP: DMA transfer address is TIMER_CCHP,TIMERx(x=0..4,7)
 500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMACFG: DMA transfer address is TIMER_DMACFG,TIMERx(x=0..4,7)
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMATB: DMA transfer address is TIMER_DMATB,TIMERx(x=0..4,7)
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  dma_lenth:
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****        \arg        TIMER_DMACFG_DMATC_xTRANSFER(x=1..18): DMA transfer x time
 505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 506:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 507:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 980              		.loc 1 509 1 is_stmt 1 view -0
 981              		.cfi_startproc
 982              		@ args = 0, pretend = 0, frame = 0
 983              		@ frame_needed = 0, uses_anonymous_args = 0
 984              		@ link register save eliminated.
 510:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_DMACFG(timer_periph) &= (~(uint32_t)(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 985              		.loc 1 510 5 view .LVU218
 986 0000 836C     		ldr	r3, [r0, #72]
 987              		.loc 1 510 32 is_stmt 0 view .LVU219
 988 0002 23F4F853 		bic	r3, r3, #7936
 989 0006 23F01F03 		bic	r3, r3, #31
 990 000a 8364     		str	r3, [r0, #72]
 511:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 991              		.loc 1 511 5 is_stmt 1 view .LVU220
 992 000c 836C     		ldr	r3, [r0, #72]
 993              		.loc 1 511 59 is_stmt 0 view .LVU221
 994 000e 1143     		orrs	r1, r1, r2
 995              	.LVL69:
 996              		.loc 1 511 32 view .LVU222
 997 0010 1943     		orrs	r1, r1, r3
 998 0012 8164     		str	r1, [r0, #72]
 512:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 999              		.loc 1 512 1 view .LVU223
 1000 0014 7047     		bx	lr
 1001              		.cfi_endproc
 1002              	.LFE139:
 1004              		.section	.text.timer_event_software_generate,"ax",%progbits
 1005              		.align	1
 1006              		.global	timer_event_software_generate
 1007              		.syntax unified
 1008              		.thumb
 1009              		.thumb_func
 1011              	timer_event_software_generate:
ARM GAS  /tmp/ccgcMnGe.s 			page 28


 1012              	.LVL70:
 1013              	.LFB140:
 513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 514:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      software generate events
 516:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 517:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  event: the timer software event generation sources
 518:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 one or more parameters can be selected which are shown as below:
 519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_UPG: update event,TIMERx(x=0..13)
 520:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CH0G: channel 0 capture or compare event generation,TIMERx(x=0..4
 521:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CH1G: channel 1 capture or compare event generation,TIMERx(x=0..4
 522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CH2G: channel 2 capture or compare event generation,TIMERx(x=0..4
 523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CH3G: channel 3 capture or compare event generation,TIMERx(x=0..4
 524:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_CMTG: channel commutation event generation,TIMERx(x=0,7)
 525:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_TRGG: trigger event generation,TIMERx(x=0..4,7,8,11)
 526:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EVENT_SRC_BRKG:  break event generation,TIMERx(x=0,7)
 527:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 528:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 529:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 530:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_event_software_generate(uint32_t timer_periph, uint16_t event)
 531:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1014              		.loc 1 531 1 is_stmt 1 view -0
 1015              		.cfi_startproc
 1016              		@ args = 0, pretend = 0, frame = 0
 1017              		@ frame_needed = 0, uses_anonymous_args = 0
 1018              		@ link register save eliminated.
 532:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 1019              		.loc 1 532 5 view .LVU225
 1020 0000 4369     		ldr	r3, [r0, #20]
 1021              		.loc 1 532 31 is_stmt 0 view .LVU226
 1022 0002 1943     		orrs	r1, r1, r3
 1023              	.LVL71:
 1024              		.loc 1 532 31 view .LVU227
 1025 0004 4161     		str	r1, [r0, #20]
 533:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1026              		.loc 1 533 1 view .LVU228
 1027 0006 7047     		bx	lr
 1028              		.cfi_endproc
 1029              	.LFE140:
 1031              		.section	.text.timer_break_struct_para_init,"ax",%progbits
 1032              		.align	1
 1033              		.global	timer_break_struct_para_init
 1034              		.syntax unified
 1035              		.thumb
 1036              		.thumb_func
 1038              	timer_break_struct_para_init:
 1039              	.LVL72:
 1040              	.LFB141:
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 535:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 536:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      initialize TIMER break parameter struct
 537:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 538:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 539:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 540:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_break_struct_para_init(timer_break_parameter_struct *breakpara)
 542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
ARM GAS  /tmp/ccgcMnGe.s 			page 29


 1041              		.loc 1 542 1 is_stmt 1 view -0
 1042              		.cfi_startproc
 1043              		@ args = 0, pretend = 0, frame = 0
 1044              		@ frame_needed = 0, uses_anonymous_args = 0
 1045              		@ link register save eliminated.
 543:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* initialize the break parameter struct member with the default value */
 544:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     breakpara->runoffstate     = TIMER_ROS_STATE_DISABLE;
 1046              		.loc 1 544 5 view .LVU230
 1047              		.loc 1 544 32 is_stmt 0 view .LVU231
 1048 0000 0023     		movs	r3, #0
 1049 0002 0380     		strh	r3, [r0]	@ movhi
 545:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 1050              		.loc 1 545 5 is_stmt 1 view .LVU232
 1051              		.loc 1 545 32 is_stmt 0 view .LVU233
 1052 0004 4380     		strh	r3, [r0, #2]	@ movhi
 546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     breakpara->deadtime        = 0U;
 1053              		.loc 1 546 5 is_stmt 1 view .LVU234
 1054              		.loc 1 546 32 is_stmt 0 view .LVU235
 1055 0006 8380     		strh	r3, [r0, #4]	@ movhi
 547:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     breakpara->breakpolarity   = TIMER_BREAK_POLARITY_LOW;
 1056              		.loc 1 547 5 is_stmt 1 view .LVU236
 1057              		.loc 1 547 32 is_stmt 0 view .LVU237
 1058 0008 C380     		strh	r3, [r0, #6]	@ movhi
 548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     breakpara->outputautostate = TIMER_OUTAUTO_DISABLE;
 1059              		.loc 1 548 5 is_stmt 1 view .LVU238
 1060              		.loc 1 548 32 is_stmt 0 view .LVU239
 1061 000a 0381     		strh	r3, [r0, #8]	@ movhi
 549:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     breakpara->protectmode     = TIMER_CCHP_PROT_OFF;
 1062              		.loc 1 549 5 is_stmt 1 view .LVU240
 1063              		.loc 1 549 32 is_stmt 0 view .LVU241
 1064 000c 4381     		strh	r3, [r0, #10]	@ movhi
 550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     breakpara->breakstate      = TIMER_BREAK_DISABLE;
 1065              		.loc 1 550 5 is_stmt 1 view .LVU242
 1066              		.loc 1 550 32 is_stmt 0 view .LVU243
 1067 000e 8381     		strh	r3, [r0, #12]	@ movhi
 551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1068              		.loc 1 551 1 view .LVU244
 1069 0010 7047     		bx	lr
 1070              		.cfi_endproc
 1071              	.LFE141:
 1073              		.section	.text.timer_break_config,"ax",%progbits
 1074              		.align	1
 1075              		.global	timer_break_config
 1076              		.syntax unified
 1077              		.thumb
 1078              		.thumb_func
 1080              	timer_break_config:
 1081              	.LVL73:
 1082              	.LFB142:
 552:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 553:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER break function
 555:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 runoffstate: TIMER_ROS_STATE_ENABLE,TIMER_ROS_STATE_DISABLE
 558:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 ideloffstate: TIMER_IOS_STATE_ENABLE,TIMER_IOS_STATE_DISABLE
 559:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 deadtime: 0~255
ARM GAS  /tmp/ccgcMnGe.s 			page 30


 560:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 breakpolarity: TIMER_BREAK_POLARITY_LOW,TIMER_BREAK_POLARITY_HIGH
 561:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 outputautostate: TIMER_OUTAUTO_ENABLE,TIMER_OUTAUTO_DISABLE
 562:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 protectmode: TIMER_CCHP_PROT_OFF,TIMER_CCHP_PROT_0,TIMER_CCHP_PROT_1,TIMER_CCHP_PRO
 563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 breakstate: TIMER_BREAK_ENABLE,TIMER_BREAK_DISABLE
 564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 566:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct *breakpara)
 568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1083              		.loc 1 568 1 is_stmt 1 view -0
 1084              		.cfi_startproc
 1085              		@ args = 0, pretend = 0, frame = 0
 1086              		@ frame_needed = 0, uses_anonymous_args = 0
 1087              		@ link register save eliminated.
 569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate)) |
 1088              		.loc 1 569 5 view .LVU246
 1089              		.loc 1 569 32 is_stmt 0 view .LVU247
 1090 0000 4A88     		ldrh	r2, [r1, #2]
 1091 0002 0B88     		ldrh	r3, [r1]
 1092 0004 1343     		orrs	r3, r3, r2
 1093 0006 8A88     		ldrh	r2, [r1, #4]
 1094 0008 1343     		orrs	r3, r3, r2
 1095 000a CA88     		ldrh	r2, [r1, #6]
 1096 000c 1343     		orrs	r3, r3, r2
 1097 000e 0A89     		ldrh	r2, [r1, #8]
 1098 0010 1343     		orrs	r3, r3, r2
 1099 0012 4A89     		ldrh	r2, [r1, #10]
 1100 0014 1343     		orrs	r3, r3, r2
 1101 0016 8A89     		ldrh	r2, [r1, #12]
 1102 0018 1343     		orrs	r3, r3, r2
 1103 001a 9BB2     		uxth	r3, r3
 1104              		.loc 1 569 30 view .LVU248
 1105 001c 4364     		str	r3, [r0, #68]
 570:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 571:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->deadtime)) |
 572:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->breakpolarity)) |
 573:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->outputautostate)) |
 574:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->protectmode)) |
 575:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                           ((uint32_t)(breakpara->breakstate))) ;
 576:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1106              		.loc 1 576 1 view .LVU249
 1107 001e 7047     		bx	lr
 1108              		.cfi_endproc
 1109              	.LFE142:
 1111              		.section	.text.timer_break_enable,"ax",%progbits
 1112              		.align	1
 1113              		.global	timer_break_enable
 1114              		.syntax unified
 1115              		.thumb
 1116              		.thumb_func
 1118              	timer_break_enable:
 1119              	.LVL74:
 1120              	.LFB143:
 577:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 578:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 579:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      enable TIMER break function
 580:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
ARM GAS  /tmp/ccgcMnGe.s 			page 31


 581:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 582:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 583:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 584:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_break_enable(uint32_t timer_periph)
 585:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1121              		.loc 1 585 1 is_stmt 1 view -0
 1122              		.cfi_startproc
 1123              		@ args = 0, pretend = 0, frame = 0
 1124              		@ frame_needed = 0, uses_anonymous_args = 0
 1125              		@ link register save eliminated.
 586:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_BRKEN;
 1126              		.loc 1 586 5 view .LVU251
 1127 0000 436C     		ldr	r3, [r0, #68]
 1128              		.loc 1 586 30 is_stmt 0 view .LVU252
 1129 0002 43F48053 		orr	r3, r3, #4096
 1130 0006 4364     		str	r3, [r0, #68]
 587:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1131              		.loc 1 587 1 view .LVU253
 1132 0008 7047     		bx	lr
 1133              		.cfi_endproc
 1134              	.LFE143:
 1136              		.section	.text.timer_break_disable,"ax",%progbits
 1137              		.align	1
 1138              		.global	timer_break_disable
 1139              		.syntax unified
 1140              		.thumb
 1141              		.thumb_func
 1143              	timer_break_disable:
 1144              	.LVL75:
 1145              	.LFB144:
 588:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 589:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 590:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      disable TIMER break function
 591:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 592:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 593:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 594:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 595:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_break_disable(uint32_t timer_periph)
 596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1146              		.loc 1 596 1 is_stmt 1 view -0
 1147              		.cfi_startproc
 1148              		@ args = 0, pretend = 0, frame = 0
 1149              		@ frame_needed = 0, uses_anonymous_args = 0
 1150              		@ link register save eliminated.
 597:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_BRKEN;
 1151              		.loc 1 597 5 view .LVU255
 1152 0000 436C     		ldr	r3, [r0, #68]
 1153              		.loc 1 597 30 is_stmt 0 view .LVU256
 1154 0002 23F48053 		bic	r3, r3, #4096
 1155 0006 4364     		str	r3, [r0, #68]
 598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1156              		.loc 1 598 1 view .LVU257
 1157 0008 7047     		bx	lr
 1158              		.cfi_endproc
 1159              	.LFE144:
 1161              		.section	.text.timer_automatic_output_enable,"ax",%progbits
 1162              		.align	1
ARM GAS  /tmp/ccgcMnGe.s 			page 32


 1163              		.global	timer_automatic_output_enable
 1164              		.syntax unified
 1165              		.thumb
 1166              		.thumb_func
 1168              	timer_automatic_output_enable:
 1169              	.LVL76:
 1170              	.LFB145:
 599:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 600:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 601:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      enable TIMER output automatic function
 602:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 603:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 605:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 606:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_automatic_output_enable(uint32_t timer_periph)
 607:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1171              		.loc 1 607 1 is_stmt 1 view -0
 1172              		.cfi_startproc
 1173              		@ args = 0, pretend = 0, frame = 0
 1174              		@ frame_needed = 0, uses_anonymous_args = 0
 1175              		@ link register save eliminated.
 608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_OAEN;
 1176              		.loc 1 608 5 view .LVU259
 1177 0000 436C     		ldr	r3, [r0, #68]
 1178              		.loc 1 608 30 is_stmt 0 view .LVU260
 1179 0002 43F48043 		orr	r3, r3, #16384
 1180 0006 4364     		str	r3, [r0, #68]
 609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1181              		.loc 1 609 1 view .LVU261
 1182 0008 7047     		bx	lr
 1183              		.cfi_endproc
 1184              	.LFE145:
 1186              		.section	.text.timer_automatic_output_disable,"ax",%progbits
 1187              		.align	1
 1188              		.global	timer_automatic_output_disable
 1189              		.syntax unified
 1190              		.thumb
 1191              		.thumb_func
 1193              	timer_automatic_output_disable:
 1194              	.LVL77:
 1195              	.LFB146:
 610:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 611:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      disable TIMER output automatic function
 613:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 615:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 617:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_automatic_output_disable(uint32_t timer_periph)
 618:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1196              		.loc 1 618 1 is_stmt 1 view -0
 1197              		.cfi_startproc
 1198              		@ args = 0, pretend = 0, frame = 0
 1199              		@ frame_needed = 0, uses_anonymous_args = 0
 1200              		@ link register save eliminated.
 619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_OAEN;
 1201              		.loc 1 619 5 view .LVU263
ARM GAS  /tmp/ccgcMnGe.s 			page 33


 1202 0000 436C     		ldr	r3, [r0, #68]
 1203              		.loc 1 619 30 is_stmt 0 view .LVU264
 1204 0002 23F48043 		bic	r3, r3, #16384
 1205 0006 4364     		str	r3, [r0, #68]
 620:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1206              		.loc 1 620 1 view .LVU265
 1207 0008 7047     		bx	lr
 1208              		.cfi_endproc
 1209              	.LFE146:
 1211              		.section	.text.timer_primary_output_config,"ax",%progbits
 1212              		.align	1
 1213              		.global	timer_primary_output_config
 1214              		.syntax unified
 1215              		.thumb
 1216              		.thumb_func
 1218              	timer_primary_output_config:
 1219              	.LVL78:
 1220              	.LFB147:
 621:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 622:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 623:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER primary output function
 624:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 625:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 626:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 627:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 628:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 629:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_primary_output_config(uint32_t timer_periph, ControlStatus newvalue)
 630:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1221              		.loc 1 630 1 is_stmt 1 view -0
 1222              		.cfi_startproc
 1223              		@ args = 0, pretend = 0, frame = 0
 1224              		@ frame_needed = 0, uses_anonymous_args = 0
 1225              		@ link register save eliminated.
 631:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(ENABLE == newvalue) {
 1226              		.loc 1 631 5 view .LVU267
 632:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1227              		.loc 1 632 9 is_stmt 0 view .LVU268
 1228 0000 436C     		ldr	r3, [r0, #68]
 631:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(ENABLE == newvalue) {
 1229              		.loc 1 631 7 view .LVU269
 1230 0002 0129     		cmp	r1, #1
 1231              		.loc 1 632 9 is_stmt 1 view .LVU270
 1232              		.loc 1 632 34 is_stmt 0 view .LVU271
 1233 0004 0CBF     		ite	eq
 1234 0006 43F40043 		orreq	r3, r3, #32768
 633:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 634:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CCHP(timer_periph) &= (~(uint32_t)TIMER_CCHP_POEN);
 1235              		.loc 1 634 9 is_stmt 1 view .LVU272
 1236              		.loc 1 634 34 is_stmt 0 view .LVU273
 1237 000a 23F40043 		bicne	r3, r3, #32768
 1238 000e 4364     		str	r3, [r0, #68]
 635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 636:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1239              		.loc 1 636 1 view .LVU274
 1240 0010 7047     		bx	lr
 1241              		.cfi_endproc
 1242              	.LFE147:
ARM GAS  /tmp/ccgcMnGe.s 			page 34


 1244              		.section	.text.timer_channel_control_shadow_config,"ax",%progbits
 1245              		.align	1
 1246              		.global	timer_channel_control_shadow_config
 1247              		.syntax unified
 1248              		.thumb
 1249              		.thumb_func
 1251              	timer_channel_control_shadow_config:
 1252              	.LVL79:
 1253              	.LFB148:
 637:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 638:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      enable or disable channel capture/compare control shadow register
 640:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 641:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 643:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 644:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 645:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)
 646:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1254              		.loc 1 646 1 is_stmt 1 view -0
 1255              		.cfi_startproc
 1256              		@ args = 0, pretend = 0, frame = 0
 1257              		@ frame_needed = 0, uses_anonymous_args = 0
 1258              		@ link register save eliminated.
 647:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(ENABLE == newvalue) {
 1259              		.loc 1 647 5 view .LVU276
 648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1260              		.loc 1 648 9 is_stmt 0 view .LVU277
 1261 0000 4368     		ldr	r3, [r0, #4]
 647:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(ENABLE == newvalue) {
 1262              		.loc 1 647 7 view .LVU278
 1263 0002 0129     		cmp	r1, #1
 1264              		.loc 1 648 9 is_stmt 1 view .LVU279
 1265              		.loc 1 648 34 is_stmt 0 view .LVU280
 1266 0004 0CBF     		ite	eq
 1267 0006 43F00103 		orreq	r3, r3, #1
 649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCSE);
 1268              		.loc 1 650 9 is_stmt 1 view .LVU281
 1269              		.loc 1 650 34 is_stmt 0 view .LVU282
 1270 000a 23F00103 		bicne	r3, r3, #1
 1271 000e 4360     		str	r3, [r0, #4]
 651:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 652:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1272              		.loc 1 652 1 view .LVU283
 1273 0010 7047     		bx	lr
 1274              		.cfi_endproc
 1275              	.LFE148:
 1277              		.section	.text.timer_channel_control_shadow_update_config,"ax",%progbits
 1278              		.align	1
 1279              		.global	timer_channel_control_shadow_update_config
 1280              		.syntax unified
 1281              		.thumb
 1282              		.thumb_func
 1284              	timer_channel_control_shadow_update_config:
 1285              	.LVL80:
 1286              	.LFB149:
ARM GAS  /tmp/ccgcMnGe.s 			page 35


 653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 654:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 655:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel control shadow register update control
 656:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 657:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ccuctl: channel control shadow register update control
 658:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_UPDATECTL_CCU: the shadow registers update by when CMTG bit is set
 660:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers update by when CMTG bit is set or an
 661:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 662:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 663:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 664:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint8_t ccuctl)
 665:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1287              		.loc 1 665 1 is_stmt 1 view -0
 1288              		.cfi_startproc
 1289              		@ args = 0, pretend = 0, frame = 0
 1290              		@ frame_needed = 0, uses_anonymous_args = 0
 1291              		@ link register save eliminated.
 666:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl) {
 1292              		.loc 1 666 5 view .LVU285
 1293              		.loc 1 666 7 is_stmt 0 view .LVU286
 1294 0000 21B9     		cbnz	r1, .L79
 667:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 1295              		.loc 1 667 9 is_stmt 1 view .LVU287
 1296 0002 4368     		ldr	r3, [r0, #4]
 1297              		.loc 1 667 34 is_stmt 0 view .LVU288
 1298 0004 23F00403 		bic	r3, r3, #4
 1299              	.L81:
 668:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_UPDATECTL_CCUTRI == ccuctl) {
 669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1300              		.loc 1 669 34 view .LVU289
 1301 0008 4360     		str	r3, [r0, #4]
 670:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 671:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* illegal parameters */
 672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 1302              		.loc 1 672 5 is_stmt 1 view .LVU290
 1303              	.L78:
 673:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1304              		.loc 1 673 1 is_stmt 0 view .LVU291
 1305 000a 7047     		bx	lr
 1306              	.L79:
 668:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_UPDATECTL_CCUTRI == ccuctl) {
 1307              		.loc 1 668 12 is_stmt 1 view .LVU292
 668:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_UPDATECTL_CCUTRI == ccuctl) {
 1308              		.loc 1 668 14 is_stmt 0 view .LVU293
 1309 000c 0129     		cmp	r1, #1
 1310 000e FCD1     		bne	.L78
 669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 1311              		.loc 1 669 9 is_stmt 1 view .LVU294
 1312 0010 4368     		ldr	r3, [r0, #4]
 669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 1313              		.loc 1 669 34 is_stmt 0 view .LVU295
 1314 0012 43F00403 		orr	r3, r3, #4
 1315 0016 F7E7     		b	.L81
 1316              		.cfi_endproc
 1317              	.LFE149:
 1319              		.section	.text.timer_channel_output_struct_para_init,"ax",%progbits
ARM GAS  /tmp/ccgcMnGe.s 			page 36


 1320              		.align	1
 1321              		.global	timer_channel_output_struct_para_init
 1322              		.syntax unified
 1323              		.thumb
 1324              		.thumb_func
 1326              	timer_channel_output_struct_para_init:
 1327              	.LVL81:
 1328              	.LFB150:
 674:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 675:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 676:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      initialize TIMER channel output parameter struct with a default value
 677:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ocpara: TIMER channel n output parameter struct
 678:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 679:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 680:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 681:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_struct_para_init(timer_oc_parameter_struct *ocpara)
 682:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1329              		.loc 1 682 1 is_stmt 1 view -0
 1330              		.cfi_startproc
 1331              		@ args = 0, pretend = 0, frame = 0
 1332              		@ frame_needed = 0, uses_anonymous_args = 0
 1333              		@ link register save eliminated.
 683:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* initialize the channel output parameter struct member with the default value */
 684:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     ocpara->outputstate  = (uint16_t)TIMER_CCX_DISABLE;
 1334              		.loc 1 684 5 view .LVU297
 1335              		.loc 1 684 26 is_stmt 0 view .LVU298
 1336 0000 0023     		movs	r3, #0
 1337 0002 0380     		strh	r3, [r0]	@ movhi
 685:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
 1338              		.loc 1 685 5 is_stmt 1 view .LVU299
 1339              		.loc 1 685 26 is_stmt 0 view .LVU300
 1340 0004 4380     		strh	r3, [r0, #2]	@ movhi
 686:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     ocpara->ocpolarity   = TIMER_OC_POLARITY_HIGH;
 1341              		.loc 1 686 5 is_stmt 1 view .LVU301
 1342              		.loc 1 686 26 is_stmt 0 view .LVU302
 1343 0006 8380     		strh	r3, [r0, #4]	@ movhi
 687:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     ocpara->ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 1344              		.loc 1 687 5 is_stmt 1 view .LVU303
 1345              		.loc 1 687 26 is_stmt 0 view .LVU304
 1346 0008 C380     		strh	r3, [r0, #6]	@ movhi
 688:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     ocpara->ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 1347              		.loc 1 688 5 is_stmt 1 view .LVU305
 1348              		.loc 1 688 26 is_stmt 0 view .LVU306
 1349 000a 0381     		strh	r3, [r0, #8]	@ movhi
 689:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     ocpara->ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
 1350              		.loc 1 689 5 is_stmt 1 view .LVU307
 1351              		.loc 1 689 26 is_stmt 0 view .LVU308
 1352 000c 4381     		strh	r3, [r0, #10]	@ movhi
 690:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1353              		.loc 1 690 1 view .LVU309
 1354 000e 7047     		bx	lr
 1355              		.cfi_endproc
 1356              	.LFE150:
 1358              		.section	.text.timer_channel_output_config,"ax",%progbits
 1359              		.align	1
 1360              		.global	timer_channel_output_config
 1361              		.syntax unified
ARM GAS  /tmp/ccgcMnGe.s 			page 37


 1362              		.thumb
 1363              		.thumb_func
 1365              	timer_channel_output_config:
 1366              	.LVL82:
 1367              	.LFB151:
 691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 692:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 693:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output function
 694:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 695:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
 696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 697:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
 698:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
 699:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
 700:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
 701:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ocpara: TIMER channeln output parameter struct
 702:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 outputstate: TIMER_CCX_ENABLE,TIMER_CCX_DISABLE
 703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 outputnstate: TIMER_CCXN_ENABLE,TIMER_CCXN_DISABLE
 704:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 ocpolarity: TIMER_OC_POLARITY_HIGH,TIMER_OC_POLARITY_LOW
 705:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 ocnpolarity: TIMER_OCN_POLARITY_HIGH,TIMER_OCN_POLARITY_LOW
 706:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 ocidlestate: TIMER_OC_IDLE_STATE_LOW,TIMER_OC_IDLE_STATE_HIGH
 707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 ocnidlestate: TIMER_OCN_IDLE_STATE_LOW,TIMER_OCN_IDLE_STATE_HIGH
 708:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 711:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct
 712:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1368              		.loc 1 712 1 is_stmt 1 view -0
 1369              		.cfi_startproc
 1370              		@ args = 0, pretend = 0, frame = 0
 1371              		@ frame_needed = 0, uses_anonymous_args = 0
 1372              		@ link register save eliminated.
 713:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 1373              		.loc 1 713 5 view .LVU311
 1374 0000 0329     		cmp	r1, #3
 1375 0002 3ED8     		bhi	.L83
 1376 0004 DFE811F0 		tbh	[pc, r1, lsl #1]
 1377              	.L86:
 1378 0008 0400     		.2byte	(.L89-.L86)/2
 1379 000a 3E00     		.2byte	(.L88-.L86)/2
 1380 000c 7D00     		.2byte	(.L87-.L86)/2
 1381 000e BC00     		.2byte	(.L85-.L86)/2
 1382              		.p2align 1
 1383              	.L89:
 714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
 716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
 717:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 1384              		.loc 1 717 9 view .LVU312
 1385 0010 036A     		ldr	r3, [r0, #32]
 1386              		.loc 1 717 36 is_stmt 0 view .LVU313
 1387 0012 23F00103 		bic	r3, r3, #1
 1388 0016 0362     		str	r3, [r0, #32]
 718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 1389              		.loc 1 718 9 is_stmt 1 view .LVU314
 1390 0018 8369     		ldr	r3, [r0, #24]
 1391              		.loc 1 718 36 is_stmt 0 view .LVU315
ARM GAS  /tmp/ccgcMnGe.s 			page 38


 1392 001a 23F00303 		bic	r3, r3, #3
 1393 001e 8361     		str	r3, [r0, #24]
 719:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 720:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputstate;
 1394              		.loc 1 720 9 is_stmt 1 view .LVU316
 1395 0020 016A     		ldr	r1, [r0, #32]
 1396              	.LVL83:
 1397              		.loc 1 720 39 is_stmt 0 view .LVU317
 1398 0022 1388     		ldrh	r3, [r2]
 1399              		.loc 1 720 36 view .LVU318
 1400 0024 0B43     		orrs	r3, r3, r1
 1401 0026 0362     		str	r3, [r0, #32]
 721:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P bit */
 722:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 1402              		.loc 1 722 9 is_stmt 1 view .LVU319
 1403 0028 036A     		ldr	r3, [r0, #32]
 1404              		.loc 1 722 36 is_stmt 0 view .LVU320
 1405 002a 23F00203 		bic	r3, r3, #2
 1406 002e 0362     		str	r3, [r0, #32]
 723:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0P bit */
 724:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocpolarity;
 1407              		.loc 1 724 9 is_stmt 1 view .LVU321
 1408 0030 016A     		ldr	r1, [r0, #32]
 1409              		.loc 1 724 39 is_stmt 0 view .LVU322
 1410 0032 9388     		ldrh	r3, [r2, #4]
 1411              		.loc 1 724 36 view .LVU323
 1412 0034 0B43     		orrs	r3, r3, r1
 1413 0036 0362     		str	r3, [r0, #32]
 725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 726:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 1414              		.loc 1 726 9 is_stmt 1 view .LVU324
 1415              		.loc 1 726 11 is_stmt 0 view .LVU325
 1416 0038 644B     		ldr	r3, .L94
 1417 003a 20F48061 		bic	r1, r0, #1024
 1418 003e 9942     		cmp	r1, r3
 1419 0040 1FD1     		bne	.L83
 727:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH0NEN bit */
 728:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
 1420              		.loc 1 728 13 is_stmt 1 view .LVU326
 1421 0042 036A     		ldr	r3, [r0, #32]
 1422              		.loc 1 728 40 is_stmt 0 view .LVU327
 1423 0044 23F00403 		bic	r3, r3, #4
 1424 0048 0362     		str	r3, [r0, #32]
 729:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH0NEN bit */
 730:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputnstate;
 1425              		.loc 1 730 13 is_stmt 1 view .LVU328
 1426 004a 016A     		ldr	r1, [r0, #32]
 1427              		.loc 1 730 43 is_stmt 0 view .LVU329
 1428 004c 5388     		ldrh	r3, [r2, #2]
 1429              		.loc 1 730 40 view .LVU330
 1430 004e 0B43     		orrs	r3, r3, r1
 1431 0050 0362     		str	r3, [r0, #32]
 731:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH0NP bit */
 732:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 1432              		.loc 1 732 13 is_stmt 1 view .LVU331
 1433 0052 036A     		ldr	r3, [r0, #32]
 1434              		.loc 1 732 40 is_stmt 0 view .LVU332
ARM GAS  /tmp/ccgcMnGe.s 			page 39


 1435 0054 23F00803 		bic	r3, r3, #8
 1436 0058 0362     		str	r3, [r0, #32]
 733:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH0NP bit */
 734:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocnpolarity;
 1437              		.loc 1 734 13 is_stmt 1 view .LVU333
 1438 005a 016A     		ldr	r1, [r0, #32]
 1439              		.loc 1 734 43 is_stmt 0 view .LVU334
 1440 005c D388     		ldrh	r3, [r2, #6]
 1441              		.loc 1 734 40 view .LVU335
 1442 005e 0B43     		orrs	r3, r3, r1
 1443 0060 0362     		str	r3, [r0, #32]
 735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO0 bit */
 736:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0);
 1444              		.loc 1 736 13 is_stmt 1 view .LVU336
 1445 0062 4368     		ldr	r3, [r0, #4]
 1446              		.loc 1 736 38 is_stmt 0 view .LVU337
 1447 0064 23F48073 		bic	r3, r3, #256
 1448 0068 4360     		str	r3, [r0, #4]
 737:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO0 bit */
 738:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocidlestate;
 1449              		.loc 1 738 13 is_stmt 1 view .LVU338
 1450 006a 4168     		ldr	r1, [r0, #4]
 1451              		.loc 1 738 41 is_stmt 0 view .LVU339
 1452 006c 1389     		ldrh	r3, [r2, #8]
 1453              		.loc 1 738 38 view .LVU340
 1454 006e 0B43     		orrs	r3, r3, r1
 1455 0070 4360     		str	r3, [r0, #4]
 739:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO0N bit */
 740:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0N);
 1456              		.loc 1 740 13 is_stmt 1 view .LVU341
 1457 0072 4368     		ldr	r3, [r0, #4]
 1458              		.loc 1 740 38 is_stmt 0 view .LVU342
 1459 0074 23F40073 		bic	r3, r3, #512
 1460 0078 4360     		str	r3, [r0, #4]
 741:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO0N bit */
 742:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocnidlestate;
 1461              		.loc 1 742 13 is_stmt 1 view .LVU343
 1462 007a 4168     		ldr	r1, [r0, #4]
 1463              		.loc 1 742 41 is_stmt 0 view .LVU344
 1464 007c 5389     		ldrh	r3, [r2, #10]
 1465              		.loc 1 742 38 view .LVU345
 1466 007e 0B43     		orrs	r3, r3, r1
 1467              	.LVL84:
 1468              	.L93:
 743:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 744:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
 747:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
 748:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 750:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 751:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 4U);
 752:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P bit */
 753:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 754:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1P bit */
 755:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 4U);
ARM GAS  /tmp/ccgcMnGe.s 			page 40


 756:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 757:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 758:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH1NEN bit */
 759:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
 760:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH1NEN bit */
 761:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 4U);
 762:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH1NP bit */
 763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 764:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH1NP bit */
 765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 4U);
 766:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO1 bit */
 767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1);
 768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO1 bit */
 769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 2U);
 770:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO1N bit */
 771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1N);
 772:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO1N bit */
 773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 2U);
 774:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 776:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
 778:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH2EN bit */
 779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 780:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 781:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH2EN bit */
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 8U);
 783:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH2P bit */
 784:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH2P bit */
 786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 8U);
 787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 788:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 789:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH2NEN bit */
 790:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
 791:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH2NEN bit */
 792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 8U);
 793:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH2NP bit */
 794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 795:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH2NP bit */
 796:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 8U);
 797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO2 bit */
 798:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2);
 799:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO2 bit */
 800:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 4U);
 801:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO2N bit */
 802:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2N);
 803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO2N bit */
 804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 4U);
 805:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 806:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 807:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
 809:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH3EN bit */
 810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 811:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 812:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH3EN bit */
ARM GAS  /tmp/ccgcMnGe.s 			page 41


 813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 12U);
 814:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH3P bit */
 815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 816:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH3P bit */
 817:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 12U);
 818:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 819:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)) {
 820:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO3 bit */
 821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO3);
 822:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO3 bit */
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 6U);
 1469              		.loc 1 823 38 view .LVU346
 1470 0080 4360     		str	r3, [r0, #4]
 1471              	.L83:
 824:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 825:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 826:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1472              		.loc 1 829 1 view .LVU347
 1473 0082 7047     		bx	lr
 1474              	.LVL85:
 1475              	.L88:
 748:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 1476              		.loc 1 748 9 is_stmt 1 view .LVU348
 1477 0084 036A     		ldr	r3, [r0, #32]
 751:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P bit */
 1478              		.loc 1 751 50 is_stmt 0 view .LVU349
 1479 0086 1188     		ldrh	r1, [r2]
 1480              	.LVL86:
 748:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 1481              		.loc 1 748 36 view .LVU350
 1482 0088 23F01003 		bic	r3, r3, #16
 1483 008c 0362     		str	r3, [r0, #32]
 749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 1484              		.loc 1 749 9 is_stmt 1 view .LVU351
 1485 008e 8369     		ldr	r3, [r0, #24]
 749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 1486              		.loc 1 749 36 is_stmt 0 view .LVU352
 1487 0090 23F44073 		bic	r3, r3, #768
 1488 0094 8361     		str	r3, [r0, #24]
 751:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P bit */
 1489              		.loc 1 751 9 is_stmt 1 view .LVU353
 1490 0096 036A     		ldr	r3, [r0, #32]
 751:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P bit */
 1491              		.loc 1 751 36 is_stmt 0 view .LVU354
 1492 0098 43EA0113 		orr	r3, r3, r1, lsl #4
 1493 009c 0362     		str	r3, [r0, #32]
 753:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1P bit */
 1494              		.loc 1 753 9 is_stmt 1 view .LVU355
 1495 009e 036A     		ldr	r3, [r0, #32]
 755:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 1496              		.loc 1 755 50 is_stmt 0 view .LVU356
 1497 00a0 9188     		ldrh	r1, [r2, #4]
 753:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1P bit */
 1498              		.loc 1 753 36 view .LVU357
ARM GAS  /tmp/ccgcMnGe.s 			page 42


 1499 00a2 23F02003 		bic	r3, r3, #32
 1500 00a6 0362     		str	r3, [r0, #32]
 755:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 1501              		.loc 1 755 9 is_stmt 1 view .LVU358
 1502 00a8 036A     		ldr	r3, [r0, #32]
 755:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 1503              		.loc 1 755 36 is_stmt 0 view .LVU359
 1504 00aa 43EA0113 		orr	r3, r3, r1, lsl #4
 1505 00ae 0362     		str	r3, [r0, #32]
 757:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH1NEN bit */
 1506              		.loc 1 757 9 is_stmt 1 view .LVU360
 757:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH1NEN bit */
 1507              		.loc 1 757 11 is_stmt 0 view .LVU361
 1508 00b0 464B     		ldr	r3, .L94
 1509 00b2 20F48061 		bic	r1, r0, #1024
 1510 00b6 9942     		cmp	r1, r3
 1511 00b8 E3D1     		bne	.L83
 759:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH1NEN bit */
 1512              		.loc 1 759 13 is_stmt 1 view .LVU362
 1513 00ba 036A     		ldr	r3, [r0, #32]
 761:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH1NP bit */
 1514              		.loc 1 761 54 is_stmt 0 view .LVU363
 1515 00bc 5188     		ldrh	r1, [r2, #2]
 759:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH1NEN bit */
 1516              		.loc 1 759 40 view .LVU364
 1517 00be 23F04003 		bic	r3, r3, #64
 1518 00c2 0362     		str	r3, [r0, #32]
 761:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH1NP bit */
 1519              		.loc 1 761 13 is_stmt 1 view .LVU365
 1520 00c4 036A     		ldr	r3, [r0, #32]
 761:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH1NP bit */
 1521              		.loc 1 761 40 is_stmt 0 view .LVU366
 1522 00c6 43EA0113 		orr	r3, r3, r1, lsl #4
 1523 00ca 0362     		str	r3, [r0, #32]
 763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH1NP bit */
 1524              		.loc 1 763 13 is_stmt 1 view .LVU367
 1525 00cc 036A     		ldr	r3, [r0, #32]
 765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO1 bit */
 1526              		.loc 1 765 54 is_stmt 0 view .LVU368
 1527 00ce D188     		ldrh	r1, [r2, #6]
 763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH1NP bit */
 1528              		.loc 1 763 40 view .LVU369
 1529 00d0 23F08003 		bic	r3, r3, #128
 1530 00d4 0362     		str	r3, [r0, #32]
 765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO1 bit */
 1531              		.loc 1 765 13 is_stmt 1 view .LVU370
 1532 00d6 036A     		ldr	r3, [r0, #32]
 765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO1 bit */
 1533              		.loc 1 765 40 is_stmt 0 view .LVU371
 1534 00d8 43EA0113 		orr	r3, r3, r1, lsl #4
 1535 00dc 0362     		str	r3, [r0, #32]
 767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO1 bit */
 1536              		.loc 1 767 13 is_stmt 1 view .LVU372
 1537 00de 4368     		ldr	r3, [r0, #4]
 769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO1N bit */
 1538              		.loc 1 769 52 is_stmt 0 view .LVU373
 1539 00e0 1189     		ldrh	r1, [r2, #8]
ARM GAS  /tmp/ccgcMnGe.s 			page 43


 773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 1540              		.loc 1 773 52 view .LVU374
 1541 00e2 5289     		ldrh	r2, [r2, #10]
 1542              	.LVL87:
 767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO1 bit */
 1543              		.loc 1 767 38 view .LVU375
 1544 00e4 23F48063 		bic	r3, r3, #1024
 1545 00e8 4360     		str	r3, [r0, #4]
 769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO1N bit */
 1546              		.loc 1 769 13 is_stmt 1 view .LVU376
 1547 00ea 4368     		ldr	r3, [r0, #4]
 769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO1N bit */
 1548              		.loc 1 769 38 is_stmt 0 view .LVU377
 1549 00ec 43EA8103 		orr	r3, r3, r1, lsl #2
 1550 00f0 4360     		str	r3, [r0, #4]
 771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO1N bit */
 1551              		.loc 1 771 13 is_stmt 1 view .LVU378
 1552 00f2 4368     		ldr	r3, [r0, #4]
 771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO1N bit */
 1553              		.loc 1 771 38 is_stmt 0 view .LVU379
 1554 00f4 23F40063 		bic	r3, r3, #2048
 1555 00f8 4360     		str	r3, [r0, #4]
 773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 1556              		.loc 1 773 13 is_stmt 1 view .LVU380
 1557 00fa 4368     		ldr	r3, [r0, #4]
 773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 1558              		.loc 1 773 38 is_stmt 0 view .LVU381
 1559 00fc 43EA8203 		orr	r3, r3, r2, lsl #2
 1560 0100 BEE7     		b	.L93
 1561              	.LVL88:
 1562              	.L87:
 779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 1563              		.loc 1 779 9 is_stmt 1 view .LVU382
 1564 0102 036A     		ldr	r3, [r0, #32]
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH2P bit */
 1565              		.loc 1 782 50 is_stmt 0 view .LVU383
 1566 0104 1188     		ldrh	r1, [r2]
 1567              	.LVL89:
 779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 1568              		.loc 1 779 36 view .LVU384
 1569 0106 23F48073 		bic	r3, r3, #256
 1570 010a 0362     		str	r3, [r0, #32]
 780:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH2EN bit */
 1571              		.loc 1 780 9 is_stmt 1 view .LVU385
 1572 010c C369     		ldr	r3, [r0, #28]
 780:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH2EN bit */
 1573              		.loc 1 780 36 is_stmt 0 view .LVU386
 1574 010e 23F00303 		bic	r3, r3, #3
 1575 0112 C361     		str	r3, [r0, #28]
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH2P bit */
 1576              		.loc 1 782 9 is_stmt 1 view .LVU387
 1577 0114 036A     		ldr	r3, [r0, #32]
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH2P bit */
 1578              		.loc 1 782 36 is_stmt 0 view .LVU388
 1579 0116 43EA0123 		orr	r3, r3, r1, lsl #8
 1580 011a 0362     		str	r3, [r0, #32]
 784:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH2P bit */
ARM GAS  /tmp/ccgcMnGe.s 			page 44


 1581              		.loc 1 784 9 is_stmt 1 view .LVU389
 1582 011c 036A     		ldr	r3, [r0, #32]
 786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 1583              		.loc 1 786 50 is_stmt 0 view .LVU390
 1584 011e 9188     		ldrh	r1, [r2, #4]
 784:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH2P bit */
 1585              		.loc 1 784 36 view .LVU391
 1586 0120 23F40073 		bic	r3, r3, #512
 1587 0124 0362     		str	r3, [r0, #32]
 786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 1588              		.loc 1 786 9 is_stmt 1 view .LVU392
 1589 0126 036A     		ldr	r3, [r0, #32]
 786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 1590              		.loc 1 786 36 is_stmt 0 view .LVU393
 1591 0128 43EA0123 		orr	r3, r3, r1, lsl #8
 1592 012c 0362     		str	r3, [r0, #32]
 788:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH2NEN bit */
 1593              		.loc 1 788 9 is_stmt 1 view .LVU394
 788:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH2NEN bit */
 1594              		.loc 1 788 11 is_stmt 0 view .LVU395
 1595 012e 274B     		ldr	r3, .L94
 1596 0130 20F48061 		bic	r1, r0, #1024
 1597 0134 9942     		cmp	r1, r3
 1598 0136 A4D1     		bne	.L83
 790:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH2NEN bit */
 1599              		.loc 1 790 13 is_stmt 1 view .LVU396
 1600 0138 036A     		ldr	r3, [r0, #32]
 792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH2NP bit */
 1601              		.loc 1 792 54 is_stmt 0 view .LVU397
 1602 013a 5188     		ldrh	r1, [r2, #2]
 790:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH2NEN bit */
 1603              		.loc 1 790 40 view .LVU398
 1604 013c 23F48063 		bic	r3, r3, #1024
 1605 0140 0362     		str	r3, [r0, #32]
 792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH2NP bit */
 1606              		.loc 1 792 13 is_stmt 1 view .LVU399
 1607 0142 036A     		ldr	r3, [r0, #32]
 792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the CH2NP bit */
 1608              		.loc 1 792 40 is_stmt 0 view .LVU400
 1609 0144 43EA0123 		orr	r3, r3, r1, lsl #8
 1610 0148 0362     		str	r3, [r0, #32]
 794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH2NP bit */
 1611              		.loc 1 794 13 is_stmt 1 view .LVU401
 1612 014a 036A     		ldr	r3, [r0, #32]
 796:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO2 bit */
 1613              		.loc 1 796 54 is_stmt 0 view .LVU402
 1614 014c D188     		ldrh	r1, [r2, #6]
 794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the CH2NP bit */
 1615              		.loc 1 794 40 view .LVU403
 1616 014e 23F40063 		bic	r3, r3, #2048
 1617 0152 0362     		str	r3, [r0, #32]
 796:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO2 bit */
 1618              		.loc 1 796 13 is_stmt 1 view .LVU404
 1619 0154 036A     		ldr	r3, [r0, #32]
 796:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO2 bit */
 1620              		.loc 1 796 40 is_stmt 0 view .LVU405
 1621 0156 43EA0123 		orr	r3, r3, r1, lsl #8
ARM GAS  /tmp/ccgcMnGe.s 			page 45


 1622 015a 0362     		str	r3, [r0, #32]
 798:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO2 bit */
 1623              		.loc 1 798 13 is_stmt 1 view .LVU406
 1624 015c 4368     		ldr	r3, [r0, #4]
 800:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO2N bit */
 1625              		.loc 1 800 52 is_stmt 0 view .LVU407
 1626 015e 1189     		ldrh	r1, [r2, #8]
 804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 1627              		.loc 1 804 52 view .LVU408
 1628 0160 5289     		ldrh	r2, [r2, #10]
 1629              	.LVL90:
 798:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO2 bit */
 1630              		.loc 1 798 38 view .LVU409
 1631 0162 23F48053 		bic	r3, r3, #4096
 1632 0166 4360     		str	r3, [r0, #4]
 800:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO2N bit */
 1633              		.loc 1 800 13 is_stmt 1 view .LVU410
 1634 0168 4368     		ldr	r3, [r0, #4]
 800:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO2N bit */
 1635              		.loc 1 800 38 is_stmt 0 view .LVU411
 1636 016a 43EA0113 		orr	r3, r3, r1, lsl #4
 1637 016e 4360     		str	r3, [r0, #4]
 802:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO2N bit */
 1638              		.loc 1 802 13 is_stmt 1 view .LVU412
 1639 0170 4368     		ldr	r3, [r0, #4]
 802:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO2N bit */
 1640              		.loc 1 802 38 is_stmt 0 view .LVU413
 1641 0172 23F40053 		bic	r3, r3, #8192
 1642 0176 4360     		str	r3, [r0, #4]
 804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 1643              		.loc 1 804 13 is_stmt 1 view .LVU414
 1644 0178 4368     		ldr	r3, [r0, #4]
 804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 1645              		.loc 1 804 38 is_stmt 0 view .LVU415
 1646 017a 43EA0213 		orr	r3, r3, r2, lsl #4
 1647 017e 7FE7     		b	.L93
 1648              	.LVL91:
 1649              	.L85:
 810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 1650              		.loc 1 810 9 is_stmt 1 view .LVU416
 1651 0180 036A     		ldr	r3, [r0, #32]
 813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH3P bit */
 1652              		.loc 1 813 50 is_stmt 0 view .LVU417
 1653 0182 1188     		ldrh	r1, [r2]
 1654              	.LVL92:
 810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 1655              		.loc 1 810 36 view .LVU418
 1656 0184 23F48053 		bic	r3, r3, #4096
 1657 0188 0362     		str	r3, [r0, #32]
 811:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH3EN bit */
 1658              		.loc 1 811 9 is_stmt 1 view .LVU419
 1659 018a C369     		ldr	r3, [r0, #28]
 811:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH3EN bit */
 1660              		.loc 1 811 36 is_stmt 0 view .LVU420
 1661 018c 23F44073 		bic	r3, r3, #768
 1662 0190 C361     		str	r3, [r0, #28]
 813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH3P bit */
ARM GAS  /tmp/ccgcMnGe.s 			page 46


 1663              		.loc 1 813 9 is_stmt 1 view .LVU421
 1664 0192 036A     		ldr	r3, [r0, #32]
 813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH3P bit */
 1665              		.loc 1 813 36 is_stmt 0 view .LVU422
 1666 0194 43EA0133 		orr	r3, r3, r1, lsl #12
 1667 0198 0362     		str	r3, [r0, #32]
 815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH3P bit */
 1668              		.loc 1 815 9 is_stmt 1 view .LVU423
 1669 019a 036A     		ldr	r3, [r0, #32]
 817:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 1670              		.loc 1 817 50 is_stmt 0 view .LVU424
 1671 019c 9188     		ldrh	r1, [r2, #4]
 815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH3P bit */
 1672              		.loc 1 815 36 view .LVU425
 1673 019e 23F40053 		bic	r3, r3, #8192
 1674 01a2 0362     		str	r3, [r0, #32]
 817:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 1675              		.loc 1 817 9 is_stmt 1 view .LVU426
 1676 01a4 036A     		ldr	r3, [r0, #32]
 817:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 1677              		.loc 1 817 36 is_stmt 0 view .LVU427
 1678 01a6 43EA0133 		orr	r3, r3, r1, lsl #12
 1679 01aa 0362     		str	r3, [r0, #32]
 819:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO3 bit */
 1680              		.loc 1 819 9 is_stmt 1 view .LVU428
 819:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* reset the ISO3 bit */
 1681              		.loc 1 819 11 is_stmt 0 view .LVU429
 1682 01ac 074B     		ldr	r3, .L94
 1683 01ae 20F48061 		bic	r1, r0, #1024
 1684 01b2 9942     		cmp	r1, r3
 1685 01b4 7FF465AF 		bne	.L83
 821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO3 bit */
 1686              		.loc 1 821 13 is_stmt 1 view .LVU430
 1687 01b8 4368     		ldr	r3, [r0, #4]
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 1688              		.loc 1 823 52 is_stmt 0 view .LVU431
 1689 01ba 1289     		ldrh	r2, [r2, #8]
 1690              	.LVL93:
 821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****             /* set the ISO3 bit */
 1691              		.loc 1 821 38 view .LVU432
 1692 01bc 23F48043 		bic	r3, r3, #16384
 1693 01c0 4360     		str	r3, [r0, #4]
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 1694              		.loc 1 823 13 is_stmt 1 view .LVU433
 1695 01c2 4368     		ldr	r3, [r0, #4]
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         }
 1696              		.loc 1 823 38 is_stmt 0 view .LVU434
 1697 01c4 43EA8213 		orr	r3, r3, r2, lsl #6
 1698 01c8 5AE7     		b	.L93
 1699              	.L95:
 1700 01ca 00BF     		.align	2
 1701              	.L94:
 1702 01cc 00000140 		.word	1073807360
 1703              		.cfi_endproc
 1704              	.LFE151:
 1706              		.section	.text.timer_channel_output_mode_config,"ax",%progbits
 1707              		.align	1
ARM GAS  /tmp/ccgcMnGe.s 			page 47


 1708              		.global	timer_channel_output_mode_config
 1709              		.syntax unified
 1710              		.thumb
 1711              		.thumb_func
 1713              	timer_channel_output_mode_config:
 1714              	.LVL94:
 1715              	.LFB152:
 830:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 832:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output compare mode
 833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 834:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
 835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 836:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 837:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 838:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 840:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ocmode: channel output compare mode
 841:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_TIMING: timing mode
 843:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_ACTIVE: active mode
 844:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_INACTIVE: inactive mode
 845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_TOGGLE: toggle mode
 846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_LOW: force low mode
 847:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_HIGH: force high mode
 848:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_PWM0: PWM0 mode
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_MODE_PWM1: PWM1 mode
 850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 851:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 852:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 853:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)
 854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1716              		.loc 1 854 1 is_stmt 1 view -0
 1717              		.cfi_startproc
 1718              		@ args = 0, pretend = 0, frame = 0
 1719              		@ frame_needed = 0, uses_anonymous_args = 0
 1720              		@ link register save eliminated.
 855:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 1721              		.loc 1 855 5 view .LVU436
 1722 0000 0329     		cmp	r1, #3
 1723 0002 1AD8     		bhi	.L96
 1724 0004 DFE801F0 		tbb	[pc, r1]
 1725              	.L99:
 1726 0008 02       		.byte	(.L102-.L99)/2
 1727 0009 0A       		.byte	(.L101-.L99)/2
 1728 000a 12       		.byte	(.L100-.L99)/2
 1729 000b 1A       		.byte	(.L98-.L99)/2
 1730              		.p2align 1
 1731              	.L102:
 856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
 858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCTL);
 1732              		.loc 1 858 9 view .LVU437
 1733 000c 8369     		ldr	r3, [r0, #24]
 1734              		.loc 1 858 36 is_stmt 0 view .LVU438
 1735 000e 23F07003 		bic	r3, r3, #112
 1736 0012 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/ccgcMnGe.s 			page 48


 859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 1737              		.loc 1 859 9 is_stmt 1 view .LVU439
 1738 0014 8369     		ldr	r3, [r0, #24]
 1739              		.loc 1 859 36 is_stmt 0 view .LVU440
 1740 0016 1343     		orrs	r3, r3, r2
 1741              	.L104:
 860:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
 863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCTL);
 864:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1742              		.loc 1 864 36 view .LVU441
 1743 0018 8361     		str	r3, [r0, #24]
 865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1744              		.loc 1 865 9 is_stmt 1 view .LVU442
 1745 001a 7047     		bx	lr
 1746              	.L101:
 863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1747              		.loc 1 863 9 view .LVU443
 1748 001c 8369     		ldr	r3, [r0, #24]
 863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1749              		.loc 1 863 36 is_stmt 0 view .LVU444
 1750 001e 23F4E043 		bic	r3, r3, #28672
 1751 0022 8361     		str	r3, [r0, #24]
 864:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1752              		.loc 1 864 9 is_stmt 1 view .LVU445
 1753 0024 8369     		ldr	r3, [r0, #24]
 864:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1754              		.loc 1 864 36 is_stmt 0 view .LVU446
 1755 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 1756 002a F5E7     		b	.L104
 1757              	.L100:
 866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 867:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
 868:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCTL);
 1758              		.loc 1 868 9 is_stmt 1 view .LVU447
 1759 002c C369     		ldr	r3, [r0, #28]
 1760              		.loc 1 868 36 is_stmt 0 view .LVU448
 1761 002e 23F07003 		bic	r3, r3, #112
 1762 0032 C361     		str	r3, [r0, #28]
 869:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 1763              		.loc 1 869 9 is_stmt 1 view .LVU449
 1764 0034 C369     		ldr	r3, [r0, #28]
 1765              		.loc 1 869 36 is_stmt 0 view .LVU450
 1766 0036 1343     		orrs	r3, r3, r2
 1767              	.L105:
 870:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 871:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 872:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
 873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCTL);
 874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1768              		.loc 1 874 36 view .LVU451
 1769 0038 C361     		str	r3, [r0, #28]
 875:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1770              		.loc 1 875 9 is_stmt 1 view .LVU452
 1771              	.L96:
 876:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
ARM GAS  /tmp/ccgcMnGe.s 			page 49


 877:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 878:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 879:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1772              		.loc 1 879 1 is_stmt 0 view .LVU453
 1773 003a 7047     		bx	lr
 1774              	.L98:
 873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1775              		.loc 1 873 9 is_stmt 1 view .LVU454
 1776 003c C369     		ldr	r3, [r0, #28]
 873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1777              		.loc 1 873 36 is_stmt 0 view .LVU455
 1778 003e 23F4E043 		bic	r3, r3, #28672
 1779 0042 C361     		str	r3, [r0, #28]
 874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1780              		.loc 1 874 9 is_stmt 1 view .LVU456
 1781 0044 C369     		ldr	r3, [r0, #28]
 874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1782              		.loc 1 874 36 is_stmt 0 view .LVU457
 1783 0046 43EA0223 		orr	r3, r3, r2, lsl #8
 1784 004a F5E7     		b	.L105
 1785              		.cfi_endproc
 1786              	.LFE152:
 1788              		.section	.text.timer_channel_output_pulse_value_config,"ax",%progbits
 1789              		.align	1
 1790              		.global	timer_channel_output_pulse_value_config
 1791              		.syntax unified
 1792              		.thumb
 1793              		.thumb_func
 1795              	timer_channel_output_pulse_value_config:
 1796              	.LVL95:
 1797              	.LFB153:
 880:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 881:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output pulse value
 883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 884:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
 885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 886:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 887:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 888:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 890:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  pulse: channel output pulse value,0~65535
 891:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 892:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 893:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 894:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint32_t puls
 895:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1798              		.loc 1 895 1 is_stmt 1 view -0
 1799              		.cfi_startproc
 1800              		@ args = 0, pretend = 0, frame = 0
 1801              		@ frame_needed = 0, uses_anonymous_args = 0
 1802              		@ link register save eliminated.
 896:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 1803              		.loc 1 896 5 view .LVU459
 1804 0000 0329     		cmp	r1, #3
 1805 0002 0AD8     		bhi	.L106
 1806 0004 DFE801F0 		tbb	[pc, r1]
ARM GAS  /tmp/ccgcMnGe.s 			page 50


 1807              	.L109:
 1808 0008 02       		.byte	(.L112-.L109)/2
 1809 0009 04       		.byte	(.L111-.L109)/2
 1810 000a 06       		.byte	(.L110-.L109)/2
 1811 000b 08       		.byte	(.L108-.L109)/2
 1812              		.p2align 1
 1813              	.L112:
 897:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 898:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
 899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CH0CV(timer_periph) = (uint32_t)pulse;
 1814              		.loc 1 899 9 view .LVU460
 1815              		.loc 1 899 35 is_stmt 0 view .LVU461
 1816 000c 4263     		str	r2, [r0, #52]
 900:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1817              		.loc 1 900 9 is_stmt 1 view .LVU462
 1818 000e 7047     		bx	lr
 1819              	.L111:
 901:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 902:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
 903:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CH1CV(timer_periph) = (uint32_t)pulse;
 1820              		.loc 1 903 9 view .LVU463
 1821              		.loc 1 903 35 is_stmt 0 view .LVU464
 1822 0010 8263     		str	r2, [r0, #56]
 904:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1823              		.loc 1 904 9 is_stmt 1 view .LVU465
 1824 0012 7047     		bx	lr
 1825              	.L110:
 905:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 906:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
 907:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CH2CV(timer_periph) = (uint32_t)pulse;
 1826              		.loc 1 907 9 view .LVU466
 1827              		.loc 1 907 35 is_stmt 0 view .LVU467
 1828 0014 C263     		str	r2, [r0, #60]
 908:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1829              		.loc 1 908 9 is_stmt 1 view .LVU468
 1830 0016 7047     		bx	lr
 1831              	.L108:
 909:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 910:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
 911:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CH3CV(timer_periph) = (uint32_t)pulse;
 1832              		.loc 1 911 9 view .LVU469
 1833              		.loc 1 911 35 is_stmt 0 view .LVU470
 1834 0018 0264     		str	r2, [r0, #64]
 912:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1835              		.loc 1 912 9 is_stmt 1 view .LVU471
 1836              	.L106:
 913:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
 914:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 915:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 916:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1837              		.loc 1 916 1 is_stmt 0 view .LVU472
 1838 001a 7047     		bx	lr
 1839              		.cfi_endproc
 1840              	.LFE153:
 1842              		.section	.text.timer_channel_output_shadow_config,"ax",%progbits
 1843              		.align	1
 1844              		.global	timer_channel_output_shadow_config
ARM GAS  /tmp/ccgcMnGe.s 			page 51


 1845              		.syntax unified
 1846              		.thumb
 1847              		.thumb_func
 1849              	timer_channel_output_shadow_config:
 1850              	.LVL96:
 1851              	.LFB154:
 917:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 918:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 919:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output shadow function
 920:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 921:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
 922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 923:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 924:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 925:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 926:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 927:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ocshadow: channel output shadow state
 928:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 929:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_SHADOW_ENABLE: channel output shadow state enable
 930:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_SHADOW_DISABLE: channel output shadow state disable
 931:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 932:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 933:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 934:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)
 935:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1852              		.loc 1 935 1 is_stmt 1 view -0
 1853              		.cfi_startproc
 1854              		@ args = 0, pretend = 0, frame = 0
 1855              		@ frame_needed = 0, uses_anonymous_args = 0
 1856              		@ link register save eliminated.
 936:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 1857              		.loc 1 936 5 view .LVU474
 1858 0000 0329     		cmp	r1, #3
 1859 0002 1AD8     		bhi	.L114
 1860 0004 DFE801F0 		tbb	[pc, r1]
 1861              	.L117:
 1862 0008 02       		.byte	(.L120-.L117)/2
 1863 0009 0A       		.byte	(.L119-.L117)/2
 1864 000a 12       		.byte	(.L118-.L117)/2
 1865 000b 1A       		.byte	(.L116-.L117)/2
 1866              		.p2align 1
 1867              	.L120:
 937:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 938:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
 939:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMSEN);
 1868              		.loc 1 939 9 view .LVU475
 1869 000c 8369     		ldr	r3, [r0, #24]
 1870              		.loc 1 939 36 is_stmt 0 view .LVU476
 1871 000e 23F00803 		bic	r3, r3, #8
 1872 0012 8361     		str	r3, [r0, #24]
 940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 1873              		.loc 1 940 9 is_stmt 1 view .LVU477
 1874 0014 8369     		ldr	r3, [r0, #24]
 1875              		.loc 1 940 36 is_stmt 0 view .LVU478
 1876 0016 1343     		orrs	r3, r3, r2
 1877              	.L122:
 941:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
ARM GAS  /tmp/ccgcMnGe.s 			page 52


 942:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 943:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
 944:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMSEN);
 945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 1878              		.loc 1 945 36 view .LVU479
 1879 0018 8361     		str	r3, [r0, #24]
 946:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1880              		.loc 1 946 9 is_stmt 1 view .LVU480
 1881 001a 7047     		bx	lr
 1882              	.L119:
 944:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 1883              		.loc 1 944 9 view .LVU481
 1884 001c 8369     		ldr	r3, [r0, #24]
 944:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 1885              		.loc 1 944 36 is_stmt 0 view .LVU482
 1886 001e 23F40063 		bic	r3, r3, #2048
 1887 0022 8361     		str	r3, [r0, #24]
 945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1888              		.loc 1 945 9 is_stmt 1 view .LVU483
 1889 0024 8369     		ldr	r3, [r0, #24]
 945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1890              		.loc 1 945 36 is_stmt 0 view .LVU484
 1891 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 1892 002a F5E7     		b	.L122
 1893              	.L118:
 947:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 948:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
 949:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMSEN);
 1894              		.loc 1 949 9 is_stmt 1 view .LVU485
 1895 002c C369     		ldr	r3, [r0, #28]
 1896              		.loc 1 949 36 is_stmt 0 view .LVU486
 1897 002e 23F00803 		bic	r3, r3, #8
 1898 0032 C361     		str	r3, [r0, #28]
 950:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 1899              		.loc 1 950 9 is_stmt 1 view .LVU487
 1900 0034 C369     		ldr	r3, [r0, #28]
 1901              		.loc 1 950 36 is_stmt 0 view .LVU488
 1902 0036 1343     		orrs	r3, r3, r2
 1903              	.L123:
 951:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 952:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 953:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
 954:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMSEN);
 955:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 1904              		.loc 1 955 36 view .LVU489
 1905 0038 C361     		str	r3, [r0, #28]
 956:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1906              		.loc 1 956 9 is_stmt 1 view .LVU490
 1907              	.L114:
 957:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
 958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 959:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 960:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1908              		.loc 1 960 1 is_stmt 0 view .LVU491
 1909 003a 7047     		bx	lr
 1910              	.L116:
 954:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
ARM GAS  /tmp/ccgcMnGe.s 			page 53


 1911              		.loc 1 954 9 is_stmt 1 view .LVU492
 1912 003c C369     		ldr	r3, [r0, #28]
 954:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 1913              		.loc 1 954 36 is_stmt 0 view .LVU493
 1914 003e 23F40063 		bic	r3, r3, #2048
 1915 0042 C361     		str	r3, [r0, #28]
 955:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1916              		.loc 1 955 9 is_stmt 1 view .LVU494
 1917 0044 C369     		ldr	r3, [r0, #28]
 955:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1918              		.loc 1 955 36 is_stmt 0 view .LVU495
 1919 0046 43EA0223 		orr	r3, r3, r2, lsl #8
 1920 004a F5E7     		b	.L123
 1921              		.cfi_endproc
 1922              	.LFE154:
 1924              		.section	.text.timer_channel_output_fast_config,"ax",%progbits
 1925              		.align	1
 1926              		.global	timer_channel_output_fast_config
 1927              		.syntax unified
 1928              		.thumb
 1929              		.thumb_func
 1931              	timer_channel_output_fast_config:
 1932              	.LVL97:
 1933              	.LFB155:
 961:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
 963:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output fast function
 964:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 965:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
 966:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 967:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 968:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 969:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 970:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 971:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ocfast: channel output fast function
 972:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
 973:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_FAST_ENABLE: channel output fast function enable
 974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_FAST_DISABLE: channel output fast function disable
 975:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
 976:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
 977:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
 978:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)
 979:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 1934              		.loc 1 979 1 is_stmt 1 view -0
 1935              		.cfi_startproc
 1936              		@ args = 0, pretend = 0, frame = 0
 1937              		@ frame_needed = 0, uses_anonymous_args = 0
 1938              		@ link register save eliminated.
 980:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 1939              		.loc 1 980 5 view .LVU497
 1940 0000 0329     		cmp	r1, #3
 1941 0002 1AD8     		bhi	.L124
 1942 0004 DFE801F0 		tbb	[pc, r1]
 1943              	.L127:
 1944 0008 02       		.byte	(.L130-.L127)/2
 1945 0009 0A       		.byte	(.L129-.L127)/2
 1946 000a 12       		.byte	(.L128-.L127)/2
ARM GAS  /tmp/ccgcMnGe.s 			page 54


 1947 000b 1A       		.byte	(.L126-.L127)/2
 1948              		.p2align 1
 1949              	.L130:
 981:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 982:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
 983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMFEN);
 1950              		.loc 1 983 9 view .LVU498
 1951 000c 8369     		ldr	r3, [r0, #24]
 1952              		.loc 1 983 36 is_stmt 0 view .LVU499
 1953 000e 23F00403 		bic	r3, r3, #4
 1954 0012 8361     		str	r3, [r0, #24]
 984:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 1955              		.loc 1 984 9 is_stmt 1 view .LVU500
 1956 0014 8369     		ldr	r3, [r0, #24]
 1957              		.loc 1 984 36 is_stmt 0 view .LVU501
 1958 0016 1343     		orrs	r3, r3, r2
 1959              	.L132:
 985:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 986:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
 987:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
 988:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMFEN);
 989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1960              		.loc 1 989 36 view .LVU502
 1961 0018 8361     		str	r3, [r0, #24]
 990:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1962              		.loc 1 990 9 is_stmt 1 view .LVU503
 1963 001a 7047     		bx	lr
 1964              	.L129:
 988:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1965              		.loc 1 988 9 view .LVU504
 1966 001c 8369     		ldr	r3, [r0, #24]
 988:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1967              		.loc 1 988 36 is_stmt 0 view .LVU505
 1968 001e 23F48063 		bic	r3, r3, #1024
 1969 0022 8361     		str	r3, [r0, #24]
 989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1970              		.loc 1 989 9 is_stmt 1 view .LVU506
 1971 0024 8369     		ldr	r3, [r0, #24]
 989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1972              		.loc 1 989 36 is_stmt 0 view .LVU507
 1973 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 1974 002a F5E7     		b	.L132
 1975              	.L128:
 991:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
 992:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
 993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMFEN);
 1976              		.loc 1 993 9 is_stmt 1 view .LVU508
 1977 002c C369     		ldr	r3, [r0, #28]
 1978              		.loc 1 993 36 is_stmt 0 view .LVU509
 1979 002e 23F00403 		bic	r3, r3, #4
 1980 0032 C361     		str	r3, [r0, #28]
 994:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 1981              		.loc 1 994 9 is_stmt 1 view .LVU510
 1982 0034 C369     		ldr	r3, [r0, #28]
 1983              		.loc 1 994 36 is_stmt 0 view .LVU511
 1984 0036 1343     		orrs	r3, r3, r2
 1985              	.L133:
ARM GAS  /tmp/ccgcMnGe.s 			page 55


 995:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 996:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
 997:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
 998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMFEN);
 999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1986              		.loc 1 999 36 view .LVU512
 1987 0038 C361     		str	r3, [r0, #28]
1000:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1988              		.loc 1 1000 9 is_stmt 1 view .LVU513
 1989              	.L124:
1001:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1002:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1003:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1004:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 1990              		.loc 1 1004 1 is_stmt 0 view .LVU514
 1991 003a 7047     		bx	lr
 1992              	.L126:
 998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1993              		.loc 1 998 9 is_stmt 1 view .LVU515
 1994 003c C369     		ldr	r3, [r0, #28]
 998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1995              		.loc 1 998 36 is_stmt 0 view .LVU516
 1996 003e 23F48063 		bic	r3, r3, #1024
 1997 0042 C361     		str	r3, [r0, #28]
 999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 1998              		.loc 1 999 9 is_stmt 1 view .LVU517
 1999 0044 C369     		ldr	r3, [r0, #28]
 999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2000              		.loc 1 999 36 is_stmt 0 view .LVU518
 2001 0046 43EA0223 		orr	r3, r3, r2, lsl #8
 2002 004a F5E7     		b	.L133
 2003              		.cfi_endproc
 2004              	.LFE155:
 2006              		.section	.text.timer_channel_output_clear_config,"ax",%progbits
 2007              		.align	1
 2008              		.global	timer_channel_output_clear_config
 2009              		.syntax unified
 2010              		.thumb
 2011              		.thumb_func
 2013              	timer_channel_output_clear_config:
 2014              	.LVL98:
 2015              	.LFB156:
1005:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1006:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output clear function
1008:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1009:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1010:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1011:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7))
1012:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7))
1013:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1015:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  occlear: channel output clear function
1016:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1017:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_CLEAR_ENABLE: channel output clear function enable
1018:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_CLEAR_DISABLE: channel output clear function disable
1019:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
ARM GAS  /tmp/ccgcMnGe.s 			page 56


1020:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1021:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1022:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)
1023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2016              		.loc 1 1023 1 is_stmt 1 view -0
 2017              		.cfi_startproc
 2018              		@ args = 0, pretend = 0, frame = 0
 2019              		@ frame_needed = 0, uses_anonymous_args = 0
 2020              		@ link register save eliminated.
1024:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2021              		.loc 1 1024 5 view .LVU520
 2022 0000 0329     		cmp	r1, #3
 2023 0002 1AD8     		bhi	.L134
 2024 0004 DFE801F0 		tbb	[pc, r1]
 2025              	.L137:
 2026 0008 02       		.byte	(.L140-.L137)/2
 2027 0009 0A       		.byte	(.L139-.L137)/2
 2028 000a 12       		.byte	(.L138-.L137)/2
 2029 000b 1A       		.byte	(.L136-.L137)/2
 2030              		.p2align 1
 2031              	.L140:
1025:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1026:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1027:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCEN);
 2032              		.loc 1 1027 9 view .LVU521
 2033 000c 8369     		ldr	r3, [r0, #24]
 2034              		.loc 1 1027 36 is_stmt 0 view .LVU522
 2035 000e 23F08003 		bic	r3, r3, #128
 2036 0012 8361     		str	r3, [r0, #24]
1028:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 2037              		.loc 1 1028 9 is_stmt 1 view .LVU523
 2038 0014 8369     		ldr	r3, [r0, #24]
 2039              		.loc 1 1028 36 is_stmt 0 view .LVU524
 2040 0016 1343     		orrs	r3, r3, r2
 2041              	.L142:
1029:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1030:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1031:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1032:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCEN);
1033:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2042              		.loc 1 1033 36 view .LVU525
 2043 0018 8361     		str	r3, [r0, #24]
1034:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2044              		.loc 1 1034 9 is_stmt 1 view .LVU526
 2045 001a 7047     		bx	lr
 2046              	.L139:
1032:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2047              		.loc 1 1032 9 view .LVU527
 2048 001c 8369     		ldr	r3, [r0, #24]
1032:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2049              		.loc 1 1032 36 is_stmt 0 view .LVU528
 2050 001e 23F40043 		bic	r3, r3, #32768
 2051 0022 8361     		str	r3, [r0, #24]
1033:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2052              		.loc 1 1033 9 is_stmt 1 view .LVU529
 2053 0024 8369     		ldr	r3, [r0, #24]
1033:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
ARM GAS  /tmp/ccgcMnGe.s 			page 57


 2054              		.loc 1 1033 36 is_stmt 0 view .LVU530
 2055 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 2056 002a F5E7     		b	.L142
 2057              	.L138:
1035:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1036:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1037:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCEN);
 2058              		.loc 1 1037 9 is_stmt 1 view .LVU531
 2059 002c C369     		ldr	r3, [r0, #28]
 2060              		.loc 1 1037 36 is_stmt 0 view .LVU532
 2061 002e 23F08003 		bic	r3, r3, #128
 2062 0032 C361     		str	r3, [r0, #28]
1038:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 2063              		.loc 1 1038 9 is_stmt 1 view .LVU533
 2064 0034 C369     		ldr	r3, [r0, #28]
 2065              		.loc 1 1038 36 is_stmt 0 view .LVU534
 2066 0036 1343     		orrs	r3, r3, r2
 2067              	.L143:
1039:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1040:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1041:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCEN);
1043:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2068              		.loc 1 1043 36 view .LVU535
 2069 0038 C361     		str	r3, [r0, #28]
1044:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2070              		.loc 1 1044 9 is_stmt 1 view .LVU536
 2071              	.L134:
1045:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1046:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1047:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1048:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2072              		.loc 1 1048 1 is_stmt 0 view .LVU537
 2073 003a 7047     		bx	lr
 2074              	.L136:
1042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2075              		.loc 1 1042 9 is_stmt 1 view .LVU538
 2076 003c C369     		ldr	r3, [r0, #28]
1042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2077              		.loc 1 1042 36 is_stmt 0 view .LVU539
 2078 003e 23F40043 		bic	r3, r3, #32768
 2079 0042 C361     		str	r3, [r0, #28]
1043:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2080              		.loc 1 1043 9 is_stmt 1 view .LVU540
 2081 0044 C369     		ldr	r3, [r0, #28]
1043:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2082              		.loc 1 1043 36 is_stmt 0 view .LVU541
 2083 0046 43EA0223 		orr	r3, r3, r2, lsl #8
 2084 004a F5E7     		b	.L143
 2085              		.cfi_endproc
 2086              	.LFE156:
 2088              		.section	.text.timer_channel_output_polarity_config,"ax",%progbits
 2089              		.align	1
 2090              		.global	timer_channel_output_polarity_config
 2091              		.syntax unified
 2092              		.thumb
 2093              		.thumb_func
ARM GAS  /tmp/ccgcMnGe.s 			page 58


 2095              	timer_channel_output_polarity_config:
 2096              	.LVL99:
 2097              	.LFB157:
1049:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1050:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1051:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel output polarity
1052:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1053:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1054:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1055:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1056:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1057:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1058:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1059:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ocpolarity: channel output polarity
1060:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1061:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_POLARITY_HIGH: channel output polarity is high
1062:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OC_POLARITY_LOW: channel output polarity is low
1063:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1064:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1065:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1066:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolar
1067:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2098              		.loc 1 1067 1 is_stmt 1 view -0
 2099              		.cfi_startproc
 2100              		@ args = 0, pretend = 0, frame = 0
 2101              		@ frame_needed = 0, uses_anonymous_args = 0
 2102              		@ link register save eliminated.
1068:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2103              		.loc 1 1068 5 view .LVU543
 2104 0000 0329     		cmp	r1, #3
 2105 0002 0AD8     		bhi	.L144
 2106 0004 DFE801F0 		tbb	[pc, r1]
 2107              	.L147:
 2108 0008 02       		.byte	(.L150-.L147)/2
 2109 0009 0A       		.byte	(.L149-.L147)/2
 2110 000a 12       		.byte	(.L148-.L147)/2
 2111 000b 1A       		.byte	(.L146-.L147)/2
 2112              		.p2align 1
 2113              	.L150:
1069:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1070:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1071:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 2114              		.loc 1 1071 9 view .LVU544
 2115 000c 036A     		ldr	r3, [r0, #32]
 2116              		.loc 1 1071 36 is_stmt 0 view .LVU545
 2117 000e 23F00203 		bic	r3, r3, #2
 2118 0012 0362     		str	r3, [r0, #32]
1072:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 2119              		.loc 1 1072 9 is_stmt 1 view .LVU546
 2120 0014 036A     		ldr	r3, [r0, #32]
 2121              		.loc 1 1072 36 is_stmt 0 view .LVU547
 2122 0016 1343     		orrs	r3, r3, r2
 2123              	.L152:
1073:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1074:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1075:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1076:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
ARM GAS  /tmp/ccgcMnGe.s 			page 59


1077:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
1078:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1079:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1080:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1081:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
1082:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
1083:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1084:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1085:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1086:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
1087:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 2124              		.loc 1 1087 36 view .LVU548
 2125 0018 0362     		str	r3, [r0, #32]
1088:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2126              		.loc 1 1088 9 is_stmt 1 view .LVU549
 2127              	.L144:
1089:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1090:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1091:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1092:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2128              		.loc 1 1092 1 is_stmt 0 view .LVU550
 2129 001a 7047     		bx	lr
 2130              	.L149:
1076:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2131              		.loc 1 1076 9 is_stmt 1 view .LVU551
 2132 001c 036A     		ldr	r3, [r0, #32]
1076:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2133              		.loc 1 1076 36 is_stmt 0 view .LVU552
 2134 001e 23F02003 		bic	r3, r3, #32
 2135 0022 0362     		str	r3, [r0, #32]
1077:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2136              		.loc 1 1077 9 is_stmt 1 view .LVU553
 2137 0024 036A     		ldr	r3, [r0, #32]
1077:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2138              		.loc 1 1077 36 is_stmt 0 view .LVU554
 2139 0026 43EA0213 		orr	r3, r3, r2, lsl #4
 2140 002a F5E7     		b	.L152
 2141              	.L148:
1081:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2142              		.loc 1 1081 9 is_stmt 1 view .LVU555
 2143 002c 036A     		ldr	r3, [r0, #32]
1081:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2144              		.loc 1 1081 36 is_stmt 0 view .LVU556
 2145 002e 23F40073 		bic	r3, r3, #512
 2146 0032 0362     		str	r3, [r0, #32]
1082:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2147              		.loc 1 1082 9 is_stmt 1 view .LVU557
 2148 0034 036A     		ldr	r3, [r0, #32]
1082:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2149              		.loc 1 1082 36 is_stmt 0 view .LVU558
 2150 0036 43EA0223 		orr	r3, r3, r2, lsl #8
 2151 003a EDE7     		b	.L152
 2152              	.L146:
1086:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 2153              		.loc 1 1086 9 is_stmt 1 view .LVU559
 2154 003c 036A     		ldr	r3, [r0, #32]
1086:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
ARM GAS  /tmp/ccgcMnGe.s 			page 60


 2155              		.loc 1 1086 36 is_stmt 0 view .LVU560
 2156 003e 23F40053 		bic	r3, r3, #8192
 2157 0042 0362     		str	r3, [r0, #32]
1087:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2158              		.loc 1 1087 9 is_stmt 1 view .LVU561
 2159 0044 036A     		ldr	r3, [r0, #32]
1087:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2160              		.loc 1 1087 36 is_stmt 0 view .LVU562
 2161 0046 43EA0233 		orr	r3, r3, r2, lsl #12
 2162 004a E5E7     		b	.L152
 2163              		.cfi_endproc
 2164              	.LFE157:
 2166              		.section	.text.timer_channel_complementary_output_polarity_config,"ax",%progbits
 2167              		.align	1
 2168              		.global	timer_channel_complementary_output_polarity_config
 2169              		.syntax unified
 2170              		.thumb
 2171              		.thumb_func
 2173              	timer_channel_complementary_output_polarity_config:
 2174              	.LVL100:
 2175              	.LFB158:
1093:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1094:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1095:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel complementary output polarity
1096:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1097:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1098:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1099:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ocnpolarity: channel complementary output polarity
1103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OCN_POLARITY_HIGH: channel complementary output polarity is high
1105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OCN_POLARITY_LOW: channel complementary output polarity is low
1106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, ui
1110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2176              		.loc 1 1110 1 is_stmt 1 view -0
 2177              		.cfi_startproc
 2178              		@ args = 0, pretend = 0, frame = 0
 2179              		@ frame_needed = 0, uses_anonymous_args = 0
 2180              		@ link register save eliminated.
1111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2181              		.loc 1 1111 5 view .LVU564
 2182 0000 0129     		cmp	r1, #1
 2183 0002 0AD0     		beq	.L154
 2184 0004 0229     		cmp	r1, #2
 2185 0006 11D0     		beq	.L155
 2186 0008 79B9     		cbnz	r1, .L153
1112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 2187              		.loc 1 1114 9 view .LVU565
 2188 000a 036A     		ldr	r3, [r0, #32]
 2189              		.loc 1 1114 36 is_stmt 0 view .LVU566
ARM GAS  /tmp/ccgcMnGe.s 			page 61


 2190 000c 23F00803 		bic	r3, r3, #8
 2191 0010 0362     		str	r3, [r0, #32]
1115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2192              		.loc 1 1115 9 is_stmt 1 view .LVU567
 2193 0012 036A     		ldr	r3, [r0, #32]
 2194              		.loc 1 1115 36 is_stmt 0 view .LVU568
 2195 0014 1A43     		orrs	r2, r2, r3
 2196              	.LVL101:
 2197              		.loc 1 1115 36 view .LVU569
 2198 0016 0262     		str	r2, [r0, #32]
1116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2199              		.loc 1 1116 9 is_stmt 1 view .LVU570
 2200 0018 7047     		bx	lr
 2201              	.LVL102:
 2202              	.L154:
1117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 2203              		.loc 1 1119 9 view .LVU571
 2204 001a 036A     		ldr	r3, [r0, #32]
 2205              		.loc 1 1119 36 is_stmt 0 view .LVU572
 2206 001c 23F08003 		bic	r3, r3, #128
 2207 0020 0362     		str	r3, [r0, #32]
1120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2208              		.loc 1 1120 9 is_stmt 1 view .LVU573
 2209 0022 036A     		ldr	r3, [r0, #32]
 2210              		.loc 1 1120 36 is_stmt 0 view .LVU574
 2211 0024 43EA0213 		orr	r3, r3, r2, lsl #4
 2212              	.L157:
1121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
1125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2213              		.loc 1 1125 36 view .LVU575
 2214 0028 0362     		str	r3, [r0, #32]
1126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2215              		.loc 1 1126 9 is_stmt 1 view .LVU576
 2216              	.L153:
1127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2217              		.loc 1 1130 1 is_stmt 0 view .LVU577
 2218 002a 7047     		bx	lr
 2219              	.L155:
1124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2220              		.loc 1 1124 9 is_stmt 1 view .LVU578
 2221 002c 036A     		ldr	r3, [r0, #32]
1124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2222              		.loc 1 1124 36 is_stmt 0 view .LVU579
 2223 002e 23F40063 		bic	r3, r3, #2048
 2224 0032 0362     		str	r3, [r0, #32]
1125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2225              		.loc 1 1125 9 is_stmt 1 view .LVU580
 2226 0034 036A     		ldr	r3, [r0, #32]
1125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
ARM GAS  /tmp/ccgcMnGe.s 			page 62


 2227              		.loc 1 1125 36 is_stmt 0 view .LVU581
 2228 0036 43EA0223 		orr	r3, r3, r2, lsl #8
 2229 003a F5E7     		b	.L157
 2230              		.cfi_endproc
 2231              	.LFE158:
 2233              		.section	.text.timer_channel_output_state_config,"ax",%progbits
 2234              		.align	1
 2235              		.global	timer_channel_output_state_config
 2236              		.syntax unified
 2237              		.thumb
 2238              		.thumb_func
 2240              	timer_channel_output_state_config:
 2241              	.LVL103:
 2242              	.LFB159:
1131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel enable state
1134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  state: TIMER channel enable state
1142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CCX_ENABLE: channel enable
1144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CCX_DISABLE: channel disable
1145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state)
1149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2243              		.loc 1 1149 1 is_stmt 1 view -0
 2244              		.cfi_startproc
 2245              		@ args = 0, pretend = 0, frame = 0
 2246              		@ frame_needed = 0, uses_anonymous_args = 0
 2247              		@ link register save eliminated.
1150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2248              		.loc 1 1150 5 view .LVU583
 2249 0000 0329     		cmp	r1, #3
 2250 0002 0AD8     		bhi	.L158
 2251 0004 DFE801F0 		tbb	[pc, r1]
 2252              	.L161:
 2253 0008 02       		.byte	(.L164-.L161)/2
 2254 0009 0A       		.byte	(.L163-.L161)/2
 2255 000a 12       		.byte	(.L162-.L161)/2
 2256 000b 1A       		.byte	(.L160-.L161)/2
 2257              		.p2align 1
 2258              	.L164:
1151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 2259              		.loc 1 1153 9 view .LVU584
 2260 000c 036A     		ldr	r3, [r0, #32]
 2261              		.loc 1 1153 36 is_stmt 0 view .LVU585
 2262 000e 23F00103 		bic	r3, r3, #1
ARM GAS  /tmp/ccgcMnGe.s 			page 63


 2263 0012 0362     		str	r3, [r0, #32]
1154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 2264              		.loc 1 1154 9 is_stmt 1 view .LVU586
 2265 0014 036A     		ldr	r3, [r0, #32]
 2266              		.loc 1 1154 36 is_stmt 0 view .LVU587
 2267 0016 1343     		orrs	r3, r3, r2
 2268              	.L166:
1155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
1160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
1164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
1165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
1169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 2269              		.loc 1 1169 36 view .LVU588
 2270 0018 0362     		str	r3, [r0, #32]
1170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2271              		.loc 1 1170 9 is_stmt 1 view .LVU589
 2272              	.L158:
1171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2273              		.loc 1 1174 1 is_stmt 0 view .LVU590
 2274 001a 7047     		bx	lr
 2275              	.L163:
1158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2276              		.loc 1 1158 9 is_stmt 1 view .LVU591
 2277 001c 036A     		ldr	r3, [r0, #32]
1158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2278              		.loc 1 1158 36 is_stmt 0 view .LVU592
 2279 001e 23F01003 		bic	r3, r3, #16
 2280 0022 0362     		str	r3, [r0, #32]
1159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2281              		.loc 1 1159 9 is_stmt 1 view .LVU593
 2282 0024 036A     		ldr	r3, [r0, #32]
1159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2283              		.loc 1 1159 36 is_stmt 0 view .LVU594
 2284 0026 43EA0213 		orr	r3, r3, r2, lsl #4
 2285 002a F5E7     		b	.L166
 2286              	.L162:
1163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2287              		.loc 1 1163 9 is_stmt 1 view .LVU595
 2288 002c 036A     		ldr	r3, [r0, #32]
1163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2289              		.loc 1 1163 36 is_stmt 0 view .LVU596
 2290 002e 23F48073 		bic	r3, r3, #256
 2291 0032 0362     		str	r3, [r0, #32]
1164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
ARM GAS  /tmp/ccgcMnGe.s 			page 64


 2292              		.loc 1 1164 9 is_stmt 1 view .LVU597
 2293 0034 036A     		ldr	r3, [r0, #32]
1164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2294              		.loc 1 1164 36 is_stmt 0 view .LVU598
 2295 0036 43EA0223 		orr	r3, r3, r2, lsl #8
 2296 003a EDE7     		b	.L166
 2297              	.L160:
1168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 2298              		.loc 1 1168 9 is_stmt 1 view .LVU599
 2299 003c 036A     		ldr	r3, [r0, #32]
1168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 2300              		.loc 1 1168 36 is_stmt 0 view .LVU600
 2301 003e 23F48053 		bic	r3, r3, #4096
 2302 0042 0362     		str	r3, [r0, #32]
1169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2303              		.loc 1 1169 9 is_stmt 1 view .LVU601
 2304 0044 036A     		ldr	r3, [r0, #32]
1169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2305              		.loc 1 1169 36 is_stmt 0 view .LVU602
 2306 0046 43EA0233 		orr	r3, r3, r2, lsl #12
 2307 004a E5E7     		b	.L166
 2308              		.cfi_endproc
 2309              	.LFE159:
 2311              		.section	.text.timer_channel_complementary_output_state_config,"ax",%progbits
 2312              		.align	1
 2313              		.global	timer_channel_complementary_output_state_config
 2314              		.syntax unified
 2315              		.thumb
 2316              		.thumb_func
 2318              	timer_channel_complementary_output_state_config:
 2319              	.LVL104:
 2320              	.LFB160:
1175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel complementary output enable state
1178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
1179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2
1184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ocnstate: TIMER channel complementary output enable state
1185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CCXN_ENABLE: channel complementary enable
1187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CCXN_DISABLE: channel complementary disable
1188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint1
1192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2321              		.loc 1 1192 1 is_stmt 1 view -0
 2322              		.cfi_startproc
 2323              		@ args = 0, pretend = 0, frame = 0
 2324              		@ frame_needed = 0, uses_anonymous_args = 0
 2325              		@ link register save eliminated.
1193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2326              		.loc 1 1193 5 view .LVU604
ARM GAS  /tmp/ccgcMnGe.s 			page 65


 2327 0000 0129     		cmp	r1, #1
 2328 0002 0AD0     		beq	.L168
 2329 0004 0229     		cmp	r1, #2
 2330 0006 11D0     		beq	.L169
 2331 0008 79B9     		cbnz	r1, .L167
1194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
 2332              		.loc 1 1196 9 view .LVU605
 2333 000a 036A     		ldr	r3, [r0, #32]
 2334              		.loc 1 1196 36 is_stmt 0 view .LVU606
 2335 000c 23F00403 		bic	r3, r3, #4
 2336 0010 0362     		str	r3, [r0, #32]
1197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2337              		.loc 1 1197 9 is_stmt 1 view .LVU607
 2338 0012 036A     		ldr	r3, [r0, #32]
 2339              		.loc 1 1197 36 is_stmt 0 view .LVU608
 2340 0014 1A43     		orrs	r2, r2, r3
 2341              	.LVL105:
 2342              		.loc 1 1197 36 view .LVU609
 2343 0016 0262     		str	r2, [r0, #32]
1198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2344              		.loc 1 1198 9 is_stmt 1 view .LVU610
 2345 0018 7047     		bx	lr
 2346              	.LVL106:
 2347              	.L168:
1199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
 2348              		.loc 1 1201 9 view .LVU611
 2349 001a 036A     		ldr	r3, [r0, #32]
 2350              		.loc 1 1201 36 is_stmt 0 view .LVU612
 2351 001c 23F04003 		bic	r3, r3, #64
 2352 0020 0362     		str	r3, [r0, #32]
1202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2353              		.loc 1 1202 9 is_stmt 1 view .LVU613
 2354 0022 036A     		ldr	r3, [r0, #32]
 2355              		.loc 1 1202 36 is_stmt 0 view .LVU614
 2356 0024 43EA0213 		orr	r3, r3, r2, lsl #4
 2357              	.L171:
1203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
1207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2358              		.loc 1 1207 36 view .LVU615
 2359 0028 0362     		str	r3, [r0, #32]
1208:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2360              		.loc 1 1208 9 is_stmt 1 view .LVU616
 2361              	.L167:
1209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2362              		.loc 1 1212 1 is_stmt 0 view .LVU617
 2363 002a 7047     		bx	lr
 2364              	.L169:
ARM GAS  /tmp/ccgcMnGe.s 			page 66


1206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2365              		.loc 1 1206 9 is_stmt 1 view .LVU618
 2366 002c 036A     		ldr	r3, [r0, #32]
1206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2367              		.loc 1 1206 36 is_stmt 0 view .LVU619
 2368 002e 23F48063 		bic	r3, r3, #1024
 2369 0032 0362     		str	r3, [r0, #32]
1207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2370              		.loc 1 1207 9 is_stmt 1 view .LVU620
 2371 0034 036A     		ldr	r3, [r0, #32]
1207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2372              		.loc 1 1207 36 is_stmt 0 view .LVU621
 2373 0036 43EA0223 		orr	r3, r3, r2, lsl #8
 2374 003a F5E7     		b	.L171
 2375              		.cfi_endproc
 2376              	.LFE160:
 2378              		.section	.text.timer_channel_input_struct_para_init,"ax",%progbits
 2379              		.align	1
 2380              		.global	timer_channel_input_struct_para_init
 2381              		.syntax unified
 2382              		.thumb
 2383              		.thumb_func
 2385              	timer_channel_input_struct_para_init:
 2386              	.LVL107:
 2387              	.LFB161:
1213:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1214:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      initialize TIMER channel input parameter struct
1216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1218:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1220:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_input_struct_para_init(timer_ic_parameter_struct *icpara)
1221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2388              		.loc 1 1221 1 is_stmt 1 view -0
 2389              		.cfi_startproc
 2390              		@ args = 0, pretend = 0, frame = 0
 2391              		@ frame_needed = 0, uses_anonymous_args = 0
 2392              		@ link register save eliminated.
1222:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* initialize the channel input parameter struct member with the default value */
1223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     icpara->icpolarity  = TIMER_IC_POLARITY_RISING;
 2393              		.loc 1 1223 5 view .LVU623
 2394              		.loc 1 1223 25 is_stmt 0 view .LVU624
 2395 0000 0023     		movs	r3, #0
1224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 2396              		.loc 1 1224 25 view .LVU625
 2397 0002 0122     		movs	r2, #1
1223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 2398              		.loc 1 1223 25 view .LVU626
 2399 0004 0380     		strh	r3, [r0]	@ movhi
 2400              		.loc 1 1224 5 is_stmt 1 view .LVU627
 2401              		.loc 1 1224 25 is_stmt 0 view .LVU628
 2402 0006 4280     		strh	r2, [r0, #2]	@ movhi
1225:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
 2403              		.loc 1 1225 5 is_stmt 1 view .LVU629
 2404              		.loc 1 1225 25 is_stmt 0 view .LVU630
 2405 0008 8380     		strh	r3, [r0, #4]	@ movhi
ARM GAS  /tmp/ccgcMnGe.s 			page 67


1226:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     icpara->icfilter    = 0U;
 2406              		.loc 1 1226 5 is_stmt 1 view .LVU631
 2407              		.loc 1 1226 25 is_stmt 0 view .LVU632
 2408 000a C380     		strh	r3, [r0, #6]	@ movhi
1227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2409              		.loc 1 1227 1 view .LVU633
 2410 000c 7047     		bx	lr
 2411              		.cfi_endproc
 2412              	.LFE161:
 2414              		.section	.text.timer_channel_input_capture_prescaler_config,"ax",%progbits
 2415              		.align	1
 2416              		.global	timer_channel_input_capture_prescaler_config
 2417              		.syntax unified
 2418              		.thumb
 2419              		.thumb_func
 2421              	timer_channel_input_capture_prescaler_config:
 2422              	.LVL108:
 2423              	.LFB163:
1228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER input capture parameter
1231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****      \param[in]  icpara: TIMER channel intput parameter struct
1239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING,TIMER_IC_POLARITY_B
1240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI,TIMER_IC_SE
1241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                  icfilter: 0~15
1243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out]  none
1244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval      none
1245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_input_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_struct 
1247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
1248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
1249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
1252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
1255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
1257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
1258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
1260:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
1265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1266:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
ARM GAS  /tmp/ccgcMnGe.s 			page 68


1267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
1271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
1274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
1276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
1277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
1280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1282:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
1284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1285:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1286:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH2EN bit */
1289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
1290:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH2P and CH2NP bits */
1292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2P | TIMER_CHCTL2_CH2NP));
1293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
1294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1295:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH2MS bit */
1296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2MS);
1297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
1298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1299:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH2CAPFLT bit */
1300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPFLT);
1301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1302:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH2EN bit */
1304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH2EN;
1305:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH3EN bit */
1309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
1310:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1311:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH3P bits */
1312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH3P));
1313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
1314:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1315:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH3MS bit */
1316:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3MS);
1317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1318:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1319:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH3CAPFLT bit */
1320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPFLT);
1321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1322:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1323:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH3EN bit */
ARM GAS  /tmp/ccgcMnGe.s 			page 69


1324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH3EN;
1325:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1326:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1328:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1329:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER channel input capture prescaler value */
1330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     timer_channel_input_capture_prescaler_config(timer_periph, channel, (uint16_t)(icpara->icpresca
1331:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
1332:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1333:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1334:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel input capture prescaler value
1335:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1337:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1339:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1340:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  prescaler: channel input capture prescaler value
1343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1344:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_PSC_DIV1: no prescaler
1345:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_PSC_DIV2: divided by 2
1346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_PSC_DIV4: divided by 4
1347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_PSC_DIV8: divided by 8
1348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1350:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1351:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint16_t
1352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2424              		.loc 1 1352 1 is_stmt 1 view -0
 2425              		.cfi_startproc
 2426              		@ args = 0, pretend = 0, frame = 0
 2427              		@ frame_needed = 0, uses_anonymous_args = 0
 2428              		@ link register save eliminated.
1353:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2429              		.loc 1 1353 5 view .LVU635
 2430 0000 0329     		cmp	r1, #3
 2431 0002 1AD8     		bhi	.L173
 2432 0004 DFE801F0 		tbb	[pc, r1]
 2433              	.L176:
 2434 0008 02       		.byte	(.L179-.L176)/2
 2435 0009 0A       		.byte	(.L178-.L176)/2
 2436 000a 12       		.byte	(.L177-.L176)/2
 2437 000b 1A       		.byte	(.L175-.L176)/2
 2438              		.p2align 1
 2439              	.L179:
1354:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
1355:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1356:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPPSC);
 2440              		.loc 1 1356 9 view .LVU636
 2441 000c 8369     		ldr	r3, [r0, #24]
 2442              		.loc 1 1356 36 is_stmt 0 view .LVU637
 2443 000e 23F00C03 		bic	r3, r3, #12
 2444 0012 8361     		str	r3, [r0, #24]
1357:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2445              		.loc 1 1357 9 is_stmt 1 view .LVU638
 2446 0014 8369     		ldr	r3, [r0, #24]
ARM GAS  /tmp/ccgcMnGe.s 			page 70


 2447              		.loc 1 1357 36 is_stmt 0 view .LVU639
 2448 0016 1343     		orrs	r3, r3, r2
 2449              	.L181:
1358:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1359:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_1 */
1360:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1361:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPPSC);
1362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 2450              		.loc 1 1362 36 view .LVU640
 2451 0018 8361     		str	r3, [r0, #24]
1363:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2452              		.loc 1 1363 9 is_stmt 1 view .LVU641
 2453 001a 7047     		bx	lr
 2454              	.L178:
1361:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 2455              		.loc 1 1361 9 view .LVU642
 2456 001c 8369     		ldr	r3, [r0, #24]
1361:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 2457              		.loc 1 1361 36 is_stmt 0 view .LVU643
 2458 001e 23F44063 		bic	r3, r3, #3072
 2459 0022 8361     		str	r3, [r0, #24]
1362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2460              		.loc 1 1362 9 is_stmt 1 view .LVU644
 2461 0024 8369     		ldr	r3, [r0, #24]
1362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2462              		.loc 1 1362 36 is_stmt 0 view .LVU645
 2463 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 2464 002a F5E7     		b	.L181
 2465              	.L177:
1364:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_2 */
1365:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1366:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPPSC);
 2466              		.loc 1 1366 9 is_stmt 1 view .LVU646
 2467 002c C369     		ldr	r3, [r0, #28]
 2468              		.loc 1 1366 36 is_stmt 0 view .LVU647
 2469 002e 23F00C03 		bic	r3, r3, #12
 2470 0032 C361     		str	r3, [r0, #28]
1367:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 2471              		.loc 1 1367 9 is_stmt 1 view .LVU648
 2472 0034 C369     		ldr	r3, [r0, #28]
 2473              		.loc 1 1367 36 is_stmt 0 view .LVU649
 2474 0036 1343     		orrs	r3, r3, r2
 2475              	.L182:
1368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1369:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_3 */
1370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1371:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPPSC);
1372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 2476              		.loc 1 1372 36 view .LVU650
 2477 0038 C361     		str	r3, [r0, #28]
1373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2478              		.loc 1 1373 9 is_stmt 1 view .LVU651
 2479              	.L173:
1374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1376:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1377:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
ARM GAS  /tmp/ccgcMnGe.s 			page 71


 2480              		.loc 1 1377 1 is_stmt 0 view .LVU652
 2481 003a 7047     		bx	lr
 2482              	.L175:
1371:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 2483              		.loc 1 1371 9 is_stmt 1 view .LVU653
 2484 003c C369     		ldr	r3, [r0, #28]
1371:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 2485              		.loc 1 1371 36 is_stmt 0 view .LVU654
 2486 003e 23F44063 		bic	r3, r3, #3072
 2487 0042 C361     		str	r3, [r0, #28]
1372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2488              		.loc 1 1372 9 is_stmt 1 view .LVU655
 2489 0044 C369     		ldr	r3, [r0, #28]
1372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2490              		.loc 1 1372 36 is_stmt 0 view .LVU656
 2491 0046 43EA0223 		orr	r3, r3, r2, lsl #8
 2492 004a F5E7     		b	.L182
 2493              		.cfi_endproc
 2494              	.LFE163:
 2496              		.section	.text.timer_input_capture_config,"ax",%progbits
 2497              		.align	1
 2498              		.global	timer_input_capture_config
 2499              		.syntax unified
 2500              		.thumb
 2501              		.thumb_func
 2503              	timer_input_capture_config:
 2504              	.LVL109:
 2505              	.LFB162:
1247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2506              		.loc 1 1247 1 is_stmt 1 view -0
 2507              		.cfi_startproc
 2508              		@ args = 0, pretend = 0, frame = 0
 2509              		@ frame_needed = 0, uses_anonymous_args = 0
 2510              		@ link register save eliminated.
1248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 2511              		.loc 1 1248 5 view .LVU658
1247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2512              		.loc 1 1247 1 is_stmt 0 view .LVU659
 2513 0000 10B4     		push	{r4}
 2514              	.LCFI4:
 2515              		.cfi_def_cfa_offset 4
 2516              		.cfi_offset 4, -4
1248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER_CH_0 */
 2517              		.loc 1 1248 5 view .LVU660
 2518 0002 0329     		cmp	r1, #3
 2519 0004 24D8     		bhi	.L184
 2520 0006 DFE801F0 		tbb	[pc, r1]
 2521              	.L186:
 2522 000a 02       		.byte	(.L189-.L186)/2
 2523 000b 27       		.byte	(.L188-.L186)/2
 2524 000c 4A       		.byte	(.L187-.L186)/2
 2525 000d 6C       		.byte	(.L185-.L186)/2
 2526              		.p2align 1
 2527              	.L189:
1252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2528              		.loc 1 1252 9 is_stmt 1 view .LVU661
 2529 000e 036A     		ldr	r3, [r0, #32]
ARM GAS  /tmp/ccgcMnGe.s 			page 72


1252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2530              		.loc 1 1252 36 is_stmt 0 view .LVU662
 2531 0010 23F00103 		bic	r3, r3, #1
 2532 0014 0362     		str	r3, [r0, #32]
1255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2533              		.loc 1 1255 9 is_stmt 1 view .LVU663
 2534 0016 036A     		ldr	r3, [r0, #32]
1255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2535              		.loc 1 1255 36 is_stmt 0 view .LVU664
 2536 0018 23F00A03 		bic	r3, r3, #10
 2537 001c 0362     		str	r3, [r0, #32]
1256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 2538              		.loc 1 1256 9 is_stmt 1 view .LVU665
 2539 001e 046A     		ldr	r4, [r0, #32]
1256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 2540              		.loc 1 1256 39 is_stmt 0 view .LVU666
 2541 0020 1388     		ldrh	r3, [r2]
1256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 2542              		.loc 1 1256 36 view .LVU667
 2543 0022 2343     		orrs	r3, r3, r4
 2544 0024 0362     		str	r3, [r0, #32]
1258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2545              		.loc 1 1258 9 is_stmt 1 view .LVU668
 2546 0026 8369     		ldr	r3, [r0, #24]
1258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2547              		.loc 1 1258 36 is_stmt 0 view .LVU669
 2548 0028 23F00303 		bic	r3, r3, #3
 2549 002c 8361     		str	r3, [r0, #24]
1259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 2550              		.loc 1 1259 9 is_stmt 1 view .LVU670
 2551 002e 8469     		ldr	r4, [r0, #24]
1259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 2552              		.loc 1 1259 39 is_stmt 0 view .LVU671
 2553 0030 5388     		ldrh	r3, [r2, #2]
1259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 2554              		.loc 1 1259 36 view .LVU672
 2555 0032 2343     		orrs	r3, r3, r4
 2556 0034 8361     		str	r3, [r0, #24]
1261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2557              		.loc 1 1261 9 is_stmt 1 view .LVU673
 2558 0036 8369     		ldr	r3, [r0, #24]
1262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2559              		.loc 1 1262 50 is_stmt 0 view .LVU674
 2560 0038 D488     		ldrh	r4, [r2, #6]
1261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2561              		.loc 1 1261 36 view .LVU675
 2562 003a 23F0F003 		bic	r3, r3, #240
 2563 003e 8361     		str	r3, [r0, #24]
1262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2564              		.loc 1 1262 9 is_stmt 1 view .LVU676
 2565 0040 8369     		ldr	r3, [r0, #24]
1262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2566              		.loc 1 1262 36 is_stmt 0 view .LVU677
 2567 0042 43EA0413 		orr	r3, r3, r4, lsl #4
 2568 0046 8361     		str	r3, [r0, #24]
1265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2569              		.loc 1 1265 9 is_stmt 1 view .LVU678
ARM GAS  /tmp/ccgcMnGe.s 			page 73


 2570 0048 036A     		ldr	r3, [r0, #32]
1265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2571              		.loc 1 1265 36 is_stmt 0 view .LVU679
 2572 004a 43F00103 		orr	r3, r3, #1
 2573              	.L191:
1324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2574              		.loc 1 1324 36 view .LVU680
 2575 004e 0362     		str	r3, [r0, #32]
1325:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
 2576              		.loc 1 1325 9 is_stmt 1 view .LVU681
 2577              	.L184:
1330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2578              		.loc 1 1330 5 view .LVU682
 2579 0050 9288     		ldrh	r2, [r2, #4]
 2580              	.LVL110:
1331:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2581              		.loc 1 1331 1 is_stmt 0 view .LVU683
 2582 0052 10BC     		pop	{r4}
 2583              	.LCFI5:
 2584              		.cfi_remember_state
 2585              		.cfi_restore 4
 2586              		.cfi_def_cfa_offset 0
1330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2587              		.loc 1 1330 5 view .LVU684
 2588 0054 FFF7FEBF 		b	timer_channel_input_capture_prescaler_config
 2589              	.LVL111:
 2590              	.L188:
 2591              	.LCFI6:
 2592              		.cfi_restore_state
1271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2593              		.loc 1 1271 9 is_stmt 1 view .LVU685
 2594 0058 036A     		ldr	r3, [r0, #32]
1275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2595              		.loc 1 1275 50 is_stmt 0 view .LVU686
 2596 005a 1488     		ldrh	r4, [r2]
1271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2597              		.loc 1 1271 36 view .LVU687
 2598 005c 23F01003 		bic	r3, r3, #16
 2599 0060 0362     		str	r3, [r0, #32]
1274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2600              		.loc 1 1274 9 is_stmt 1 view .LVU688
 2601 0062 036A     		ldr	r3, [r0, #32]
1274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2602              		.loc 1 1274 36 is_stmt 0 view .LVU689
 2603 0064 23F0A003 		bic	r3, r3, #160
 2604 0068 0362     		str	r3, [r0, #32]
1275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2605              		.loc 1 1275 9 is_stmt 1 view .LVU690
 2606 006a 036A     		ldr	r3, [r0, #32]
1275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2607              		.loc 1 1275 36 is_stmt 0 view .LVU691
 2608 006c 43EA0413 		orr	r3, r3, r4, lsl #4
 2609 0070 0362     		str	r3, [r0, #32]
1277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2610              		.loc 1 1277 9 is_stmt 1 view .LVU692
 2611 0072 8369     		ldr	r3, [r0, #24]
1278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
ARM GAS  /tmp/ccgcMnGe.s 			page 74


 2612              		.loc 1 1278 50 is_stmt 0 view .LVU693
 2613 0074 5488     		ldrh	r4, [r2, #2]
1277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2614              		.loc 1 1277 36 view .LVU694
 2615 0076 23F44073 		bic	r3, r3, #768
 2616 007a 8361     		str	r3, [r0, #24]
1278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 2617              		.loc 1 1278 9 is_stmt 1 view .LVU695
 2618 007c 8369     		ldr	r3, [r0, #24]
1278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 2619              		.loc 1 1278 36 is_stmt 0 view .LVU696
 2620 007e 43EA0423 		orr	r3, r3, r4, lsl #8
 2621 0082 8361     		str	r3, [r0, #24]
1280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2622              		.loc 1 1280 9 is_stmt 1 view .LVU697
 2623 0084 8369     		ldr	r3, [r0, #24]
1281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2624              		.loc 1 1281 50 is_stmt 0 view .LVU698
 2625 0086 D488     		ldrh	r4, [r2, #6]
1280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2626              		.loc 1 1280 36 view .LVU699
 2627 0088 23F47043 		bic	r3, r3, #61440
 2628 008c 8361     		str	r3, [r0, #24]
1281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2629              		.loc 1 1281 9 is_stmt 1 view .LVU700
 2630 008e 8369     		ldr	r3, [r0, #24]
1281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2631              		.loc 1 1281 36 is_stmt 0 view .LVU701
 2632 0090 43EA0433 		orr	r3, r3, r4, lsl #12
 2633 0094 8361     		str	r3, [r0, #24]
1284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2634              		.loc 1 1284 9 is_stmt 1 view .LVU702
 2635 0096 036A     		ldr	r3, [r0, #32]
1284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2636              		.loc 1 1284 36 is_stmt 0 view .LVU703
 2637 0098 43F01003 		orr	r3, r3, #16
 2638 009c D7E7     		b	.L191
 2639              	.L187:
1289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2640              		.loc 1 1289 9 is_stmt 1 view .LVU704
 2641 009e 036A     		ldr	r3, [r0, #32]
1293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2642              		.loc 1 1293 50 is_stmt 0 view .LVU705
 2643 00a0 1488     		ldrh	r4, [r2]
1289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2644              		.loc 1 1289 36 view .LVU706
 2645 00a2 23F48073 		bic	r3, r3, #256
 2646 00a6 0362     		str	r3, [r0, #32]
1292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2647              		.loc 1 1292 9 is_stmt 1 view .LVU707
 2648 00a8 036A     		ldr	r3, [r0, #32]
1292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2649              		.loc 1 1292 36 is_stmt 0 view .LVU708
 2650 00aa 23F42063 		bic	r3, r3, #2560
 2651 00ae 0362     		str	r3, [r0, #32]
1293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2652              		.loc 1 1293 9 is_stmt 1 view .LVU709
ARM GAS  /tmp/ccgcMnGe.s 			page 75


 2653 00b0 036A     		ldr	r3, [r0, #32]
1293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2654              		.loc 1 1293 36 is_stmt 0 view .LVU710
 2655 00b2 43EA0423 		orr	r3, r3, r4, lsl #8
 2656 00b6 0362     		str	r3, [r0, #32]
1296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2657              		.loc 1 1296 9 is_stmt 1 view .LVU711
 2658 00b8 C369     		ldr	r3, [r0, #28]
1296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2659              		.loc 1 1296 36 is_stmt 0 view .LVU712
 2660 00ba 23F00303 		bic	r3, r3, #3
 2661 00be C361     		str	r3, [r0, #28]
1297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2662              		.loc 1 1297 9 is_stmt 1 view .LVU713
 2663 00c0 C469     		ldr	r4, [r0, #28]
1297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2664              		.loc 1 1297 39 is_stmt 0 view .LVU714
 2665 00c2 5388     		ldrh	r3, [r2, #2]
1297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2666              		.loc 1 1297 36 view .LVU715
 2667 00c4 2343     		orrs	r3, r3, r4
 2668 00c6 C361     		str	r3, [r0, #28]
1300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2669              		.loc 1 1300 9 is_stmt 1 view .LVU716
 2670 00c8 C369     		ldr	r3, [r0, #28]
1301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2671              		.loc 1 1301 50 is_stmt 0 view .LVU717
 2672 00ca D488     		ldrh	r4, [r2, #6]
1300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2673              		.loc 1 1300 36 view .LVU718
 2674 00cc 23F0F003 		bic	r3, r3, #240
 2675 00d0 C361     		str	r3, [r0, #28]
1301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2676              		.loc 1 1301 9 is_stmt 1 view .LVU719
 2677 00d2 C369     		ldr	r3, [r0, #28]
1301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2678              		.loc 1 1301 36 is_stmt 0 view .LVU720
 2679 00d4 43EA0413 		orr	r3, r3, r4, lsl #4
 2680 00d8 C361     		str	r3, [r0, #28]
1304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2681              		.loc 1 1304 9 is_stmt 1 view .LVU721
 2682 00da 036A     		ldr	r3, [r0, #32]
1304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2683              		.loc 1 1304 36 is_stmt 0 view .LVU722
 2684 00dc 43F48073 		orr	r3, r3, #256
 2685 00e0 B5E7     		b	.L191
 2686              	.L185:
1309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2687              		.loc 1 1309 9 is_stmt 1 view .LVU723
 2688 00e2 036A     		ldr	r3, [r0, #32]
1313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2689              		.loc 1 1313 50 is_stmt 0 view .LVU724
 2690 00e4 1488     		ldrh	r4, [r2]
1309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2691              		.loc 1 1309 36 view .LVU725
 2692 00e6 23F48053 		bic	r3, r3, #4096
 2693 00ea 0362     		str	r3, [r0, #32]
ARM GAS  /tmp/ccgcMnGe.s 			page 76


1312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2694              		.loc 1 1312 9 is_stmt 1 view .LVU726
 2695 00ec 036A     		ldr	r3, [r0, #32]
1312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2696              		.loc 1 1312 36 is_stmt 0 view .LVU727
 2697 00ee 23F40053 		bic	r3, r3, #8192
 2698 00f2 0362     		str	r3, [r0, #32]
1313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2699              		.loc 1 1313 9 is_stmt 1 view .LVU728
 2700 00f4 036A     		ldr	r3, [r0, #32]
1313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2701              		.loc 1 1313 36 is_stmt 0 view .LVU729
 2702 00f6 43EA0433 		orr	r3, r3, r4, lsl #12
 2703 00fa 0362     		str	r3, [r0, #32]
1316:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2704              		.loc 1 1316 9 is_stmt 1 view .LVU730
 2705 00fc C369     		ldr	r3, [r0, #28]
1317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2706              		.loc 1 1317 50 is_stmt 0 view .LVU731
 2707 00fe 5488     		ldrh	r4, [r2, #2]
1316:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2708              		.loc 1 1316 36 view .LVU732
 2709 0100 23F44073 		bic	r3, r3, #768
 2710 0104 C361     		str	r3, [r0, #28]
1317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2711              		.loc 1 1317 9 is_stmt 1 view .LVU733
 2712 0106 C369     		ldr	r3, [r0, #28]
1317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2713              		.loc 1 1317 36 is_stmt 0 view .LVU734
 2714 0108 43EA0423 		orr	r3, r3, r4, lsl #8
 2715 010c C361     		str	r3, [r0, #28]
1320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2716              		.loc 1 1320 9 is_stmt 1 view .LVU735
 2717 010e C369     		ldr	r3, [r0, #28]
1321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2718              		.loc 1 1321 50 is_stmt 0 view .LVU736
 2719 0110 D488     		ldrh	r4, [r2, #6]
1320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2720              		.loc 1 1320 36 view .LVU737
 2721 0112 23F47043 		bic	r3, r3, #61440
 2722 0116 C361     		str	r3, [r0, #28]
1321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2723              		.loc 1 1321 9 is_stmt 1 view .LVU738
 2724 0118 C369     		ldr	r3, [r0, #28]
1321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2725              		.loc 1 1321 36 is_stmt 0 view .LVU739
 2726 011a 43EA0433 		orr	r3, r3, r4, lsl #12
 2727 011e C361     		str	r3, [r0, #28]
1324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2728              		.loc 1 1324 9 is_stmt 1 view .LVU740
 2729 0120 036A     		ldr	r3, [r0, #32]
1324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2730              		.loc 1 1324 36 is_stmt 0 view .LVU741
 2731 0122 43F48053 		orr	r3, r3, #4096
 2732 0126 92E7     		b	.L191
 2733              		.cfi_endproc
 2734              	.LFE162:
ARM GAS  /tmp/ccgcMnGe.s 			page 77


 2736              		.section	.text.timer_channel_capture_value_register_read,"ax",%progbits
 2737              		.align	1
 2738              		.global	timer_channel_capture_value_register_read
 2739              		.syntax unified
 2740              		.thumb
 2741              		.thumb_func
 2743              	timer_channel_capture_value_register_read:
 2744              	.LVL112:
 2745              	.LFB164:
1378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      read TIMER channel capture compare register value
1381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1382:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1386:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1388:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     channel capture compare register value
1390:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1391:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)
1392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2746              		.loc 1 1392 1 is_stmt 1 view -0
 2747              		.cfi_startproc
 2748              		@ args = 0, pretend = 0, frame = 0
 2749              		@ frame_needed = 0, uses_anonymous_args = 0
 2750              		@ link register save eliminated.
1393:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     uint32_t count_value = 0U;
 2751              		.loc 1 1393 5 view .LVU743
1394:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     switch(channel) {
 2752              		.loc 1 1395 5 view .LVU744
 2753 0000 0329     		cmp	r1, #3
 2754 0002 0BD8     		bhi	.L199
 2755 0004 DFE801F0 		tbb	[pc, r1]
 2756              	.L195:
 2757 0008 02       		.byte	(.L198-.L195)/2
 2758 0009 04       		.byte	(.L197-.L195)/2
 2759 000a 06       		.byte	(.L196-.L195)/2
 2760 000b 08       		.byte	(.L194-.L195)/2
 2761              		.p2align 1
 2762              	.L198:
1396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* read TIMER channel 0 capture compare register value */
1397:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_0:
1398:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         count_value = TIMER_CH0CV(timer_periph);
 2763              		.loc 1 1398 9 view .LVU745
 2764              		.loc 1 1398 21 is_stmt 0 view .LVU746
 2765 000c 406B     		ldr	r0, [r0, #52]
 2766              	.LVL113:
1399:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2767              		.loc 1 1399 9 is_stmt 1 view .LVU747
 2768 000e 7047     		bx	lr
 2769              	.LVL114:
 2770              	.L197:
1400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* read TIMER channel 1 capture compare register value */
ARM GAS  /tmp/ccgcMnGe.s 			page 78


1401:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_1:
1402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         count_value = TIMER_CH1CV(timer_periph);
 2771              		.loc 1 1402 9 view .LVU748
 2772              		.loc 1 1402 21 is_stmt 0 view .LVU749
 2773 0010 806B     		ldr	r0, [r0, #56]
 2774              	.LVL115:
1403:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2775              		.loc 1 1403 9 is_stmt 1 view .LVU750
 2776 0012 7047     		bx	lr
 2777              	.LVL116:
 2778              	.L196:
1404:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* read TIMER channel 2 capture compare register value */
1405:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_2:
1406:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         count_value = TIMER_CH2CV(timer_periph);
 2779              		.loc 1 1406 9 view .LVU751
 2780              		.loc 1 1406 21 is_stmt 0 view .LVU752
 2781 0014 C06B     		ldr	r0, [r0, #60]
 2782              	.LVL117:
1407:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2783              		.loc 1 1407 9 is_stmt 1 view .LVU753
 2784 0016 7047     		bx	lr
 2785              	.LVL118:
 2786              	.L194:
1408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* read TIMER channel 3 capture compare register value */
1409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     case TIMER_CH_3:
1410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         count_value = TIMER_CH3CV(timer_periph);
 2787              		.loc 1 1410 9 view .LVU754
 2788              		.loc 1 1410 21 is_stmt 0 view .LVU755
 2789 0018 006C     		ldr	r0, [r0, #64]
 2790              	.LVL119:
1411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
 2791              		.loc 1 1411 9 is_stmt 1 view .LVU756
 2792 001a 7047     		bx	lr
 2793              	.LVL120:
 2794              	.L199:
1395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* read TIMER channel 0 capture compare register value */
 2795              		.loc 1 1395 5 is_stmt 0 view .LVU757
 2796 001c 0020     		movs	r0, #0
 2797              	.LVL121:
1412:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     default:
1413:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         break;
1414:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1415:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     return (count_value);
 2798              		.loc 1 1415 5 is_stmt 1 view .LVU758
1416:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2799              		.loc 1 1416 1 is_stmt 0 view .LVU759
 2800 001e 7047     		bx	lr
 2801              		.cfi_endproc
 2802              	.LFE164:
 2804              		.section	.text.timer_input_pwm_capture_config,"ax",%progbits
 2805              		.align	1
 2806              		.global	timer_input_pwm_capture_config
 2807              		.syntax unified
 2808              		.thumb
 2809              		.thumb_func
 2811              	timer_input_pwm_capture_config:
 2812              	.LVL122:
ARM GAS  /tmp/ccgcMnGe.s 			page 79


 2813              	.LFB165:
1417:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1419:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER input pwm capture function
1420:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  channel:
1422:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1424:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1425:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****      \param[in]  icpwm:TIMER channel intput pwm parameter struct
1426:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING
1427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI
1428:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1429:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                  icfilter: 0~15
1430:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1431:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1433:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_str
1434:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 2814              		.loc 1 1434 1 is_stmt 1 view -0
 2815              		.cfi_startproc
 2816              		@ args = 0, pretend = 0, frame = 0
 2817              		@ frame_needed = 0, uses_anonymous_args = 0
1435:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     uint16_t icpolarity  = 0x0U;
 2818              		.loc 1 1435 5 view .LVU761
1436:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     uint16_t icselection = 0x0U;
 2819              		.loc 1 1436 5 view .LVU762
1437:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* Set channel input polarity */
1439:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_IC_POLARITY_RISING == icpwm->icpolarity) {
 2820              		.loc 1 1439 5 view .LVU763
1434:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     uint16_t icpolarity  = 0x0U;
 2821              		.loc 1 1434 1 is_stmt 0 view .LVU764
 2822 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2823              	.LCFI7:
 2824              		.cfi_def_cfa_offset 24
 2825              		.cfi_offset 4, -24
 2826              		.cfi_offset 5, -20
 2827              		.cfi_offset 6, -16
 2828              		.cfi_offset 7, -12
 2829              		.cfi_offset 8, -8
 2830              		.cfi_offset 14, -4
 2831              		.loc 1 1439 41 view .LVU765
 2832 0004 B2F800E0 		ldrh	lr, [r2]
1440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
1441:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         icpolarity = TIMER_IC_POLARITY_RISING;
1443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1444:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1445:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* Set channel input mode selection */
1446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_IC_SELECTION_DIRECTTI == icpwm->icselection) {
 2833              		.loc 1 1446 44 view .LVU766
 2834 0008 B2F802C0 		ldrh	ip, [r2, #2]
1447:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
1448:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         icselection = TIMER_IC_SELECTION_DIRECTTI;
1450:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
ARM GAS  /tmp/ccgcMnGe.s 			page 80


1451:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_CH_0 == channel) {
1453:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
1454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
1456:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1457:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
1458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpwm->icpolarity);
1459:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
1460:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1461:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
1462:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpwm->icselection);
1463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1464:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1465:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
1466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
 2835              		.loc 1 1466 40 view .LVU767
 2836 000c D688     		ldrh	r6, [r2, #6]
1454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
 2837              		.loc 1 1454 9 view .LVU768
 2838 000e 036A     		ldr	r3, [r0, #32]
1467:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
1468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1469:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
1470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
 2839              		.loc 1 1470 96 view .LVU769
 2840 0010 9288     		ldrh	r2, [r2, #4]
 2841              	.LVL123:
1439:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 2842              		.loc 1 1439 7 view .LVU770
 2843 0012 BEFA8EF5 		clz	r5, lr
1449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 2844              		.loc 1 1449 21 view .LVU771
 2845 0016 BCF1010F 		cmp	ip, #1
1439:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 2846              		.loc 1 1439 7 view .LVU772
 2847 001a 4FEA5515 		lsr	r5, r5, #5
1471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1472:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
1473:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
1475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1476:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
1477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpolarity << 4U);
1478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
1479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
1481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icselection << 8U);
1482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
1483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
1485:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
 2848              		.loc 1 1485 39 view .LVU773
 2849 001e 4FEA0638 		lsl	r8, r6, #12
1439:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 2850              		.loc 1 1439 7 view .LVU774
 2851 0022 4FEA4505 		lsl	r5, r5, #1
ARM GAS  /tmp/ccgcMnGe.s 			page 81


 2852              	.LVL124:
1446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
 2853              		.loc 1 1446 5 is_stmt 1 view .LVU775
1449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 2854              		.loc 1 1449 21 is_stmt 0 view .LVU776
 2855 0026 0CBF     		ite	eq
 2856 0028 0227     		moveq	r7, #2
 2857 002a 0127     		movne	r7, #1
 2858              	.LVL125:
1452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
 2859              		.loc 1 1452 5 is_stmt 1 view .LVU777
1466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 2860              		.loc 1 1466 68 is_stmt 0 view .LVU778
 2861 002c 3601     		lsls	r6, r6, #4
1452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
 2862              		.loc 1 1452 7 view .LVU779
 2863 002e 0029     		cmp	r1, #0
 2864 0030 44D1     		bne	.L202
1454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
 2865              		.loc 1 1454 9 is_stmt 1 view .LVU780
1454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
 2866              		.loc 1 1454 36 is_stmt 0 view .LVU781
 2867 0032 23F00103 		bic	r3, r3, #1
 2868 0036 0362     		str	r3, [r0, #32]
1456:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
 2869              		.loc 1 1456 9 is_stmt 1 view .LVU782
 2870 0038 036A     		ldr	r3, [r0, #32]
1456:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
 2871              		.loc 1 1456 36 is_stmt 0 view .LVU783
 2872 003a 23F00A03 		bic	r3, r3, #10
 2873 003e 0362     		str	r3, [r0, #32]
1458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 2874              		.loc 1 1458 9 is_stmt 1 view .LVU784
 2875 0040 036A     		ldr	r3, [r0, #32]
1458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 2876              		.loc 1 1458 36 is_stmt 0 view .LVU785
 2877 0042 43EA0E03 		orr	r3, r3, lr
 2878 0046 0362     		str	r3, [r0, #32]
1460:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
 2879              		.loc 1 1460 9 is_stmt 1 view .LVU786
 2880 0048 8369     		ldr	r3, [r0, #24]
1460:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
 2881              		.loc 1 1460 36 is_stmt 0 view .LVU787
 2882 004a 23F00303 		bic	r3, r3, #3
 2883 004e 8361     		str	r3, [r0, #24]
1462:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 2884              		.loc 1 1462 9 is_stmt 1 view .LVU788
 2885 0050 8369     		ldr	r3, [r0, #24]
1462:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 2886              		.loc 1 1462 36 is_stmt 0 view .LVU789
 2887 0052 43EA0C03 		orr	r3, r3, ip
 2888 0056 8361     		str	r3, [r0, #24]
1464:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
 2889              		.loc 1 1464 9 is_stmt 1 view .LVU790
 2890 0058 8369     		ldr	r3, [r0, #24]
1464:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
 2891              		.loc 1 1464 36 is_stmt 0 view .LVU791
ARM GAS  /tmp/ccgcMnGe.s 			page 82


 2892 005a 23F0F003 		bic	r3, r3, #240
 2893 005e 8361     		str	r3, [r0, #24]
1466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 2894              		.loc 1 1466 9 is_stmt 1 view .LVU792
 2895 0060 8369     		ldr	r3, [r0, #24]
1466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 2896              		.loc 1 1466 36 is_stmt 0 view .LVU793
 2897 0062 3343     		orrs	r3, r3, r6
 2898 0064 8361     		str	r3, [r0, #24]
1468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 2899              		.loc 1 1468 9 is_stmt 1 view .LVU794
 2900 0066 036A     		ldr	r3, [r0, #32]
1468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 2901              		.loc 1 1468 36 is_stmt 0 view .LVU795
 2902 0068 43F00103 		orr	r3, r3, #1
 2903 006c 0362     		str	r3, [r0, #32]
1470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 2904              		.loc 1 1470 9 is_stmt 1 view .LVU796
 2905 006e FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 2906              	.LVL126:
1473:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
 2907              		.loc 1 1473 9 view .LVU797
 2908 0072 036A     		ldr	r3, [r0, #32]
1473:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
 2909              		.loc 1 1473 36 is_stmt 0 view .LVU798
 2910 0074 23F01003 		bic	r3, r3, #16
 2911 0078 0362     		str	r3, [r0, #32]
1475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
 2912              		.loc 1 1475 9 is_stmt 1 view .LVU799
 2913 007a 036A     		ldr	r3, [r0, #32]
1475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
 2914              		.loc 1 1475 36 is_stmt 0 view .LVU800
 2915 007c 23F0A003 		bic	r3, r3, #160
 2916 0080 0362     		str	r3, [r0, #32]
1477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2917              		.loc 1 1477 9 is_stmt 1 view .LVU801
 2918 0082 036A     		ldr	r3, [r0, #32]
1477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2919              		.loc 1 1477 36 is_stmt 0 view .LVU802
 2920 0084 43EA0513 		orr	r3, r3, r5, lsl #4
 2921 0088 0362     		str	r3, [r0, #32]
1479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 2922              		.loc 1 1479 9 is_stmt 1 view .LVU803
 2923 008a 8369     		ldr	r3, [r0, #24]
1479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 2924              		.loc 1 1479 36 is_stmt 0 view .LVU804
 2925 008c 23F44073 		bic	r3, r3, #768
 2926 0090 8361     		str	r3, [r0, #24]
1481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 2927              		.loc 1 1481 9 is_stmt 1 view .LVU805
 2928 0092 8369     		ldr	r3, [r0, #24]
1481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 2929              		.loc 1 1481 36 is_stmt 0 view .LVU806
 2930 0094 43EA0723 		orr	r3, r3, r7, lsl #8
 2931 0098 8361     		str	r3, [r0, #24]
1483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
 2932              		.loc 1 1483 9 is_stmt 1 view .LVU807
ARM GAS  /tmp/ccgcMnGe.s 			page 83


 2933 009a 8369     		ldr	r3, [r0, #24]
1483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
 2934              		.loc 1 1483 36 is_stmt 0 view .LVU808
 2935 009c 23F47043 		bic	r3, r3, #61440
 2936 00a0 8361     		str	r3, [r0, #24]
 2937              		.loc 1 1485 9 is_stmt 1 view .LVU809
 2938 00a2 8369     		ldr	r3, [r0, #24]
 2939              		.loc 1 1485 36 is_stmt 0 view .LVU810
 2940 00a4 43EA0803 		orr	r3, r3, r8
 2941 00a8 8361     		str	r3, [r0, #24]
1486:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
1487:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 2942              		.loc 1 1487 9 is_stmt 1 view .LVU811
 2943 00aa 036A     		ldr	r3, [r0, #32]
 2944              		.loc 1 1487 36 is_stmt 0 view .LVU812
 2945 00ac 43F01003 		orr	r3, r3, #16
 2946 00b0 0362     		str	r3, [r0, #32]
1488:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
1489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
 2947              		.loc 1 1489 9 is_stmt 1 view .LVU813
 2948 00b2 0121     		movs	r1, #1
 2949              	.LVL127:
 2950              	.L204:
1490:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1491:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
1492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
1494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1495:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
1496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icpolarity) << 4U);
1497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
1498:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1499:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
1500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icselection) << 8U);
1501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
1502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
1504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
1505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
1506:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1507:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
1508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
1509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1510:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
1511:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1512:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
1513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1514:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
1515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)icpolarity;
1516:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
1517:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1518:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
1519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)icselection;
1520:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1521:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
1523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
ARM GAS  /tmp/ccgcMnGe.s 			page 84


1524:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
1525:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1526:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
1527:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
1528:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1529:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 2951              		.loc 1 1529 1 is_stmt 0 view .LVU814
 2952 00b4 BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 2953              	.LCFI8:
 2954              		.cfi_remember_state
 2955              		.cfi_restore 14
 2956              		.cfi_restore 8
 2957              		.cfi_restore 7
 2958              		.cfi_restore 6
 2959              		.cfi_restore 5
 2960              		.cfi_restore 4
 2961              		.cfi_def_cfa_offset 0
 2962              	.LVL128:
1527:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 2963              		.loc 1 1527 9 view .LVU815
 2964 00b8 FFF7FEBF 		b	timer_channel_input_capture_prescaler_config
 2965              	.LVL129:
 2966              	.L202:
 2967              	.LCFI9:
 2968              		.cfi_restore_state
1492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
 2969              		.loc 1 1492 9 is_stmt 1 view .LVU816
1492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1P and CH1NP bits */
 2970              		.loc 1 1492 36 is_stmt 0 view .LVU817
 2971 00bc 23F01003 		bic	r3, r3, #16
 2972 00c0 0362     		str	r3, [r0, #32]
1494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
 2973              		.loc 1 1494 9 is_stmt 1 view .LVU818
 2974 00c2 036A     		ldr	r3, [r0, #32]
1494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1P and CH1NP bits */
 2975              		.loc 1 1494 36 is_stmt 0 view .LVU819
 2976 00c4 23F0A003 		bic	r3, r3, #160
 2977 00c8 0362     		str	r3, [r0, #32]
1496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2978              		.loc 1 1496 9 is_stmt 1 view .LVU820
 2979 00ca 036A     		ldr	r3, [r0, #32]
1496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
 2980              		.loc 1 1496 36 is_stmt 0 view .LVU821
 2981 00cc 43EA0E13 		orr	r3, r3, lr, lsl #4
 2982 00d0 0362     		str	r3, [r0, #32]
1498:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 2983              		.loc 1 1498 9 is_stmt 1 view .LVU822
 2984 00d2 8369     		ldr	r3, [r0, #24]
1498:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
 2985              		.loc 1 1498 36 is_stmt 0 view .LVU823
 2986 00d4 23F44073 		bic	r3, r3, #768
 2987 00d8 8361     		str	r3, [r0, #24]
1500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 2988              		.loc 1 1500 9 is_stmt 1 view .LVU824
 2989 00da 8369     		ldr	r3, [r0, #24]
1500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
 2990              		.loc 1 1500 36 is_stmt 0 view .LVU825
ARM GAS  /tmp/ccgcMnGe.s 			page 85


 2991 00dc 43EA0C23 		orr	r3, r3, ip, lsl #8
 2992 00e0 8361     		str	r3, [r0, #24]
1502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
 2993              		.loc 1 1502 9 is_stmt 1 view .LVU826
 2994 00e2 8369     		ldr	r3, [r0, #24]
1502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
 2995              		.loc 1 1502 36 is_stmt 0 view .LVU827
 2996 00e4 23F47043 		bic	r3, r3, #61440
 2997 00e8 8361     		str	r3, [r0, #24]
1504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 2998              		.loc 1 1504 9 is_stmt 1 view .LVU828
 2999 00ea 8369     		ldr	r3, [r0, #24]
1504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
 3000              		.loc 1 1504 36 is_stmt 0 view .LVU829
 3001 00ec 43EA0803 		orr	r3, r3, r8
 3002 00f0 8361     		str	r3, [r0, #24]
1506:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3003              		.loc 1 1506 9 is_stmt 1 view .LVU830
 3004 00f2 036A     		ldr	r3, [r0, #32]
1506:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3005              		.loc 1 1506 36 is_stmt 0 view .LVU831
 3006 00f4 43F01003 		orr	r3, r3, #16
1508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 3007              		.loc 1 1508 9 view .LVU832
 3008 00f8 0121     		movs	r1, #1
 3009              	.LVL130:
1506:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3010              		.loc 1 1506 36 view .LVU833
 3011 00fa 0362     		str	r3, [r0, #32]
1508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
 3012              		.loc 1 1508 9 is_stmt 1 view .LVU834
 3013 00fc FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3014              	.LVL131:
1511:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
 3015              		.loc 1 1511 9 view .LVU835
 3016 0100 036A     		ldr	r3, [r0, #32]
1511:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
 3017              		.loc 1 1511 36 is_stmt 0 view .LVU836
 3018 0102 23F00103 		bic	r3, r3, #1
 3019 0106 0362     		str	r3, [r0, #32]
1513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
 3020              		.loc 1 1513 9 is_stmt 1 view .LVU837
 3021 0108 036A     		ldr	r3, [r0, #32]
1513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
 3022              		.loc 1 1513 36 is_stmt 0 view .LVU838
 3023 010a 23F00A03 		bic	r3, r3, #10
 3024 010e 0362     		str	r3, [r0, #32]
1515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 3025              		.loc 1 1515 9 is_stmt 1 view .LVU839
 3026 0110 036A     		ldr	r3, [r0, #32]
1515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 3027              		.loc 1 1515 36 is_stmt 0 view .LVU840
 3028 0112 2B43     		orrs	r3, r3, r5
 3029 0114 0362     		str	r3, [r0, #32]
1517:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
 3030              		.loc 1 1517 9 is_stmt 1 view .LVU841
 3031 0116 8369     		ldr	r3, [r0, #24]
ARM GAS  /tmp/ccgcMnGe.s 			page 86


1517:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
 3032              		.loc 1 1517 36 is_stmt 0 view .LVU842
 3033 0118 23F00303 		bic	r3, r3, #3
 3034 011c 8361     		str	r3, [r0, #24]
1519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3035              		.loc 1 1519 9 is_stmt 1 view .LVU843
 3036 011e 8369     		ldr	r3, [r0, #24]
1519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3037              		.loc 1 1519 36 is_stmt 0 view .LVU844
 3038 0120 3B43     		orrs	r3, r3, r7
 3039 0122 8361     		str	r3, [r0, #24]
1521:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
 3040              		.loc 1 1521 9 is_stmt 1 view .LVU845
 3041 0124 8369     		ldr	r3, [r0, #24]
1521:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0CAPFLT bit */
 3042              		.loc 1 1521 36 is_stmt 0 view .LVU846
 3043 0126 23F0F003 		bic	r3, r3, #240
 3044 012a 8361     		str	r3, [r0, #24]
1523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3045              		.loc 1 1523 9 is_stmt 1 view .LVU847
 3046 012c 8369     		ldr	r3, [r0, #24]
1523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3047              		.loc 1 1523 36 is_stmt 0 view .LVU848
 3048 012e 3343     		orrs	r3, r3, r6
 3049 0130 8361     		str	r3, [r0, #24]
1525:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3050              		.loc 1 1525 9 is_stmt 1 view .LVU849
 3051 0132 036A     		ldr	r3, [r0, #32]
1525:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3052              		.loc 1 1525 36 is_stmt 0 view .LVU850
 3053 0134 0B43     		orrs	r3, r3, r1
 3054 0136 0362     		str	r3, [r0, #32]
1527:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 3055              		.loc 1 1527 9 is_stmt 1 view .LVU851
 3056 0138 0021     		movs	r1, #0
 3057 013a BBE7     		b	.L204
 3058              		.cfi_endproc
 3059              	.LFE165:
 3061              		.section	.text.timer_hall_mode_config,"ax",%progbits
 3062              		.align	1
 3063              		.global	timer_hall_mode_config
 3064              		.syntax unified
 3065              		.thumb
 3066              		.thumb_func
 3068              	timer_hall_mode_config:
 3069              	.LVL132:
 3070              	.LFB166:
1530:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1531:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1532:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER hall sensor mode
1533:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  hallmode:
1535:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1536:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_HALLINTERFACE_ENABLE: TIMER hall sensor mode enable
1537:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_HALLINTERFACE_DISABLE: TIMER hall sensor mode disable
1538:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1539:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
ARM GAS  /tmp/ccgcMnGe.s 			page 87


1540:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_hall_mode_config(uint32_t timer_periph, uint32_t hallmode)
1542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3071              		.loc 1 1542 1 view -0
 3072              		.cfi_startproc
 3073              		@ args = 0, pretend = 0, frame = 0
 3074              		@ frame_needed = 0, uses_anonymous_args = 0
 3075              		@ link register save eliminated.
1543:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_HALLINTERFACE_ENABLE == hallmode) {
 3076              		.loc 1 1543 5 view .LVU853
 3077              		.loc 1 1543 7 is_stmt 0 view .LVU854
 3078 0000 21B9     		cbnz	r1, .L206
1544:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_TI0S;
 3079              		.loc 1 1544 9 is_stmt 1 view .LVU855
 3080 0002 4368     		ldr	r3, [r0, #4]
 3081              		.loc 1 1544 34 is_stmt 0 view .LVU856
 3082 0004 43F08003 		orr	r3, r3, #128
 3083              	.L208:
1545:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_HALLINTERFACE_DISABLE == hallmode) {
1546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3084              		.loc 1 1546 34 view .LVU857
 3085 0008 4360     		str	r3, [r0, #4]
1547:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* illegal parameters */
1549:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 3086              		.loc 1 1549 5 is_stmt 1 view .LVU858
 3087              	.L205:
1550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3088              		.loc 1 1550 1 is_stmt 0 view .LVU859
 3089 000a 7047     		bx	lr
 3090              	.L206:
1545:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_HALLINTERFACE_DISABLE == hallmode) {
 3091              		.loc 1 1545 12 is_stmt 1 view .LVU860
1545:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_HALLINTERFACE_DISABLE == hallmode) {
 3092              		.loc 1 1545 14 is_stmt 0 view .LVU861
 3093 000c 0129     		cmp	r1, #1
 3094 000e FCD1     		bne	.L205
1546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 3095              		.loc 1 1546 9 is_stmt 1 view .LVU862
 3096 0010 4368     		ldr	r3, [r0, #4]
1546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 3097              		.loc 1 1546 34 is_stmt 0 view .LVU863
 3098 0012 23F08003 		bic	r3, r3, #128
 3099 0016 F7E7     		b	.L208
 3100              		.cfi_endproc
 3101              	.LFE166:
 3103              		.section	.text.timer_input_trigger_source_select,"ax",%progbits
 3104              		.align	1
 3105              		.global	timer_input_trigger_source_select
 3106              		.syntax unified
 3107              		.thumb
 3108              		.thumb_func
 3110              	timer_input_trigger_source_select:
 3111              	.LVL133:
 3112              	.LFB167:
1551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1552:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
ARM GAS  /tmp/ccgcMnGe.s 			page 88


1553:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      select TIMER input trigger source
1554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1555:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  intrigger:
1556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0(TIMERx(x=0..4,7,8,11))
1558:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1(TIMERx(x=0..4,7,8,11))
1559:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2(TIMERx(x=0..4,7,8,11))
1560:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3(TIMERx(x=0..4,7,8,11))
1561:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector(TIMERx(x=0..4,7,8,11))
1562:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0(TIMERx(x=0..4,7,8,11))
1563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1(TIMERx(x=0..4,7,8,11))
1564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ETIFP: external trigger(TIMERx(x=0..4,7,8,11))
1565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1566:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)
1569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3113              		.loc 1 1569 1 is_stmt 1 view -0
 3114              		.cfi_startproc
 3115              		@ args = 0, pretend = 0, frame = 0
 3116              		@ frame_needed = 0, uses_anonymous_args = 0
 3117              		@ link register save eliminated.
1570:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_TRGS);
 3118              		.loc 1 1570 5 view .LVU865
 3119 0000 8368     		ldr	r3, [r0, #8]
 3120              		.loc 1 1570 31 is_stmt 0 view .LVU866
 3121 0002 23F07003 		bic	r3, r3, #112
 3122 0006 8360     		str	r3, [r0, #8]
1571:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3123              		.loc 1 1571 5 is_stmt 1 view .LVU867
 3124 0008 8368     		ldr	r3, [r0, #8]
 3125              		.loc 1 1571 31 is_stmt 0 view .LVU868
 3126 000a 0B43     		orrs	r3, r3, r1
 3127 000c 8360     		str	r3, [r0, #8]
1572:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3128              		.loc 1 1572 1 view .LVU869
 3129 000e 7047     		bx	lr
 3130              		.cfi_endproc
 3131              	.LFE167:
 3133              		.section	.text.timer_master_output_trigger_source_select,"ax",%progbits
 3134              		.align	1
 3135              		.global	timer_master_output_trigger_source_select
 3136              		.syntax unified
 3137              		.thumb
 3138              		.thumb_func
 3140              	timer_master_output_trigger_source_select:
 3141              	.LVL134:
 3142              	.LFB168:
1573:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1574:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1575:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      select TIMER master mode output trigger source
1576:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..7)
1577:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  outrigger:
1578:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1579:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_RESET: the UPG bit as trigger output(TIMERx(x=0..7,9,10,12,13))
1580:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_ENABLE: the counter enable signal TIMER_CTL0_CEN as trigger out
1581:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_UPDATE: update event as trigger output(TIMERx(x=0..7,9,10,12,13
ARM GAS  /tmp/ccgcMnGe.s 			page 89


1582:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_CH0: a capture or a compare match occurred in channal0 as trigg
1583:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O0CPRE: O0CPRE as trigger output(TIMERx(x=0..4,7,9,10,12,13))
1584:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O1CPRE: O1CPRE as trigger output(TIMERx(x=0..4,7))
1585:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O2CPRE: O2CPRE as trigger output(TIMERx(x=0..4,7))
1586:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output(TIMERx(x=0..4,7))
1587:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1588:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1589:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1590:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)
1591:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3143              		.loc 1 1591 1 is_stmt 1 view -0
 3144              		.cfi_startproc
 3145              		@ args = 0, pretend = 0, frame = 0
 3146              		@ frame_needed = 0, uses_anonymous_args = 0
 3147              		@ link register save eliminated.
1592:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_MMC);
 3148              		.loc 1 1592 5 view .LVU871
 3149 0000 4368     		ldr	r3, [r0, #4]
 3150              		.loc 1 1592 30 is_stmt 0 view .LVU872
 3151 0002 23F07003 		bic	r3, r3, #112
 3152 0006 4360     		str	r3, [r0, #4]
1593:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 3153              		.loc 1 1593 5 is_stmt 1 view .LVU873
 3154 0008 4368     		ldr	r3, [r0, #4]
 3155              		.loc 1 1593 30 is_stmt 0 view .LVU874
 3156 000a 0B43     		orrs	r3, r3, r1
 3157 000c 4360     		str	r3, [r0, #4]
1594:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3158              		.loc 1 1594 1 view .LVU875
 3159 000e 7047     		bx	lr
 3160              		.cfi_endproc
 3161              	.LFE168:
 3163              		.section	.text.timer_slave_mode_select,"ax",%progbits
 3164              		.align	1
 3165              		.global	timer_slave_mode_select
 3166              		.syntax unified
 3167              		.thumb
 3168              		.thumb_func
 3170              	timer_slave_mode_select:
 3171              	.LVL135:
 3172              	.LFB169:
1595:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1597:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      select TIMER slave mode
1598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1599:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  slavemode:
1600:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1601:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_DISABLE: slave mode disable(TIMERx(x=0..4,7,8,11))
1602:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE0: encoder mode 0(TIMERx(x=0..4,7))
1603:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE1: encoder mode 1(TIMERx(x=0..4,7))
1604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE2: encoder mode 2(TIMERx(x=0..4,7))
1605:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_RESTART: restart mode(TIMERx(x=0..4,7,8,11))
1606:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_PAUSE: pause mode(TIMERx(x=0..4,7,8,11))
1607:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_EVENT: event mode(TIMERx(x=0..4,7,8,11))
1608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SLAVE_MODE_EXTERNAL0: external clock mode 0.(TIMERx(x=0..4,7,8,11))
1609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1610:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
ARM GAS  /tmp/ccgcMnGe.s 			page 90


1611:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1613:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)
1614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3173              		.loc 1 1614 1 is_stmt 1 view -0
 3174              		.cfi_startproc
 3175              		@ args = 0, pretend = 0, frame = 0
 3176              		@ frame_needed = 0, uses_anonymous_args = 0
 3177              		@ link register save eliminated.
1615:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3178              		.loc 1 1615 5 view .LVU877
 3179 0000 8368     		ldr	r3, [r0, #8]
 3180              		.loc 1 1615 31 is_stmt 0 view .LVU878
 3181 0002 23F00703 		bic	r3, r3, #7
 3182 0006 8360     		str	r3, [r0, #8]
1616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1617:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)slavemode;
 3183              		.loc 1 1617 5 is_stmt 1 view .LVU879
 3184 0008 8368     		ldr	r3, [r0, #8]
 3185              		.loc 1 1617 31 is_stmt 0 view .LVU880
 3186 000a 0B43     		orrs	r3, r3, r1
 3187 000c 8360     		str	r3, [r0, #8]
1618:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3188              		.loc 1 1618 1 view .LVU881
 3189 000e 7047     		bx	lr
 3190              		.cfi_endproc
 3191              	.LFE169:
 3193              		.section	.text.timer_master_slave_mode_config,"ax",%progbits
 3194              		.align	1
 3195              		.global	timer_master_slave_mode_config
 3196              		.syntax unified
 3197              		.thumb
 3198              		.thumb_func
 3200              	timer_master_slave_mode_config:
 3201              	.LVL136:
 3202              	.LFB170:
1619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1620:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1621:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER master slave mode
1622:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1623:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  masterslave:
1624:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1625:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_ENABLE: master slave mode enable
1626:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_DISABLE: master slave mode disable
1627:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1628:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1629:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1630:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_master_slave_mode_config(uint32_t timer_periph, uint32_t masterslave)
1631:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3203              		.loc 1 1631 1 is_stmt 1 view -0
 3204              		.cfi_startproc
 3205              		@ args = 0, pretend = 0, frame = 0
 3206              		@ frame_needed = 0, uses_anonymous_args = 0
 3207              		@ link register save eliminated.
1632:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_MASTER_SLAVE_MODE_ENABLE == masterslave) {
 3208              		.loc 1 1632 5 view .LVU883
 3209              		.loc 1 1632 7 is_stmt 0 view .LVU884
ARM GAS  /tmp/ccgcMnGe.s 			page 91


 3210 0000 21B9     		cbnz	r1, .L213
1633:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
 3211              		.loc 1 1633 9 is_stmt 1 view .LVU885
 3212 0002 8368     		ldr	r3, [r0, #8]
 3213              		.loc 1 1633 35 is_stmt 0 view .LVU886
 3214 0004 43F08003 		orr	r3, r3, #128
 3215              	.L215:
1634:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave) {
1635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3216              		.loc 1 1635 35 view .LVU887
 3217 0008 8360     		str	r3, [r0, #8]
1636:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1637:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* illegal parameters */
1638:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 3218              		.loc 1 1638 5 is_stmt 1 view .LVU888
 3219              	.L212:
1639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3220              		.loc 1 1639 1 is_stmt 0 view .LVU889
 3221 000a 7047     		bx	lr
 3222              	.L213:
1634:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave) {
 3223              		.loc 1 1634 12 is_stmt 1 view .LVU890
1634:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave) {
 3224              		.loc 1 1634 14 is_stmt 0 view .LVU891
 3225 000c 0129     		cmp	r1, #1
 3226 000e FCD1     		bne	.L212
1635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 3227              		.loc 1 1635 9 is_stmt 1 view .LVU892
 3228 0010 8368     		ldr	r3, [r0, #8]
1635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 3229              		.loc 1 1635 35 is_stmt 0 view .LVU893
 3230 0012 23F08003 		bic	r3, r3, #128
 3231 0016 F7E7     		b	.L215
 3232              		.cfi_endproc
 3233              	.LFE170:
 3235              		.section	.text.timer_external_trigger_config,"ax",%progbits
 3236              		.align	1
 3237              		.global	timer_external_trigger_config
 3238              		.syntax unified
 3239              		.thumb
 3240              		.thumb_func
 3242              	timer_external_trigger_config:
 3243              	.LVL137:
 3244              	.LFB171:
1640:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1641:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER external trigger input
1643:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1644:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extprescaler:
1645:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1646:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1647:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extpolarity:
1651:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1652:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
ARM GAS  /tmp/ccgcMnGe.s 			page 92


1653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1654:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1655:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1656:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1657:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1658:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler,
1659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                    uint32_t extpolarity, uint32_t extfilter)
1660:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3245              		.loc 1 1660 1 is_stmt 1 view -0
 3246              		.cfi_startproc
 3247              		@ args = 0, pretend = 0, frame = 0
 3248              		@ frame_needed = 0, uses_anonymous_args = 0
1661:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 3249              		.loc 1 1661 5 view .LVU895
1660:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 3250              		.loc 1 1660 1 is_stmt 0 view .LVU896
 3251 0000 10B5     		push	{r4, lr}
 3252              	.LCFI10:
 3253              		.cfi_def_cfa_offset 8
 3254              		.cfi_offset 4, -8
 3255              		.cfi_offset 14, -4
 3256              		.loc 1 1661 5 view .LVU897
 3257 0002 8468     		ldr	r4, [r0, #8]
 3258              		.loc 1 1661 31 view .LVU898
 3259 0004 24F43F44 		bic	r4, r4, #48896
 3260 0008 8460     		str	r4, [r0, #8]
1662:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3261              		.loc 1 1662 5 is_stmt 1 view .LVU899
 3262 000a 8468     		ldr	r4, [r0, #8]
 3263              		.loc 1 1662 58 is_stmt 0 view .LVU900
 3264 000c 1143     		orrs	r1, r1, r2
 3265              	.LVL138:
 3266              		.loc 1 1662 31 view .LVU901
 3267 000e 2143     		orrs	r1, r1, r4
 3268 0010 8160     		str	r1, [r0, #8]
1663:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3269              		.loc 1 1663 5 is_stmt 1 view .LVU902
 3270 0012 8268     		ldr	r2, [r0, #8]
 3271              	.LVL139:
 3272              		.loc 1 1663 31 is_stmt 0 view .LVU903
 3273 0014 42EA0322 		orr	r2, r2, r3, lsl #8
 3274 0018 8260     		str	r2, [r0, #8]
1664:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3275              		.loc 1 1664 1 view .LVU904
 3276 001a 10BD     		pop	{r4, pc}
 3277              		.cfi_endproc
 3278              	.LFE171:
 3280              		.section	.text.timer_quadrature_decoder_mode_config,"ax",%progbits
 3281              		.align	1
 3282              		.global	timer_quadrature_decoder_mode_config
 3283              		.syntax unified
 3284              		.thumb
 3285              		.thumb_func
 3287              	timer_quadrature_decoder_mode_config:
 3288              	.LVL140:
 3289              	.LFB172:
1665:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
ARM GAS  /tmp/ccgcMnGe.s 			page 93


1666:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1667:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER quadrature decoder mode
1668:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  decomode:
1670:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1671:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE0: counter counts on CI0FE0 edge depending on CI1FE1 level
1672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE1: counter counts on CI1FE1 edge depending on CI0FE0 level
1673:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ENCODER_MODE2: counter counts on both CI0FE0 and CI1FE1 edges depending on 
1674:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ic0polarity:
1675:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1676:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1677:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1678:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ic1polarity:
1679:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1680:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1681:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1682:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1683:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1684:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1685:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode,
1686:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         uint16_t ic0polarity, uint16_t ic1polarity)
1687:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3290              		.loc 1 1687 1 is_stmt 1 view -0
 3291              		.cfi_startproc
 3292              		@ args = 0, pretend = 0, frame = 0
 3293              		@ frame_needed = 0, uses_anonymous_args = 0
1688:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3294              		.loc 1 1688 5 view .LVU906
1687:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3295              		.loc 1 1687 1 is_stmt 0 view .LVU907
 3296 0000 10B5     		push	{r4, lr}
 3297              	.LCFI11:
 3298              		.cfi_def_cfa_offset 8
 3299              		.cfi_offset 4, -8
 3300              		.cfi_offset 14, -4
 3301              		.loc 1 1688 5 view .LVU908
 3302 0002 8468     		ldr	r4, [r0, #8]
 3303              		.loc 1 1688 31 view .LVU909
 3304 0004 24F00704 		bic	r4, r4, #7
 3305 0008 8460     		str	r4, [r0, #8]
1689:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3306              		.loc 1 1689 5 is_stmt 1 view .LVU910
 3307 000a 8468     		ldr	r4, [r0, #8]
 3308              		.loc 1 1689 31 is_stmt 0 view .LVU911
 3309 000c 0C43     		orrs	r4, r4, r1
 3310 000e 8460     		str	r4, [r0, #8]
1690:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CHCTL0(timer_periph) &= (uint32_t)(((~(uint32_t)TIMER_CHCTL0_CH0MS)) & ((~(uint32_t)TIMER
 3311              		.loc 1 1691 5 is_stmt 1 view .LVU912
 3312 0010 8169     		ldr	r1, [r0, #24]
 3313              	.LVL141:
 3314              		.loc 1 1691 32 is_stmt 0 view .LVU913
 3315 0012 21F44071 		bic	r1, r1, #768
 3316 0016 21F00301 		bic	r1, r1, #3
 3317 001a 8161     		str	r1, [r0, #24]
1692:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI | ((uint32_t)TIMER_IC_SELE
 3318              		.loc 1 1692 5 is_stmt 1 view .LVU914
ARM GAS  /tmp/ccgcMnGe.s 			page 94


 3319 001c 8169     		ldr	r1, [r0, #24]
 3320              		.loc 1 1692 32 is_stmt 0 view .LVU915
 3321 001e 41F48071 		orr	r1, r1, #256
 3322 0022 41F00101 		orr	r1, r1, #1
 3323 0026 8161     		str	r1, [r0, #24]
1693:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1694:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 3324              		.loc 1 1694 5 is_stmt 1 view .LVU916
 3325 0028 016A     		ldr	r1, [r0, #32]
 3326              		.loc 1 1694 32 is_stmt 0 view .LVU917
 3327 002a 21F00A01 		bic	r1, r1, #10
 3328 002e 0162     		str	r1, [r0, #32]
1695:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3329              		.loc 1 1695 5 is_stmt 1 view .LVU918
 3330 0030 016A     		ldr	r1, [r0, #32]
 3331              		.loc 1 1695 32 is_stmt 0 view .LVU919
 3332 0032 21F0A001 		bic	r1, r1, #160
 3333 0036 0162     		str	r1, [r0, #32]
1696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity | ((uint32_t)ic1polarity << 4U));
 3334              		.loc 1 1696 5 is_stmt 1 view .LVU920
 3335 0038 016A     		ldr	r1, [r0, #32]
 3336              		.loc 1 1696 58 is_stmt 0 view .LVU921
 3337 003a 42EA0312 		orr	r2, r2, r3, lsl #4
 3338              	.LVL142:
 3339              		.loc 1 1696 32 view .LVU922
 3340 003e 0A43     		orrs	r2, r2, r1
 3341 0040 0262     		str	r2, [r0, #32]
1697:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3342              		.loc 1 1697 1 view .LVU923
 3343 0042 10BD     		pop	{r4, pc}
 3344              		.cfi_endproc
 3345              	.LFE172:
 3347              		.section	.text.timer_internal_clock_config,"ax",%progbits
 3348              		.align	1
 3349              		.global	timer_internal_clock_config
 3350              		.syntax unified
 3351              		.thumb
 3352              		.thumb_func
 3354              	timer_internal_clock_config:
 3355              	.LVL143:
 3356              	.LFB173:
1698:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1699:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1700:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER internal clock mode
1701:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1702:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1704:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1705:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_internal_clock_config(uint32_t timer_periph)
1706:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3357              		.loc 1 1706 1 is_stmt 1 view -0
 3358              		.cfi_startproc
 3359              		@ args = 0, pretend = 0, frame = 0
 3360              		@ frame_needed = 0, uses_anonymous_args = 0
 3361              		@ link register save eliminated.
1707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3362              		.loc 1 1707 5 view .LVU925
ARM GAS  /tmp/ccgcMnGe.s 			page 95


 3363 0000 8368     		ldr	r3, [r0, #8]
 3364              		.loc 1 1707 31 is_stmt 0 view .LVU926
 3365 0002 23F00703 		bic	r3, r3, #7
 3366 0006 8360     		str	r3, [r0, #8]
1708:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3367              		.loc 1 1708 1 view .LVU927
 3368 0008 7047     		bx	lr
 3369              		.cfi_endproc
 3370              	.LFE173:
 3372              		.section	.text.timer_internal_trigger_as_external_clock_config,"ax",%progbits
 3373              		.align	1
 3374              		.global	timer_internal_trigger_as_external_clock_config
 3375              		.syntax unified
 3376              		.thumb
 3377              		.thumb_func
 3379              	timer_internal_trigger_as_external_clock_config:
 3380              	.LVL144:
 3381              	.LFB174:
1709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1711:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER the internal trigger as external clock input
1712:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1713:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  intrigger:
1714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1717:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1719:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1720:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1721:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1722:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)
1723:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3382              		.loc 1 1723 1 is_stmt 1 view -0
 3383              		.cfi_startproc
 3384              		@ args = 0, pretend = 0, frame = 0
 3385              		@ frame_needed = 0, uses_anonymous_args = 0
1724:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     timer_input_trigger_source_select(timer_periph, intrigger);
 3386              		.loc 1 1724 5 view .LVU929
1723:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     timer_input_trigger_source_select(timer_periph, intrigger);
 3387              		.loc 1 1723 1 is_stmt 0 view .LVU930
 3388 0000 08B5     		push	{r3, lr}
 3389              	.LCFI12:
 3390              		.cfi_def_cfa_offset 8
 3391              		.cfi_offset 3, -8
 3392              		.cfi_offset 14, -4
 3393              		.loc 1 1724 5 view .LVU931
 3394 0002 FFF7FEFF 		bl	timer_input_trigger_source_select
 3395              	.LVL145:
1725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3396              		.loc 1 1725 5 is_stmt 1 view .LVU932
 3397 0006 8368     		ldr	r3, [r0, #8]
 3398              		.loc 1 1725 31 is_stmt 0 view .LVU933
 3399 0008 23F00703 		bic	r3, r3, #7
 3400 000c 8360     		str	r3, [r0, #8]
1726:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3401              		.loc 1 1726 5 is_stmt 1 view .LVU934
ARM GAS  /tmp/ccgcMnGe.s 			page 96


 3402 000e 8368     		ldr	r3, [r0, #8]
 3403              		.loc 1 1726 31 is_stmt 0 view .LVU935
 3404 0010 43F00703 		orr	r3, r3, #7
 3405 0014 8360     		str	r3, [r0, #8]
1727:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3406              		.loc 1 1727 1 view .LVU936
 3407 0016 08BD     		pop	{r3, pc}
 3408              		.cfi_endproc
 3409              	.LFE174:
 3411              		.section	.text.timer_external_trigger_as_external_clock_config,"ax",%progbits
 3412              		.align	1
 3413              		.global	timer_external_trigger_as_external_clock_config
 3414              		.syntax unified
 3415              		.thumb
 3416              		.thumb_func
 3418              	timer_external_trigger_as_external_clock_config:
 3419              	.LVL146:
 3420              	.LFB175:
1728:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1729:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1730:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER the external trigger as external clock input
1731:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1732:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extrigger:
1733:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1734:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1736:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1737:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extpolarity:
1738:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1739:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: active high or rising edge active
1740:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: active low or falling edge active
1741:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1742:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1743:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1744:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger,
1746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         uint16_t extpolarity, uint32_t extfilter)
1747:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3421              		.loc 1 1747 1 is_stmt 1 view -0
 3422              		.cfi_startproc
 3423              		@ args = 0, pretend = 0, frame = 0
 3424              		@ frame_needed = 0, uses_anonymous_args = 0
1748:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger) {
 3425              		.loc 1 1748 5 view .LVU938
 3426              		.loc 1 1748 7 is_stmt 0 view .LVU939
 3427 0000 6029     		cmp	r1, #96
1747:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger) {
 3428              		.loc 1 1747 1 view .LVU940
 3429 0002 10B5     		push	{r4, lr}
 3430              	.LCFI13:
 3431              		.cfi_def_cfa_offset 8
 3432              		.cfi_offset 4, -8
 3433              		.cfi_offset 14, -4
1749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
1750:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 3434              		.loc 1 1750 9 view .LVU941
 3435 0004 046A     		ldr	r4, [r0, #32]
ARM GAS  /tmp/ccgcMnGe.s 			page 97


1748:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1EN bit */
 3436              		.loc 1 1748 7 view .LVU942
 3437 0006 29D1     		bne	.L221
 3438              		.loc 1 1750 9 is_stmt 1 view .LVU943
 3439              		.loc 1 1750 36 is_stmt 0 view .LVU944
 3440 0008 24F01004 		bic	r4, r4, #16
 3441 000c 0462     		str	r4, [r0, #32]
1751:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1NP bit */
1752:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3442              		.loc 1 1752 9 is_stmt 1 view .LVU945
 3443 000e 046A     		ldr	r4, [r0, #32]
 3444              		.loc 1 1752 36 is_stmt 0 view .LVU946
 3445 0010 24F0A004 		bic	r4, r4, #160
 3446 0014 0462     		str	r4, [r0, #32]
1753:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1NP bit */
1754:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)extpolarity << 4U);
 3447              		.loc 1 1754 9 is_stmt 1 view .LVU947
 3448 0016 046A     		ldr	r4, [r0, #32]
 3449              		.loc 1 1754 36 is_stmt 0 view .LVU948
 3450 0018 44EA0212 		orr	r2, r4, r2, lsl #4
 3451              	.LVL147:
 3452              		.loc 1 1754 36 view .LVU949
 3453 001c 0262     		str	r2, [r0, #32]
1755:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1MS bit */
1756:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 3454              		.loc 1 1756 9 is_stmt 1 view .LVU950
 3455 001e 8269     		ldr	r2, [r0, #24]
 3456              		.loc 1 1756 36 is_stmt 0 view .LVU951
 3457 0020 22F44072 		bic	r2, r2, #768
 3458 0024 8261     		str	r2, [r0, #24]
1757:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1MS bit */
1758:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)TIMER_IC_SELECTION_DIRECTTI << 8U);
 3459              		.loc 1 1758 9 is_stmt 1 view .LVU952
 3460 0026 8269     		ldr	r2, [r0, #24]
 3461              		.loc 1 1758 36 is_stmt 0 view .LVU953
 3462 0028 42F48072 		orr	r2, r2, #256
 3463 002c 8261     		str	r2, [r0, #24]
1759:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH1CAPFLT bit */
1760:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 3464              		.loc 1 1760 9 is_stmt 1 view .LVU954
 3465 002e 8269     		ldr	r2, [r0, #24]
 3466              		.loc 1 1760 36 is_stmt 0 view .LVU955
 3467 0030 22F47042 		bic	r2, r2, #61440
 3468 0034 8261     		str	r2, [r0, #24]
1761:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1CAPFLT bit */
1762:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 12U);
 3469              		.loc 1 1762 9 is_stmt 1 view .LVU956
 3470 0036 8269     		ldr	r2, [r0, #24]
 3471              		.loc 1 1762 36 is_stmt 0 view .LVU957
 3472 0038 42EA0333 		orr	r3, r2, r3, lsl #12
 3473              	.LVL148:
 3474              		.loc 1 1762 36 view .LVU958
 3475 003c 8361     		str	r3, [r0, #24]
1763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH1EN bit */
1764:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 3476              		.loc 1 1764 9 is_stmt 1 view .LVU959
 3477 003e 036A     		ldr	r3, [r0, #32]
ARM GAS  /tmp/ccgcMnGe.s 			page 98


 3478              		.loc 1 1764 36 is_stmt 0 view .LVU960
 3479 0040 43F01003 		orr	r3, r3, #16
 3480              	.L223:
1765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1766:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0EN bit */
1767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
1769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1770:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
1771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)extpolarity;
1772:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
1773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1774:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
1775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)TIMER_IC_SELECTION_DIRECTTI;
1776:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1778:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
1779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 4U);
1780:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
1781:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3481              		.loc 1 1781 36 view .LVU961
 3482 0044 0362     		str	r3, [r0, #32]
1782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1783:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* select TIMER input trigger source */
1784:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     timer_input_trigger_source_select(timer_periph, extrigger);
 3483              		.loc 1 1784 5 is_stmt 1 view .LVU962
 3484 0046 FFF7FEFF 		bl	timer_input_trigger_source_select
 3485              	.LVL149:
1785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* reset the SMC bit */
1786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3486              		.loc 1 1786 5 view .LVU963
 3487 004a 8368     		ldr	r3, [r0, #8]
 3488              		.loc 1 1786 31 is_stmt 0 view .LVU964
 3489 004c 23F00703 		bic	r3, r3, #7
 3490 0050 8360     		str	r3, [r0, #8]
1787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* set the SMC bit */
1788:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3491              		.loc 1 1788 5 is_stmt 1 view .LVU965
 3492 0052 8368     		ldr	r3, [r0, #8]
 3493              		.loc 1 1788 31 is_stmt 0 view .LVU966
 3494 0054 43F00703 		orr	r3, r3, #7
 3495 0058 8360     		str	r3, [r0, #8]
1789:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3496              		.loc 1 1789 1 view .LVU967
 3497 005a 10BD     		pop	{r4, pc}
 3498              	.LVL150:
 3499              	.L221:
1767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
 3500              		.loc 1 1767 9 is_stmt 1 view .LVU968
1767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0P and CH0NP bits */
 3501              		.loc 1 1767 36 is_stmt 0 view .LVU969
 3502 005c 24F00104 		bic	r4, r4, #1
 3503 0060 0462     		str	r4, [r0, #32]
1769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
 3504              		.loc 1 1769 9 is_stmt 1 view .LVU970
 3505 0062 046A     		ldr	r4, [r0, #32]
1769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0P and CH0NP bits */
ARM GAS  /tmp/ccgcMnGe.s 			page 99


 3506              		.loc 1 1769 36 is_stmt 0 view .LVU971
 3507 0064 24F00A04 		bic	r4, r4, #10
 3508 0068 0462     		str	r4, [r0, #32]
1771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 3509              		.loc 1 1771 9 is_stmt 1 view .LVU972
 3510 006a 046A     		ldr	r4, [r0, #32]
1771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 3511              		.loc 1 1771 36 is_stmt 0 view .LVU973
 3512 006c 2243     		orrs	r2, r2, r4
 3513              	.LVL151:
1771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0MS bit */
 3514              		.loc 1 1771 36 view .LVU974
 3515 006e 0262     		str	r2, [r0, #32]
1773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
 3516              		.loc 1 1773 9 is_stmt 1 view .LVU975
 3517 0070 8269     		ldr	r2, [r0, #24]
1773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0MS bit */
 3518              		.loc 1 1773 36 is_stmt 0 view .LVU976
 3519 0072 22F00302 		bic	r2, r2, #3
 3520 0076 8261     		str	r2, [r0, #24]
1775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3521              		.loc 1 1775 9 is_stmt 1 view .LVU977
 3522 0078 8269     		ldr	r2, [r0, #24]
1775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3523              		.loc 1 1775 36 is_stmt 0 view .LVU978
 3524 007a 42F00102 		orr	r2, r2, #1
 3525 007e 8261     		str	r2, [r0, #24]
1777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3526              		.loc 1 1777 9 is_stmt 1 view .LVU979
 3527 0080 8269     		ldr	r2, [r0, #24]
1777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* reset the CH0CAPFLT bit */
 3528              		.loc 1 1777 36 is_stmt 0 view .LVU980
 3529 0082 22F0F002 		bic	r2, r2, #240
 3530 0086 8261     		str	r2, [r0, #24]
1779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3531              		.loc 1 1779 9 is_stmt 1 view .LVU981
 3532 0088 8269     		ldr	r2, [r0, #24]
1779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3533              		.loc 1 1779 36 is_stmt 0 view .LVU982
 3534 008a 42EA0313 		orr	r3, r2, r3, lsl #4
 3535              	.LVL152:
1779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* set the CH0EN bit */
 3536              		.loc 1 1779 36 view .LVU983
 3537 008e 8361     		str	r3, [r0, #24]
1781:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 3538              		.loc 1 1781 9 is_stmt 1 view .LVU984
 3539 0090 036A     		ldr	r3, [r0, #32]
1781:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 3540              		.loc 1 1781 36 is_stmt 0 view .LVU985
 3541 0092 43F00103 		orr	r3, r3, #1
 3542 0096 D5E7     		b	.L223
 3543              		.cfi_endproc
 3544              	.LFE175:
 3546              		.section	.text.timer_external_clock_mode0_config,"ax",%progbits
 3547              		.align	1
 3548              		.global	timer_external_clock_mode0_config
 3549              		.syntax unified
ARM GAS  /tmp/ccgcMnGe.s 			page 100


 3550              		.thumb
 3551              		.thumb_func
 3553              	timer_external_clock_mode0_config:
 3554              	.LVL153:
 3555              	.LFB176:
1790:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1791:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER the external clock mode0
1793:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extprescaler:
1795:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1796:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1798:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1799:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1800:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extpolarity:
1801:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1802:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1805:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1806:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1807:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler,
1809:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3556              		.loc 1 1810 1 is_stmt 1 view -0
 3557              		.cfi_startproc
 3558              		@ args = 0, pretend = 0, frame = 0
 3559              		@ frame_needed = 0, uses_anonymous_args = 0
1811:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER external trigger input */
1812:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3560              		.loc 1 1812 5 view .LVU987
1810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER external trigger input */
 3561              		.loc 1 1810 1 is_stmt 0 view .LVU988
 3562 0000 10B5     		push	{r4, lr}
 3563              	.LCFI14:
 3564              		.cfi_def_cfa_offset 8
 3565              		.cfi_offset 4, -8
 3566              		.cfi_offset 14, -4
 3567              		.loc 1 1812 5 view .LVU989
 3568 0002 FFF7FEFF 		bl	timer_external_trigger_config
 3569              	.LVL154:
1813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1814:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* reset the SMC bit,TRGS bit */
1815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_SMC | TIMER_SMCFG_TRGS));
 3570              		.loc 1 1815 5 is_stmt 1 view .LVU990
 3571 0006 8368     		ldr	r3, [r0, #8]
 3572              	.LVL155:
 3573              		.loc 1 1815 31 is_stmt 0 view .LVU991
 3574 0008 23F07703 		bic	r3, r3, #119
 3575 000c 8360     		str	r3, [r0, #8]
1816:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* set the SMC bit,TRGS bit */
1817:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(TIMER_SLAVE_MODE_EXTERNAL0 | TIMER_SMCFG_TRGSEL_ETIFP);
 3576              		.loc 1 1817 5 is_stmt 1 view .LVU992
 3577 000e 8368     		ldr	r3, [r0, #8]
 3578              		.loc 1 1817 31 is_stmt 0 view .LVU993
ARM GAS  /tmp/ccgcMnGe.s 			page 101


 3579 0010 43F07703 		orr	r3, r3, #119
 3580 0014 8360     		str	r3, [r0, #8]
1818:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3581              		.loc 1 1818 1 view .LVU994
 3582 0016 10BD     		pop	{r4, pc}
 3583              		.cfi_endproc
 3584              	.LFE176:
 3586              		.section	.text.timer_external_clock_mode1_config,"ax",%progbits
 3587              		.align	1
 3588              		.global	timer_external_clock_mode1_config
 3589              		.syntax unified
 3590              		.thumb
 3591              		.thumb_func
 3593              	timer_external_clock_mode1_config:
 3594              	.LVL156:
 3595              	.LFB177:
1819:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1820:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER the external clock mode1
1822:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extprescaler:
1824:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1825:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1826:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extpolarity:
1830:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1832:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1834:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1836:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1837:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler,
1838:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3596              		.loc 1 1839 1 is_stmt 1 view -0
 3597              		.cfi_startproc
 3598              		@ args = 0, pretend = 0, frame = 0
 3599              		@ frame_needed = 0, uses_anonymous_args = 0
1840:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER external trigger input */
1841:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3600              		.loc 1 1841 5 view .LVU996
1839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     /* configure TIMER external trigger input */
 3601              		.loc 1 1839 1 is_stmt 0 view .LVU997
 3602 0000 10B5     		push	{r4, lr}
 3603              	.LCFI15:
 3604              		.cfi_def_cfa_offset 8
 3605              		.cfi_offset 4, -8
 3606              		.cfi_offset 14, -4
 3607              		.loc 1 1841 5 view .LVU998
 3608 0002 FFF7FEFF 		bl	timer_external_trigger_config
 3609              	.LVL157:
1842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1843:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_SMC1;
 3610              		.loc 1 1843 5 is_stmt 1 view .LVU999
ARM GAS  /tmp/ccgcMnGe.s 			page 102


 3611 0006 8368     		ldr	r3, [r0, #8]
 3612              	.LVL158:
 3613              		.loc 1 1843 31 is_stmt 0 view .LVU1000
 3614 0008 43F48043 		orr	r3, r3, #16384
 3615 000c 8360     		str	r3, [r0, #8]
1844:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3616              		.loc 1 1844 1 view .LVU1001
 3617 000e 10BD     		pop	{r4, pc}
 3618              		.cfi_endproc
 3619              	.LFE177:
 3621              		.section	.text.timer_external_clock_mode1_disable,"ax",%progbits
 3622              		.align	1
 3623              		.global	timer_external_clock_mode1_disable
 3624              		.syntax unified
 3625              		.thumb
 3626              		.thumb_func
 3628              	timer_external_clock_mode1_disable:
 3629              	.LVL159:
 3630              	.LFB178:
1845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1847:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      disable TIMER the external clock mode1
1848:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1851:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1852:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_external_clock_mode1_disable(uint32_t timer_periph)
1853:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3631              		.loc 1 1853 1 is_stmt 1 view -0
 3632              		.cfi_startproc
 3633              		@ args = 0, pretend = 0, frame = 0
 3634              		@ frame_needed = 0, uses_anonymous_args = 0
 3635              		@ link register save eliminated.
1854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC1;
 3636              		.loc 1 1854 5 view .LVU1003
 3637 0000 8368     		ldr	r3, [r0, #8]
 3638              		.loc 1 1854 31 is_stmt 0 view .LVU1004
 3639 0002 23F48043 		bic	r3, r3, #16384
 3640 0006 8360     		str	r3, [r0, #8]
1855:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3641              		.loc 1 1855 1 view .LVU1005
 3642 0008 7047     		bx	lr
 3643              		.cfi_endproc
 3644              	.LFE178:
 3646              		.section	.text.timer_channel_remap_config,"ax",%progbits
 3647              		.align	1
 3648              		.global	timer_channel_remap_config
 3649              		.syntax unified
 3650              		.thumb
 3651              		.thumb_func
 3653              	timer_channel_remap_config:
 3654              	.LVL160:
 3655              	.LFB179:
1856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER channel remap function
1859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=1,4,10)
ARM GAS  /tmp/ccgcMnGe.s 			page 103


1860:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  remap:
1861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER1_ITI1_RMP_TIMER7_TRGO: timer1 internal trigger input1 remap to TIMER7_TRGO
1863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER1_ITI1_RMP_ETHERNET_PTP: timer1 internal trigger input1 remap to ethernet PT
1864:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER1_ITI1_RMP_USB_FS_SOF: timer1 internal trigger input1 remap to USB FS SOF
1865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER1_ITI1_RMP_USB_HS_SOF: timer1 internal trigger input1 remap to USB HS SOF
1866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER4_CI3_RMP_GPIO: timer4 channel 3 input remap to GPIO pin
1867:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER4_CI3_RMP_IRC32K: timer4 channel 3 input remap to IRC32K
1868:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER4_CI3_RMP_LXTAL: timer4 channel 3 input remap to  LXTAL
1869:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER4_CI3_RMP_RTC_WAKEUP_INT: timer4 channel 3 input remap to RTC wakeup interru
1870:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER10_ITI1_RMP_GPIO: timer10 internal trigger input1 remap based on GPIO settin
1871:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER10_ITI1_RMP_RTC_HXTAL_DIV: timer10 internal trigger input1 remap  HXTAL _DIV
1872:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1875:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_channel_remap_config(uint32_t timer_periph, uint32_t remap)
1876:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3656              		.loc 1 1876 1 is_stmt 1 view -0
 3657              		.cfi_startproc
 3658              		@ args = 0, pretend = 0, frame = 0
 3659              		@ frame_needed = 0, uses_anonymous_args = 0
 3660              		@ link register save eliminated.
1877:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_IRMP(timer_periph) = (uint32_t)remap;
 3661              		.loc 1 1877 5 view .LVU1007
 3662              		.loc 1 1877 30 is_stmt 0 view .LVU1008
 3663 0000 0165     		str	r1, [r0, #80]
1878:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3664              		.loc 1 1878 1 view .LVU1009
 3665 0002 7047     		bx	lr
 3666              		.cfi_endproc
 3667              	.LFE179:
 3669              		.section	.text.timer_write_chxval_register_config,"ax",%progbits
 3670              		.align	1
 3671              		.global	timer_write_chxval_register_config
 3672              		.syntax unified
 3673              		.thumb
 3674              		.thumb_func
 3676              	timer_write_chxval_register_config:
 3677              	.LVL161:
 3678              	.LFB180:
1879:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1880:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1881:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER write CHxVAL register selection
1882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,1,2,13,14,15,16)
1883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  ccsel:
1884:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CHVSEL_DISABLE: no effect
1886:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_CHVSEL_ENABLE:  when write the CHxVAL register, if the write value is same 
1887:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1888:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1890:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_write_chxval_register_config(uint32_t timer_periph, uint16_t ccsel)
1891:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3679              		.loc 1 1891 1 is_stmt 1 view -0
 3680              		.cfi_startproc
 3681              		@ args = 0, pretend = 0, frame = 0
 3682              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccgcMnGe.s 			page 104


 3683              		@ link register save eliminated.
1892:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_CHVSEL_ENABLE == ccsel) {
 3684              		.loc 1 1892 5 view .LVU1011
 3685              		.loc 1 1892 7 is_stmt 0 view .LVU1012
 3686 0000 0229     		cmp	r1, #2
 3687 0002 06D1     		bne	.L229
1893:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_CHVSEL;
 3688              		.loc 1 1893 9 is_stmt 1 view .LVU1013
 3689 0004 D0F8FC30 		ldr	r3, [r0, #252]
 3690              		.loc 1 1893 33 is_stmt 0 view .LVU1014
 3691 0008 43F00203 		orr	r3, r3, #2
 3692              	.L231:
1894:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == ccsel) {
1895:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_CHVSEL;
 3693              		.loc 1 1895 33 view .LVU1015
 3694 000c C0F8FC30 		str	r3, [r0, #252]
1896:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1897:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* illegal parameters */
1898:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 3695              		.loc 1 1898 5 is_stmt 1 view .LVU1016
 3696              	.L228:
1899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3697              		.loc 1 1899 1 is_stmt 0 view .LVU1017
 3698 0010 7047     		bx	lr
 3699              	.L229:
1894:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == ccsel) {
 3700              		.loc 1 1894 12 is_stmt 1 view .LVU1018
1894:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == ccsel) {
 3701              		.loc 1 1894 14 is_stmt 0 view .LVU1019
 3702 0012 0029     		cmp	r1, #0
 3703 0014 FCD1     		bne	.L228
1895:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 3704              		.loc 1 1895 9 is_stmt 1 view .LVU1020
 3705 0016 D0F8FC30 		ldr	r3, [r0, #252]
1895:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 3706              		.loc 1 1895 33 is_stmt 0 view .LVU1021
 3707 001a 23F00203 		bic	r3, r3, #2
 3708 001e F5E7     		b	.L231
 3709              		.cfi_endproc
 3710              	.LFE180:
 3712              		.section	.text.timer_output_value_selection_config,"ax",%progbits
 3713              		.align	1
 3714              		.global	timer_output_value_selection_config
 3715              		.syntax unified
 3716              		.thumb
 3717              		.thumb_func
 3719              	timer_output_value_selection_config:
 3720              	.LVL162:
 3721              	.LFB181:
1900:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1901:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1902:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      configure TIMER output value selection
1903:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
1904:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  outsel:
1905:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1906:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OUTSEL_DISABLE: no effect
1907:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_OUTSEL_ENABLE: if POEN and IOS is 0, the output disabled
ARM GAS  /tmp/ccgcMnGe.s 			page 105


1908:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1909:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1910:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1911:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_output_value_selection_config(uint32_t timer_periph, uint16_t outsel)
1912:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3722              		.loc 1 1912 1 is_stmt 1 view -0
 3723              		.cfi_startproc
 3724              		@ args = 0, pretend = 0, frame = 0
 3725              		@ frame_needed = 0, uses_anonymous_args = 0
 3726              		@ link register save eliminated.
1913:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(TIMER_OUTSEL_ENABLE == outsel) {
 3727              		.loc 1 1913 5 view .LVU1023
 3728              		.loc 1 1913 7 is_stmt 0 view .LVU1024
 3729 0000 0129     		cmp	r1, #1
 3730 0002 06D1     		bne	.L233
1914:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_OUTSEL;
 3731              		.loc 1 1914 9 is_stmt 1 view .LVU1025
 3732 0004 D0F8FC30 		ldr	r3, [r0, #252]
 3733              		.loc 1 1914 33 is_stmt 0 view .LVU1026
 3734 0008 43F00103 		orr	r3, r3, #1
 3735              	.L235:
1915:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
1916:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_OUTSEL;
 3736              		.loc 1 1916 33 view .LVU1027
 3737 000c C0F8FC30 		str	r3, [r0, #252]
1917:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1918:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         /* illegal parameters */
1919:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
 3738              		.loc 1 1919 5 is_stmt 1 view .LVU1028
 3739              	.L232:
1920:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3740              		.loc 1 1920 1 is_stmt 0 view .LVU1029
 3741 0010 7047     		bx	lr
 3742              	.L233:
1915:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
 3743              		.loc 1 1915 12 is_stmt 1 view .LVU1030
1915:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
 3744              		.loc 1 1915 14 is_stmt 0 view .LVU1031
 3745 0012 0029     		cmp	r1, #0
 3746 0014 FCD1     		bne	.L232
1916:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 3747              		.loc 1 1916 9 is_stmt 1 view .LVU1032
 3748 0016 D0F8FC30 		ldr	r3, [r0, #252]
1916:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
 3749              		.loc 1 1916 33 is_stmt 0 view .LVU1033
 3750 001a 23F00103 		bic	r3, r3, #1
 3751 001e F5E7     		b	.L235
 3752              		.cfi_endproc
 3753              	.LFE181:
 3755              		.section	.text.timer_flag_get,"ax",%progbits
 3756              		.align	1
 3757              		.global	timer_flag_get
 3758              		.syntax unified
 3759              		.thumb
 3760              		.thumb_func
 3762              	timer_flag_get:
 3763              	.LVL163:
ARM GAS  /tmp/ccgcMnGe.s 			page 106


 3764              	.LFB182:
1921:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1923:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      get TIMER flags
1924:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1925:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  flag: the timer interrupt flags
1926:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1927:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
1928:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
1929:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
1930:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
1931:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
1932:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7)
1933:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11)
1934:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
1935:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
1936:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
1937:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
1938:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
1939:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     FlagStatus: SET or RESET
1941:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1942:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)
1943:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3765              		.loc 1 1943 1 is_stmt 1 view -0
 3766              		.cfi_startproc
 3767              		@ args = 0, pretend = 0, frame = 0
 3768              		@ frame_needed = 0, uses_anonymous_args = 0
 3769              		@ link register save eliminated.
1944:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if(RESET != (TIMER_INTF(timer_periph) & flag)) {
 3770              		.loc 1 1944 5 view .LVU1035
 3771              		.loc 1 1944 18 is_stmt 0 view .LVU1036
 3772 0000 0369     		ldr	r3, [r0, #16]
 3773              		.loc 1 1944 7 view .LVU1037
 3774 0002 0B42     		tst	r3, r1
1945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         return SET;
1946:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
1947:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         return RESET;
1948:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
1949:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3775              		.loc 1 1949 1 view .LVU1038
 3776 0004 14BF     		ite	ne
 3777 0006 0120     		movne	r0, #1
 3778              	.LVL164:
 3779              		.loc 1 1949 1 view .LVU1039
 3780 0008 0020     		moveq	r0, #0
 3781 000a 7047     		bx	lr
 3782              		.cfi_endproc
 3783              	.LFE182:
 3785              		.section	.text.timer_flag_clear,"ax",%progbits
 3786              		.align	1
 3787              		.global	timer_flag_clear
 3788              		.syntax unified
 3789              		.thumb
 3790              		.thumb_func
 3792              	timer_flag_clear:
 3793              	.LVL165:
ARM GAS  /tmp/ccgcMnGe.s 			page 107


 3794              	.LFB183:
1950:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1951:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1952:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      clear TIMER flags
1953:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1954:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  flag: the timer interrupt flags
1955:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1956:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
1957:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
1958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
1959:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
1960:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
1961:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7)
1962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11)
1963:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
1964:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
1965:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
1966:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
1967:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
1968:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1969:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1970:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1971:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_flag_clear(uint32_t timer_periph, uint32_t flag)
1972:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3795              		.loc 1 1972 1 is_stmt 1 view -0
 3796              		.cfi_startproc
 3797              		@ args = 0, pretend = 0, frame = 0
 3798              		@ frame_needed = 0, uses_anonymous_args = 0
 3799              		@ link register save eliminated.
1973:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)flag);
 3800              		.loc 1 1973 5 view .LVU1041
 3801              		.loc 1 1973 33 is_stmt 0 view .LVU1042
 3802 0000 C943     		mvns	r1, r1
 3803              	.LVL166:
 3804              		.loc 1 1973 30 view .LVU1043
 3805 0002 0161     		str	r1, [r0, #16]
1974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3806              		.loc 1 1974 1 view .LVU1044
 3807 0004 7047     		bx	lr
 3808              		.cfi_endproc
 3809              	.LFE183:
 3811              		.section	.text.timer_interrupt_enable,"ax",%progbits
 3812              		.align	1
 3813              		.global	timer_interrupt_enable
 3814              		.syntax unified
 3815              		.thumb
 3816              		.thumb_func
 3818              	timer_interrupt_enable:
 3819              	.LVL167:
 3820              	.LFB184:
1975:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1976:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1977:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      enable the TIMER interrupt
1978:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1979:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  interrupt: timer interrupt enable source
1980:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
1981:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..13)
ARM GAS  /tmp/ccgcMnGe.s 			page 108


1982:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4,7..13)
1983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4,7,8,11)
1984:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4,7)
1985:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4,7)
1986:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,7)
1987:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4,7,8,11)
1988:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,7)
1989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
1990:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
1991:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
1992:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
1993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3821              		.loc 1 1993 1 is_stmt 1 view -0
 3822              		.cfi_startproc
 3823              		@ args = 0, pretend = 0, frame = 0
 3824              		@ frame_needed = 0, uses_anonymous_args = 0
 3825              		@ link register save eliminated.
1994:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt;
 3826              		.loc 1 1994 5 view .LVU1046
 3827 0000 C368     		ldr	r3, [r0, #12]
 3828              		.loc 1 1994 34 is_stmt 0 view .LVU1047
 3829 0002 0B43     		orrs	r3, r3, r1
 3830 0004 C360     		str	r3, [r0, #12]
1995:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3831              		.loc 1 1995 1 view .LVU1048
 3832 0006 7047     		bx	lr
 3833              		.cfi_endproc
 3834              	.LFE184:
 3836              		.section	.text.timer_interrupt_disable,"ax",%progbits
 3837              		.align	1
 3838              		.global	timer_interrupt_disable
 3839              		.syntax unified
 3840              		.thumb
 3841              		.thumb_func
 3843              	timer_interrupt_disable:
 3844              	.LVL168:
 3845              	.LFB185:
1996:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
1997:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
1998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      disable the TIMER interrupt
1999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
2000:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  interrupt: timer interrupt source enable
2001:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
2002:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..13)
2003:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4,7..13)
2004:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4,7,8,11)
2005:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4,7)
2006:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4,7)
2007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,7)
2008:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4,7,8,11)
2009:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,7)
2010:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
2011:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
2012:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
2013:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)
2014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3846              		.loc 1 2014 1 is_stmt 1 view -0
ARM GAS  /tmp/ccgcMnGe.s 			page 109


 3847              		.cfi_startproc
 3848              		@ args = 0, pretend = 0, frame = 0
 3849              		@ frame_needed = 0, uses_anonymous_args = 0
 3850              		@ link register save eliminated.
2015:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)interrupt);
 3851              		.loc 1 2015 5 view .LVU1050
 3852 0000 C368     		ldr	r3, [r0, #12]
 3853              		.loc 1 2015 34 is_stmt 0 view .LVU1051
 3854 0002 23EA0103 		bic	r3, r3, r1
 3855 0006 C360     		str	r3, [r0, #12]
2016:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3856              		.loc 1 2016 1 view .LVU1052
 3857 0008 7047     		bx	lr
 3858              		.cfi_endproc
 3859              	.LFE185:
 3861              		.section	.text.timer_interrupt_flag_get,"ax",%progbits
 3862              		.align	1
 3863              		.global	timer_interrupt_flag_get
 3864              		.syntax unified
 3865              		.thumb
 3866              		.thumb_func
 3868              	timer_interrupt_flag_get:
 3869              	.LVL169:
 3870              	.LFB186:
2017:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
2018:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
2019:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      get timer interrupt flag
2020:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
2021:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  interrupt: the timer interrupt bits
2022:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
2023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
2024:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
2025:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
2026:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
2027:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
2028:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7)
2029:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
2030:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
2031:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
2032:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     FlagStatus: SET or RESET
2033:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
2034:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)
2035:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** {
 3871              		.loc 1 2035 1 is_stmt 1 view -0
 3872              		.cfi_startproc
 3873              		@ args = 0, pretend = 0, frame = 0
 3874              		@ frame_needed = 0, uses_anonymous_args = 0
 3875              		@ link register save eliminated.
2036:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     uint32_t val;
 3876              		.loc 1 2036 5 view .LVU1054
2037:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 3877              		.loc 1 2037 5 view .LVU1055
 3878              		.loc 1 2037 12 is_stmt 0 view .LVU1056
 3879 0000 C368     		ldr	r3, [r0, #12]
 3880              	.LVL170:
2038:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     if((RESET != (TIMER_INTF(timer_periph) & interrupt)) && (RESET != val)) {
 3881              		.loc 1 2038 5 is_stmt 1 view .LVU1057
ARM GAS  /tmp/ccgcMnGe.s 			page 110


 3882              		.loc 1 2038 19 is_stmt 0 view .LVU1058
 3883 0002 0069     		ldr	r0, [r0, #16]
 3884              	.LVL171:
 3885              		.loc 1 2038 7 view .LVU1059
 3886 0004 0840     		ands	r0, r0, r1
 3887 0006 03D0     		beq	.L241
 3888              		.loc 1 2038 58 discriminator 1 view .LVU1060
 3889 0008 0B42     		tst	r3, r1
 3890 000a 14BF     		ite	ne
 3891 000c 0120     		movne	r0, #1
 3892 000e 0020     		moveq	r0, #0
 3893              	.L241:
2039:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         return SET;
2040:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     } else {
2041:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****         return RESET;
2042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     }
2043:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** }
 3894              		.loc 1 2043 1 view .LVU1061
 3895 0010 7047     		bx	lr
 3896              		.cfi_endproc
 3897              	.LFE186:
 3899              		.section	.text.timer_interrupt_flag_clear,"ax",%progbits
 3900              		.align	1
 3901              		.global	timer_interrupt_flag_clear
 3902              		.syntax unified
 3903              		.thumb
 3904              		.thumb_func
 3906              	timer_interrupt_flag_clear:
 3907              	.LFB189:
 3908              		.cfi_startproc
2044:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** 
2045:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** /*!
2046:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \brief      clear TIMER interrupt flag
2047:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
2048:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[in]  interrupt: the timer interrupt bits
2049:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****                 only one parameter can be selected which is shown as below:
2050:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
2051:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
2052:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
2053:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
2054:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
2055:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7)
2056:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
2057:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
2058:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \param[out] none
2059:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c ****     \retval     none
2060:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** */
2061:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_timer.c **** void timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)
 3909              		.loc 1 2061 6 is_stmt 1 view -0
 3910              		@ args = 0, pretend = 0, frame = 0
 3911              		@ frame_needed = 0, uses_anonymous_args = 0
 3912              		@ link register save eliminated.
 3913 0000 C943     		mvns	r1, r1
 3914 0002 0161     		str	r1, [r0, #16]
 3915 0004 7047     		bx	lr
 3916              		.cfi_endproc
 3917              	.LFE189:
ARM GAS  /tmp/ccgcMnGe.s 			page 111


 3919              		.text
 3920              	.Letext0:
 3921              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 3922              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 3923              		.file 4 "Drivers/CMSIS/Include/gd32f4xx.h"
 3924              		.file 5 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
 3925              		.file 6 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_timer.h"
ARM GAS  /tmp/ccgcMnGe.s 			page 112


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_timer.c
     /tmp/ccgcMnGe.s:19     .text.timer_deinit:0000000000000000 $t
     /tmp/ccgcMnGe.s:25     .text.timer_deinit:0000000000000000 timer_deinit
     /tmp/ccgcMnGe.s:257    .text.timer_deinit:000000000000013c $d
     /tmp/ccgcMnGe.s:265    .text.timer_struct_para_init:0000000000000000 $t
     /tmp/ccgcMnGe.s:271    .text.timer_struct_para_init:0000000000000000 timer_struct_para_init
     /tmp/ccgcMnGe.s:301    .text.timer_init:0000000000000000 $t
     /tmp/ccgcMnGe.s:307    .text.timer_init:0000000000000000 timer_init
     /tmp/ccgcMnGe.s:400    .text.timer_init:0000000000000060 $d
     /tmp/ccgcMnGe.s:406    .text.timer_enable:0000000000000000 $t
     /tmp/ccgcMnGe.s:412    .text.timer_enable:0000000000000000 timer_enable
     /tmp/ccgcMnGe.s:431    .text.timer_disable:0000000000000000 $t
     /tmp/ccgcMnGe.s:437    .text.timer_disable:0000000000000000 timer_disable
     /tmp/ccgcMnGe.s:456    .text.timer_auto_reload_shadow_enable:0000000000000000 $t
     /tmp/ccgcMnGe.s:462    .text.timer_auto_reload_shadow_enable:0000000000000000 timer_auto_reload_shadow_enable
     /tmp/ccgcMnGe.s:481    .text.timer_auto_reload_shadow_disable:0000000000000000 $t
     /tmp/ccgcMnGe.s:487    .text.timer_auto_reload_shadow_disable:0000000000000000 timer_auto_reload_shadow_disable
     /tmp/ccgcMnGe.s:506    .text.timer_update_event_enable:0000000000000000 $t
     /tmp/ccgcMnGe.s:512    .text.timer_update_event_enable:0000000000000000 timer_update_event_enable
     /tmp/ccgcMnGe.s:531    .text.timer_update_event_disable:0000000000000000 $t
     /tmp/ccgcMnGe.s:537    .text.timer_update_event_disable:0000000000000000 timer_update_event_disable
     /tmp/ccgcMnGe.s:556    .text.timer_counter_alignment:0000000000000000 $t
     /tmp/ccgcMnGe.s:562    .text.timer_counter_alignment:0000000000000000 timer_counter_alignment
     /tmp/ccgcMnGe.s:588    .text.timer_counter_up_direction:0000000000000000 $t
     /tmp/ccgcMnGe.s:594    .text.timer_counter_up_direction:0000000000000000 timer_counter_up_direction
     /tmp/ccgcMnGe.s:613    .text.timer_counter_down_direction:0000000000000000 $t
     /tmp/ccgcMnGe.s:619    .text.timer_counter_down_direction:0000000000000000 timer_counter_down_direction
     /tmp/ccgcMnGe.s:638    .text.timer_prescaler_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:644    .text.timer_prescaler_config:0000000000000000 timer_prescaler_config
     /tmp/ccgcMnGe.s:670    .text.timer_repetition_value_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:676    .text.timer_repetition_value_config:0000000000000000 timer_repetition_value_config
     /tmp/ccgcMnGe.s:693    .text.timer_autoreload_value_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:699    .text.timer_autoreload_value_config:0000000000000000 timer_autoreload_value_config
     /tmp/ccgcMnGe.s:716    .text.timer_counter_value_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:722    .text.timer_counter_value_config:0000000000000000 timer_counter_value_config
     /tmp/ccgcMnGe.s:739    .text.timer_counter_read:0000000000000000 $t
     /tmp/ccgcMnGe.s:745    .text.timer_counter_read:0000000000000000 timer_counter_read
     /tmp/ccgcMnGe.s:765    .text.timer_prescaler_read:0000000000000000 $t
     /tmp/ccgcMnGe.s:771    .text.timer_prescaler_read:0000000000000000 timer_prescaler_read
     /tmp/ccgcMnGe.s:793    .text.timer_single_pulse_mode_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:799    .text.timer_single_pulse_mode_config:0000000000000000 timer_single_pulse_mode_config
     /tmp/ccgcMnGe.s:835    .text.timer_update_source_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:841    .text.timer_update_source_config:0000000000000000 timer_update_source_config
     /tmp/ccgcMnGe.s:877    .text.timer_dma_enable:0000000000000000 $t
     /tmp/ccgcMnGe.s:883    .text.timer_dma_enable:0000000000000000 timer_dma_enable
     /tmp/ccgcMnGe.s:904    .text.timer_dma_disable:0000000000000000 $t
     /tmp/ccgcMnGe.s:910    .text.timer_dma_disable:0000000000000000 timer_dma_disable
     /tmp/ccgcMnGe.s:929    .text.timer_channel_dma_request_source_select:0000000000000000 $t
     /tmp/ccgcMnGe.s:935    .text.timer_channel_dma_request_source_select:0000000000000000 timer_channel_dma_request_source_select
     /tmp/ccgcMnGe.s:971    .text.timer_dma_transfer_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:977    .text.timer_dma_transfer_config:0000000000000000 timer_dma_transfer_config
     /tmp/ccgcMnGe.s:1005   .text.timer_event_software_generate:0000000000000000 $t
     /tmp/ccgcMnGe.s:1011   .text.timer_event_software_generate:0000000000000000 timer_event_software_generate
     /tmp/ccgcMnGe.s:1032   .text.timer_break_struct_para_init:0000000000000000 $t
     /tmp/ccgcMnGe.s:1038   .text.timer_break_struct_para_init:0000000000000000 timer_break_struct_para_init
     /tmp/ccgcMnGe.s:1074   .text.timer_break_config:0000000000000000 $t
ARM GAS  /tmp/ccgcMnGe.s 			page 113


     /tmp/ccgcMnGe.s:1080   .text.timer_break_config:0000000000000000 timer_break_config
     /tmp/ccgcMnGe.s:1112   .text.timer_break_enable:0000000000000000 $t
     /tmp/ccgcMnGe.s:1118   .text.timer_break_enable:0000000000000000 timer_break_enable
     /tmp/ccgcMnGe.s:1137   .text.timer_break_disable:0000000000000000 $t
     /tmp/ccgcMnGe.s:1143   .text.timer_break_disable:0000000000000000 timer_break_disable
     /tmp/ccgcMnGe.s:1162   .text.timer_automatic_output_enable:0000000000000000 $t
     /tmp/ccgcMnGe.s:1168   .text.timer_automatic_output_enable:0000000000000000 timer_automatic_output_enable
     /tmp/ccgcMnGe.s:1187   .text.timer_automatic_output_disable:0000000000000000 $t
     /tmp/ccgcMnGe.s:1193   .text.timer_automatic_output_disable:0000000000000000 timer_automatic_output_disable
     /tmp/ccgcMnGe.s:1212   .text.timer_primary_output_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:1218   .text.timer_primary_output_config:0000000000000000 timer_primary_output_config
     /tmp/ccgcMnGe.s:1245   .text.timer_channel_control_shadow_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:1251   .text.timer_channel_control_shadow_config:0000000000000000 timer_channel_control_shadow_config
     /tmp/ccgcMnGe.s:1278   .text.timer_channel_control_shadow_update_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:1284   .text.timer_channel_control_shadow_update_config:0000000000000000 timer_channel_control_shadow_update_config
     /tmp/ccgcMnGe.s:1320   .text.timer_channel_output_struct_para_init:0000000000000000 $t
     /tmp/ccgcMnGe.s:1326   .text.timer_channel_output_struct_para_init:0000000000000000 timer_channel_output_struct_para_init
     /tmp/ccgcMnGe.s:1359   .text.timer_channel_output_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:1365   .text.timer_channel_output_config:0000000000000000 timer_channel_output_config
     /tmp/ccgcMnGe.s:1378   .text.timer_channel_output_config:0000000000000008 $d
     /tmp/ccgcMnGe.s:1382   .text.timer_channel_output_config:0000000000000010 $t
     /tmp/ccgcMnGe.s:1702   .text.timer_channel_output_config:00000000000001cc $d
     /tmp/ccgcMnGe.s:1707   .text.timer_channel_output_mode_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:1713   .text.timer_channel_output_mode_config:0000000000000000 timer_channel_output_mode_config
     /tmp/ccgcMnGe.s:1726   .text.timer_channel_output_mode_config:0000000000000008 $d
     /tmp/ccgcMnGe.s:1730   .text.timer_channel_output_mode_config:000000000000000c $t
     /tmp/ccgcMnGe.s:1789   .text.timer_channel_output_pulse_value_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:1795   .text.timer_channel_output_pulse_value_config:0000000000000000 timer_channel_output_pulse_value_config
     /tmp/ccgcMnGe.s:1808   .text.timer_channel_output_pulse_value_config:0000000000000008 $d
     /tmp/ccgcMnGe.s:1812   .text.timer_channel_output_pulse_value_config:000000000000000c $t
     /tmp/ccgcMnGe.s:1843   .text.timer_channel_output_shadow_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:1849   .text.timer_channel_output_shadow_config:0000000000000000 timer_channel_output_shadow_config
     /tmp/ccgcMnGe.s:1862   .text.timer_channel_output_shadow_config:0000000000000008 $d
     /tmp/ccgcMnGe.s:1866   .text.timer_channel_output_shadow_config:000000000000000c $t
     /tmp/ccgcMnGe.s:1925   .text.timer_channel_output_fast_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:1931   .text.timer_channel_output_fast_config:0000000000000000 timer_channel_output_fast_config
     /tmp/ccgcMnGe.s:1944   .text.timer_channel_output_fast_config:0000000000000008 $d
     /tmp/ccgcMnGe.s:1948   .text.timer_channel_output_fast_config:000000000000000c $t
     /tmp/ccgcMnGe.s:2007   .text.timer_channel_output_clear_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:2013   .text.timer_channel_output_clear_config:0000000000000000 timer_channel_output_clear_config
     /tmp/ccgcMnGe.s:2026   .text.timer_channel_output_clear_config:0000000000000008 $d
     /tmp/ccgcMnGe.s:2030   .text.timer_channel_output_clear_config:000000000000000c $t
     /tmp/ccgcMnGe.s:2089   .text.timer_channel_output_polarity_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:2095   .text.timer_channel_output_polarity_config:0000000000000000 timer_channel_output_polarity_config
     /tmp/ccgcMnGe.s:2108   .text.timer_channel_output_polarity_config:0000000000000008 $d
     /tmp/ccgcMnGe.s:2112   .text.timer_channel_output_polarity_config:000000000000000c $t
     /tmp/ccgcMnGe.s:2167   .text.timer_channel_complementary_output_polarity_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:2173   .text.timer_channel_complementary_output_polarity_config:0000000000000000 timer_channel_complementary_output_polarity_config
     /tmp/ccgcMnGe.s:2234   .text.timer_channel_output_state_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:2240   .text.timer_channel_output_state_config:0000000000000000 timer_channel_output_state_config
     /tmp/ccgcMnGe.s:2253   .text.timer_channel_output_state_config:0000000000000008 $d
     /tmp/ccgcMnGe.s:2257   .text.timer_channel_output_state_config:000000000000000c $t
     /tmp/ccgcMnGe.s:2312   .text.timer_channel_complementary_output_state_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:2318   .text.timer_channel_complementary_output_state_config:0000000000000000 timer_channel_complementary_output_state_config
     /tmp/ccgcMnGe.s:2379   .text.timer_channel_input_struct_para_init:0000000000000000 $t
     /tmp/ccgcMnGe.s:2385   .text.timer_channel_input_struct_para_init:0000000000000000 timer_channel_input_struct_para_init
     /tmp/ccgcMnGe.s:2415   .text.timer_channel_input_capture_prescaler_config:0000000000000000 $t
ARM GAS  /tmp/ccgcMnGe.s 			page 114


     /tmp/ccgcMnGe.s:2421   .text.timer_channel_input_capture_prescaler_config:0000000000000000 timer_channel_input_capture_prescaler_config
     /tmp/ccgcMnGe.s:2434   .text.timer_channel_input_capture_prescaler_config:0000000000000008 $d
     /tmp/ccgcMnGe.s:2438   .text.timer_channel_input_capture_prescaler_config:000000000000000c $t
     /tmp/ccgcMnGe.s:2497   .text.timer_input_capture_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:2503   .text.timer_input_capture_config:0000000000000000 timer_input_capture_config
     /tmp/ccgcMnGe.s:2522   .text.timer_input_capture_config:000000000000000a $d
     /tmp/ccgcMnGe.s:2526   .text.timer_input_capture_config:000000000000000e $t
     /tmp/ccgcMnGe.s:2737   .text.timer_channel_capture_value_register_read:0000000000000000 $t
     /tmp/ccgcMnGe.s:2743   .text.timer_channel_capture_value_register_read:0000000000000000 timer_channel_capture_value_register_read
     /tmp/ccgcMnGe.s:2757   .text.timer_channel_capture_value_register_read:0000000000000008 $d
     /tmp/ccgcMnGe.s:2761   .text.timer_channel_capture_value_register_read:000000000000000c $t
     /tmp/ccgcMnGe.s:2805   .text.timer_input_pwm_capture_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:2811   .text.timer_input_pwm_capture_config:0000000000000000 timer_input_pwm_capture_config
     /tmp/ccgcMnGe.s:3062   .text.timer_hall_mode_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:3068   .text.timer_hall_mode_config:0000000000000000 timer_hall_mode_config
     /tmp/ccgcMnGe.s:3104   .text.timer_input_trigger_source_select:0000000000000000 $t
     /tmp/ccgcMnGe.s:3110   .text.timer_input_trigger_source_select:0000000000000000 timer_input_trigger_source_select
     /tmp/ccgcMnGe.s:3134   .text.timer_master_output_trigger_source_select:0000000000000000 $t
     /tmp/ccgcMnGe.s:3140   .text.timer_master_output_trigger_source_select:0000000000000000 timer_master_output_trigger_source_select
     /tmp/ccgcMnGe.s:3164   .text.timer_slave_mode_select:0000000000000000 $t
     /tmp/ccgcMnGe.s:3170   .text.timer_slave_mode_select:0000000000000000 timer_slave_mode_select
     /tmp/ccgcMnGe.s:3194   .text.timer_master_slave_mode_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:3200   .text.timer_master_slave_mode_config:0000000000000000 timer_master_slave_mode_config
     /tmp/ccgcMnGe.s:3236   .text.timer_external_trigger_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:3242   .text.timer_external_trigger_config:0000000000000000 timer_external_trigger_config
     /tmp/ccgcMnGe.s:3281   .text.timer_quadrature_decoder_mode_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:3287   .text.timer_quadrature_decoder_mode_config:0000000000000000 timer_quadrature_decoder_mode_config
     /tmp/ccgcMnGe.s:3348   .text.timer_internal_clock_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:3354   .text.timer_internal_clock_config:0000000000000000 timer_internal_clock_config
     /tmp/ccgcMnGe.s:3373   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:3379   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 timer_internal_trigger_as_external_clock_config
     /tmp/ccgcMnGe.s:3412   .text.timer_external_trigger_as_external_clock_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:3418   .text.timer_external_trigger_as_external_clock_config:0000000000000000 timer_external_trigger_as_external_clock_config
     /tmp/ccgcMnGe.s:3547   .text.timer_external_clock_mode0_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:3553   .text.timer_external_clock_mode0_config:0000000000000000 timer_external_clock_mode0_config
     /tmp/ccgcMnGe.s:3587   .text.timer_external_clock_mode1_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:3593   .text.timer_external_clock_mode1_config:0000000000000000 timer_external_clock_mode1_config
     /tmp/ccgcMnGe.s:3622   .text.timer_external_clock_mode1_disable:0000000000000000 $t
     /tmp/ccgcMnGe.s:3628   .text.timer_external_clock_mode1_disable:0000000000000000 timer_external_clock_mode1_disable
     /tmp/ccgcMnGe.s:3647   .text.timer_channel_remap_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:3653   .text.timer_channel_remap_config:0000000000000000 timer_channel_remap_config
     /tmp/ccgcMnGe.s:3670   .text.timer_write_chxval_register_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:3676   .text.timer_write_chxval_register_config:0000000000000000 timer_write_chxval_register_config
     /tmp/ccgcMnGe.s:3713   .text.timer_output_value_selection_config:0000000000000000 $t
     /tmp/ccgcMnGe.s:3719   .text.timer_output_value_selection_config:0000000000000000 timer_output_value_selection_config
     /tmp/ccgcMnGe.s:3756   .text.timer_flag_get:0000000000000000 $t
     /tmp/ccgcMnGe.s:3762   .text.timer_flag_get:0000000000000000 timer_flag_get
     /tmp/ccgcMnGe.s:3786   .text.timer_flag_clear:0000000000000000 $t
     /tmp/ccgcMnGe.s:3792   .text.timer_flag_clear:0000000000000000 timer_flag_clear
     /tmp/ccgcMnGe.s:3812   .text.timer_interrupt_enable:0000000000000000 $t
     /tmp/ccgcMnGe.s:3818   .text.timer_interrupt_enable:0000000000000000 timer_interrupt_enable
     /tmp/ccgcMnGe.s:3837   .text.timer_interrupt_disable:0000000000000000 $t
     /tmp/ccgcMnGe.s:3843   .text.timer_interrupt_disable:0000000000000000 timer_interrupt_disable
     /tmp/ccgcMnGe.s:3862   .text.timer_interrupt_flag_get:0000000000000000 $t
     /tmp/ccgcMnGe.s:3868   .text.timer_interrupt_flag_get:0000000000000000 timer_interrupt_flag_get
     /tmp/ccgcMnGe.s:3900   .text.timer_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccgcMnGe.s:3906   .text.timer_interrupt_flag_clear:0000000000000000 timer_interrupt_flag_clear
ARM GAS  /tmp/ccgcMnGe.s 			page 115



UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
