set_property PACKAGE_PIN C15 [get_ports adc_clk_p]
#set_property PACKAGE_PIN W7 [get_ports pwm_diff_port_p]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports adc_clk_p]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports adc_clk_n]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports {pwm_diff_port_p[5]}]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports {pwm_diff_port_p[4]}]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports {pwm_diff_port_p[3]}]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports {pwm_diff_port_p[2]}]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports {pwm_diff_port_p[1]}]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports {pwm_diff_port_p[0]}]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports {pwm_diff_port_n[5]}]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports {pwm_diff_port_n[4]}]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports {pwm_diff_port_n[3]}]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports {pwm_diff_port_n[2]}]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports {pwm_diff_port_n[1]}]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports {pwm_diff_port_n[0]}]
set_property PACKAGE_PIN H19 [get_ports sys_rst_n]
set_property IOSTANDARD LVCMOS33 [get_ports sys_rst_n]
set_property PACKAGE_PIN AB6 [get_ports sys_clk]
set_property IOSTANDARD LVCMOS33 [get_ports sys_clk]
set_property PACKAGE_PIN R20 [get_ports led]
set_property IOSTANDARD LVCMOS33 [get_ports led]
set_property PACKAGE_PIN Y6 [get_ports uart_txd]
set_property PACKAGE_PIN W5 [get_ports uart_rxd]
set_property IOSTANDARD LVCMOS33 [get_ports uart_rxd]
set_property IOSTANDARD LVCMOS33 [get_ports uart_txd]
set_property PACKAGE_PIN M18 [get_ports pwm_port]
set_property PACKAGE_PIN F19 [get_ports pwm_slow_port]
set_property PACKAGE_PIN V19 [get_ports {dac_data[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dac_data[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dac_data[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dac_data[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dac_data[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dac_data[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dac_data[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dac_data[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dac_data[0]}]
set_property PACKAGE_PIN V18 [get_ports {dac_data[5]}]
set_property PACKAGE_PIN AB19 [get_ports {dac_data[7]}]
set_property PACKAGE_PIN AB20 [get_ports {dac_data[4]}]
set_property PACKAGE_PIN AB21 [get_ports {dac_data[3]}]
set_property PACKAGE_PIN AA21 [get_ports {dac_data[2]}]
set_property PACKAGE_PIN Y19 [get_ports {dac_data[1]}]
set_property PACKAGE_PIN W18 [get_ports {dac_data[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets u_mmcm/inst/clk_in1_clk_wiz_0]

set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports dds_clk0_p]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports dds_clk0_n]

set_property PACKAGE_PIN H19 [get_ports sys_rst]
set_property IOSTANDARD LVCMOS33 [get_ports sys_rst]

set_property PACKAGE_PIN D12 [get_ports dds_clk0_p]
set_property PACKAGE_PIN F12 [get_ports {pwm_diff_port_p[4]}]
set_property PACKAGE_PIN E17 [get_ports {pwm_diff_port_p[3]}]
set_property PACKAGE_PIN C19 [get_ports {pwm_diff_port_p[2]}]
set_property PACKAGE_PIN D16 [get_ports {pwm_diff_port_p[1]}]
set_property PACKAGE_PIN D18 [get_ports {pwm_diff_port_p[0]}]
set_property PACKAGE_PIN B13 [get_ports {pwm_diff_port_p[5]}]

set_property PACKAGE_PIN AA2 [get_ports uart_re]
set_property IOSTANDARD LVCMOS33 [get_ports uart_re]
