# ðŸ§  8-bit Pipelined Microprocessor â€“ IITISoC 2025

This repository contains a Verilog-based implementation of an 8-bit pipelined microprocessor, developed as part of the **IIT Indore Summer of Code (IITISoC) 2025**. The initial version was a single-cycle processor submitted for the mid evaluation. The current version is a fully functional **5-stage pipelined processor** with data and control hazard resolution.

## ðŸ“Œ Overview

This project implements a custom 8-bit RISC-style processor from scratch, covering instruction fetch, decode, execution, memory access, and write-back stages. The design emphasizes clarity, modularity, and hands-on learning of computer architecture principles.

## ðŸ“‚ Repository Structure

ðŸ“¦IITISoC-solution
â”œâ”€ LICENSE
â”œâ”€ README.md
â”œâ”€ docs
â”‚ â”œâ”€ Architecture_Diagram.jpg
â”‚ â””â”€ ISA_Specification
â”œâ”€ sim
â”‚ â”œâ”€ instructions.mem
â”‚ â””â”€ testbench.v
â””â”€ src
â”œâ”€ alu.v
â”œâ”€ control_unit.v
â”œâ”€ control_hazard.v
â”œâ”€ data_memory.v
â”œâ”€ datapath_pipelined.v
â”œâ”€ decode.v
â”œâ”€ execute.v
â”œâ”€ fetch789.v
â”œâ”€ hazard_detection_unit.v
â”œâ”€ immediate_generator.v
â”œâ”€ register_file.v
â”œâ”€ stage_MEM.v
â”œâ”€ stage_WB.v
â”œâ”€ top_microprocessor.v
â””â”€ write_back.v

markdown
Copy
Edit

## âœ… Features

### ðŸ”¹ 8-bit RISC Architecture

- 8-bit wide data path  
- 3-bit register addresses (8 general-purpose registers)  
- Modular, beginner-friendly design  

### ðŸ”¹ 5-Stage Pipelining

Implements a classic 5-stage instruction pipeline:

1. **IF** â€“ Instruction Fetch  
2. **ID** â€“ Instruction Decode  
3. **EX** â€“ Execute  
4. **MEM** â€“ Memory Access  
5. **WB** â€“ Write Back  

Includes:

- Pipeline registers between stages  
- Data forwarding and hazard detection  
- Control hazard resolution with flushing  
- Basic static branch prediction  

### ðŸ”¹ Harvard Architecture

- **Instruction Memory** (ROM-like): Stores program instructions  
- **Data Memory** (RAM-like): For runtime LOAD/STORE operations  

### ðŸ”¹ Custom Instruction Set (ISA)

| Instruction | Description           | Type   |
| ----------- | --------------------- | ------ |
| ADD         | Register addition     | R-type |
| SUB         | Register subtraction  | R-type |
| AND         | Bitwise AND           | R-type |
| OR          | Bitwise OR            | R-type |
| XOR         | Bitwise XOR           | R-type |
| SLT         | Set if less than      | R-type |
| SHIFT       | Logical shift         | I-type |
| LOAD        | Load from memory      | I-type |
| STORE       | Store to memory       | I-type |
| ADDI        | Add immediate         | I-type |
| LDI         | Load immediate        | I-type |
| BEQ         | Branch if equal       | I-type |
| BNE         | Branch if not equal   | I-type |
| JMP         | Unconditional jump    | J-type |
| NOP         | No operation          | Other  |
| HLT         | Halt processor        | Other  |

### ðŸ”¹ Hazard Handling

- **Data Hazard Unit**: Stalls pipeline or forwards values when necessary  
- **Control Hazard Unit**: Flushes mispredicted instructions  
- **Forwarding Logic**: Minimizes stalls due to RAW hazards  

### ðŸ”¹ Simulation and Debugging Support

- Fully functional Verilog testbench  
- Clock/reset logic and simulation control  
- Displays PC, instruction, register values, memory, and control signals  
- Integrated HALT mechanism for clean simulation termination  
- Compatible with Icarus Verilog and GTKWave for waveform inspection

## ðŸš§ Planned Enhancements

- [ ] Build an assembler for `.asm` to binary conversion  
- [ ] Add new instructions (e.g., MUL, DIV)  
- [ ] More test cases and edge condition validation  
- [ ] Performance benchmarking and pipeline visualization  

## ðŸ‘¥ Contributors

- [Manthan Gupta](https://github.com/Manthan-cpu)  
- [Ashmita Sharma](https://github.com/ashmita2212)  
- [Aryan Jain](https://github.com/aryanj1412)  
- [Om Parekh](https://github.com/Om1903)

## ðŸ“œ License

This project is licensed under the **MIT License**. See the `LICENSE` file for more information.
