
*** Running vivado
    with args -log minitpu_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source minitpu_wrapper.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source minitpu_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1563.793 ; gain = 0.023 ; free physical = 71157 ; free virtual = 164602
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mss464/minitpu/tpu/ultra96-v2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top minitpu_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4004500
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2778.875 ; gain = 289.777 ; free physical = 69654 ; free virtual = 163083
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'minitpu_wrapper' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/hdl/minitpu_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'minitpu' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:284]
INFO: [Synth 8-6157] synthesizing module 'minitpu_axi_dma_0_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_axi_dma_0_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'minitpu_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:435]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'minitpu_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:435]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'minitpu_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:435]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'minitpu_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:435]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'minitpu_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:435]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'minitpu_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:435]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'minitpu_axi_dma_0_0' has 64 connections declared, but only 58 given [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:435]
INFO: [Synth 8-6157] synthesizing module 'minitpu_axi_interconnect_0_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:768]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1ERQGJO' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:13]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1ERQGJO' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:13]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_DP1FK7' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:138]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_DP1FK7' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:138]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_DT65ZS' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:1320]
INFO: [Synth 8-6157] synthesizing module 'minitpu_auto_pc_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_auto_pc_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_DT65ZS' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:1320]
INFO: [Synth 8-6157] synthesizing module 'minitpu_xbar_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_xbar_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_axi_interconnect_0_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:768]
INFO: [Synth 8-6157] synthesizing module 'minitpu_axi_smc_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_axi_smc_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'minitpu_proc_sys_reset_0_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_proc_sys_reset_0_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'minitpu_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:644]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'minitpu_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:644]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'minitpu_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:644]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'minitpu_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:644]
INFO: [Synth 8-6157] synthesizing module 'minitpu_tpu_0_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_tpu_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_tpu_0_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_tpu_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm00_axis_tstrb' of module 'minitpu_tpu_0_0' is unconnected for instance 'tpu_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:652]
WARNING: [Synth 8-7023] instance 'tpu_0' of module 'minitpu_tpu_0_0' has 35 connections declared, but only 34 given [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:652]
INFO: [Synth 8-6157] synthesizing module 'minitpu_zynq_ps_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_zynq_ps_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_zynq_ps_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_zynq_ps_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'minitpu_zynq_ps_0' is unconnected for instance 'zynq_ps' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:687]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'minitpu_zynq_ps_0' is unconnected for instance 'zynq_ps' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:687]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'minitpu_zynq_ps_0' is unconnected for instance 'zynq_ps' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:687]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'minitpu_zynq_ps_0' is unconnected for instance 'zynq_ps' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:687]
WARNING: [Synth 8-7023] instance 'zynq_ps' of module 'minitpu_zynq_ps_0' has 82 connections declared, but only 78 given [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:687]
INFO: [Synth 8-6155] done synthesizing module 'minitpu' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:284]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_wrapper' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/hdl/minitpu_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_DT65ZS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_DT65ZS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_DP1FK7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_DP1FK7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_DP1FK7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_DP1FK7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1ERQGJO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1ERQGJO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_1ERQGJO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_1ERQGJO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2860.844 ; gain = 371.746 ; free physical = 69563 ; free virtual = 162993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2869.750 ; gain = 380.652 ; free physical = 69559 ; free virtual = 162989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2869.750 ; gain = 380.652 ; free physical = 69559 ; free virtual = 162989
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2869.750 ; gain = 0.000 ; free physical = 69559 ; free virtual = 162989
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_zynq_ps_0/minitpu_zynq_ps_0/minitpu_zynq_ps_0_in_context.xdc] for cell 'minitpu_i/zynq_ps'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_zynq_ps_0/minitpu_zynq_ps_0/minitpu_zynq_ps_0_in_context.xdc] for cell 'minitpu_i/zynq_ps'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0_in_context.xdc] for cell 'minitpu_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0_in_context.xdc] for cell 'minitpu_i/proc_sys_reset_0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0_in_context.xdc] for cell 'minitpu_i/axi_dma_0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0_in_context.xdc] for cell 'minitpu_i/axi_dma_0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_tpu_0_0/minitpu_tpu_0_0/minitpu_tpu_0_0_in_context.xdc] for cell 'minitpu_i/tpu_0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_tpu_0_0/minitpu_tpu_0_0/minitpu_tpu_0_0_in_context.xdc] for cell 'minitpu_i/tpu_0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_xbar_0/minitpu_xbar_0/minitpu_xbar_0_in_context.xdc] for cell 'minitpu_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_xbar_0/minitpu_xbar_0/minitpu_xbar_0_in_context.xdc] for cell 'minitpu_i/axi_interconnect_0/xbar'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_auto_pc_0/minitpu_auto_pc_0/minitpu_auto_pc_0_in_context.xdc] for cell 'minitpu_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_auto_pc_0/minitpu_auto_pc_0/minitpu_auto_pc_0_in_context.xdc] for cell 'minitpu_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/minitpu_axi_smc_0/minitpu_axi_smc_0_in_context.xdc] for cell 'minitpu_i/axi_smc'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/minitpu_axi_smc_0/minitpu_axi_smc_0_in_context.xdc] for cell 'minitpu_i/axi_smc'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.688 ; gain = 0.000 ; free physical = 69554 ; free virtual = 162984
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.723 ; gain = 0.000 ; free physical = 69554 ; free virtual = 162984
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2942.723 ; gain = 453.625 ; free physical = 69557 ; free virtual = 162987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2942.723 ; gain = 453.625 ; free physical = 69557 ; free virtual = 162987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i/zynq_ps. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i/tpu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i/axi_smc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2942.723 ; gain = 453.625 ; free physical = 69557 ; free virtual = 162987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2942.723 ; gain = 453.625 ; free physical = 69552 ; free virtual = 162982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2942.723 ; gain = 453.625 ; free physical = 69554 ; free virtual = 162989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3406.750 ; gain = 917.652 ; free physical = 69134 ; free virtual = 162569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3406.750 ; gain = 917.652 ; free physical = 69134 ; free virtual = 162569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3416.766 ; gain = 927.668 ; free physical = 69126 ; free virtual = 162561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3431.641 ; gain = 942.543 ; free physical = 69121 ; free virtual = 162556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3431.641 ; gain = 942.543 ; free physical = 69121 ; free virtual = 162556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3431.641 ; gain = 942.543 ; free physical = 69121 ; free virtual = 162556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3431.641 ; gain = 942.543 ; free physical = 69121 ; free virtual = 162556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3431.641 ; gain = 942.543 ; free physical = 69121 ; free virtual = 162556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3431.641 ; gain = 942.543 ; free physical = 69121 ; free virtual = 162556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |minitpu_xbar_0             |         1|
|2     |minitpu_auto_pc_0          |         1|
|3     |minitpu_axi_dma_0_0        |         1|
|4     |minitpu_axi_smc_0          |         1|
|5     |minitpu_proc_sys_reset_0_0 |         1|
|6     |minitpu_tpu_0_0            |         1|
|7     |minitpu_zynq_ps_0          |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |minitpu_auto_pc          |     1|
|2     |minitpu_axi_dma_0        |     1|
|3     |minitpu_axi_smc          |     1|
|4     |minitpu_proc_sys_reset_0 |     1|
|5     |minitpu_tpu_0            |     1|
|6     |minitpu_xbar             |     1|
|7     |minitpu_zynq_ps          |     1|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3431.641 ; gain = 942.543 ; free physical = 69121 ; free virtual = 162556
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3431.641 ; gain = 869.570 ; free physical = 69120 ; free virtual = 162555
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3431.648 ; gain = 942.543 ; free physical = 69120 ; free virtual = 162555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3431.648 ; gain = 0.000 ; free physical = 69409 ; free virtual = 162845
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3466.328 ; gain = 0.000 ; free physical = 69356 ; free virtual = 162791
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 29955b96
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 3480.301 ; gain = 1871.633 ; free physical = 69363 ; free virtual = 162798
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2513.940; main = 2513.940; forked = 389.537
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4555.945; main = 3480.270; forked = 1613.254
INFO: [Common 17-1381] The checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/minitpu_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file minitpu_wrapper_utilization_synth.rpt -pb minitpu_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 00:14:37 2026...
