<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 101 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>
defines: 
time_elapsed: 0.008s
ram usage: 11872 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog -e ram_sp_sr_sw <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>
compiler bug: VarDeclName with weird parent PortDecl(PortDecl #106)
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:29</a>:25-29:
   | 
   | inout [DATA_WIDTH-1:0]  data       ;
   |                         ^^^^        
   = note: Encountered at src/svlog/typeck.rs:62
   = note: Needed to compute the type of the expression:
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:40</a>:8-12:
   | 
   | assign data = (cs &amp;&amp; oe &amp;&amp; !we) ? data_out : 8&#39;bz;
   |        ^^^^                                       

You have encountered a compiler bug. Sorry about that! We would appreciate if you open an issue [1] and describe how you triggered the bug, together with a minimal snippet of code to reproduce it. Thanks!
[1]: https://github.com/fabianschuiki/moore

thread &#39;main&#39; panicked at &#39;VarDeclName with weird parent PortDecl(PortDecl #106)&#39;, /tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/moore_1603058050868/work/src/svlog/typeck.rs:62:18
note: run with `RUST_BACKTRACE=1` environment variable to display a backtrace

</pre>
</body>