#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jul 21 10:21:20 2025
# Process ID: 88691
# Current directory: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/400MHz/impl_FPMAC_400MHz.runs/impl_1
# Command line: vivado -log top_FPMAC_Test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_FPMAC_Test.tcl -notrace
# Log file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/400MHz/impl_FPMAC_400MHz.runs/impl_1/top_FPMAC_Test.vdi
# Journal file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/400MHz/impl_FPMAC_400MHz.runs/impl_1/vivado.jou
# Running On: OASIS2, OS: Linux, CPU Frequency: 3780.073 MHz, CPU Physical cores: 4, Host memory: 33572 MB
#-----------------------------------------------------------
source top_FPMAC_Test.tcl -notrace
Command: link_design -top top_FPMAC_Test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2064.016 ; gain = 0.000 ; free physical = 24666 ; free virtual = 36263
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/400MHz/temp_400MHz.xdc]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/400MHz/temp_400MHz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.480 ; gain = 0.000 ; free physical = 24569 ; free virtual = 36166
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2225.480 ; gain = 510.379 ; free physical = 24569 ; free virtual = 36166
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2313.293 ; gain = 87.812 ; free physical = 24585 ; free virtual = 36182

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17fba647c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2710.121 ; gain = 396.828 ; free physical = 24215 ; free virtual = 35812

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17fba647c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2987.043 ; gain = 0.000 ; free physical = 23967 ; free virtual = 35564
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17fba647c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2987.043 ; gain = 0.000 ; free physical = 23967 ; free virtual = 35564
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22964b170

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2987.043 ; gain = 0.000 ; free physical = 23967 ; free virtual = 35564
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22964b170

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3019.059 ; gain = 32.016 ; free physical = 23967 ; free virtual = 35564
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 22964b170

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3019.059 ; gain = 32.016 ; free physical = 23967 ; free virtual = 35564
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22964b170

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3019.059 ; gain = 32.016 ; free physical = 23967 ; free virtual = 35564
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.059 ; gain = 0.000 ; free physical = 23967 ; free virtual = 35564
Ending Logic Optimization Task | Checksum: 1c068fdcd

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3019.059 ; gain = 32.016 ; free physical = 23967 ; free virtual = 35564

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c068fdcd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3019.059 ; gain = 0.000 ; free physical = 23967 ; free virtual = 35564

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c068fdcd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.059 ; gain = 0.000 ; free physical = 23967 ; free virtual = 35564

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.059 ; gain = 0.000 ; free physical = 23967 ; free virtual = 35564
Ending Netlist Obfuscation Task | Checksum: 1c068fdcd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.059 ; gain = 0.000 ; free physical = 23967 ; free virtual = 35564
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3019.059 ; gain = 793.578 ; free physical = 23967 ; free virtual = 35564
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3059.078 ; gain = 32.016 ; free physical = 23962 ; free virtual = 35560
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/400MHz/impl_FPMAC_400MHz.runs/impl_1/top_FPMAC_Test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMAC_Test_drc_opted.rpt -pb top_FPMAC_Test_drc_opted.pb -rpx top_FPMAC_Test_drc_opted.rpx
Command: report_drc -file top_FPMAC_Test_drc_opted.rpt -pb top_FPMAC_Test_drc_opted.pb -rpx top_FPMAC_Test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/400MHz/impl_FPMAC_400MHz.runs/impl_1/top_FPMAC_Test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23958 ; free virtual = 35555
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 174404cc0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23958 ; free virtual = 35555
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23958 ; free virtual = 35555

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5537149e

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23958 ; free virtual = 35555

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14408b7fe

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23957 ; free virtual = 35554

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14408b7fe

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23957 ; free virtual = 35554
Phase 1 Placer Initialization | Checksum: 14408b7fe

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23957 ; free virtual = 35554

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 105ca16f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23972 ; free virtual = 35569

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a9942ec6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23972 ; free virtual = 35569

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: a9942ec6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23972 ; free virtual = 35569

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1578f4dfc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23973 ; free virtual = 35571

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 19 LUTNM shape to break, 1 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 17, total 19, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 19 nets or LUTs. Breaked 19 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-666] Processed cell DUT/multOp. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23975 ; free virtual = 35572
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23975 ; free virtual = 35572
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23975 ; free virtual = 35572

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           19  |              0  |                    19  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            6  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           25  |              0  |                    24  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1cc8d19f9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23974 ; free virtual = 35572
Phase 2.4 Global Placement Core | Checksum: 181056584

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23973 ; free virtual = 35570
Phase 2 Global Placement | Checksum: 181056584

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23973 ; free virtual = 35570

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 196d0b01a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23973 ; free virtual = 35570

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22ef22cf6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23973 ; free virtual = 35570

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 169c5354d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23973 ; free virtual = 35570

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a6302e53

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23973 ; free virtual = 35570

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 25c37c623

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23965 ; free virtual = 35563

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1688f98a2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23961 ; free virtual = 35558

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: e8d1ed50

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23961 ; free virtual = 35558

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13a38cbba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23961 ; free virtual = 35558

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22973f37f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23952 ; free virtual = 35549
Phase 3 Detail Placement | Checksum: 22973f37f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23952 ; free virtual = 35549

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 299b35248

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.893 | TNS=-924.251 |
Phase 1 Physical Synthesis Initialization | Checksum: 277cc2958

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23951 ; free virtual = 35549
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 26094d94b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23951 ; free virtual = 35549
Phase 4.1.1.1 BUFG Insertion | Checksum: 299b35248

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23951 ; free virtual = 35549

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.005. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 232e55364

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23956 ; free virtual = 35554

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23956 ; free virtual = 35554
Phase 4.1 Post Commit Optimization | Checksum: 232e55364

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23956 ; free virtual = 35554

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 232e55364

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23956 ; free virtual = 35554

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 232e55364

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23956 ; free virtual = 35554
Phase 4.3 Placer Reporting | Checksum: 232e55364

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23956 ; free virtual = 35554

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23956 ; free virtual = 35554

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23956 ; free virtual = 35554
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1797302f5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23956 ; free virtual = 35554
Ending Placer Task | Checksum: 9ffc262c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23956 ; free virtual = 35554
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23958 ; free virtual = 35555
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23952 ; free virtual = 35551
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/400MHz/impl_FPMAC_400MHz.runs/impl_1/top_FPMAC_Test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_FPMAC_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23936 ; free virtual = 35534
INFO: [runtcl-4] Executing : report_utilization -file top_FPMAC_Test_utilization_placed.rpt -pb top_FPMAC_Test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_FPMAC_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23935 ; free virtual = 35533
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23935 ; free virtual = 35533
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.40s |  WALL: 0.18s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23935 ; free virtual = 35533

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.005 | TNS=-882.257 |
Phase 1 Physical Synthesis Initialization | Checksum: 187b4bd53

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23935 ; free virtual = 35533
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.005 | TNS=-882.257 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 187b4bd53

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23935 ; free virtual = 35533

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.005 | TNS=-882.257 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[7].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[12]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.990 | TNS=-882.242 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net R_OBUF[13]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net R_OBUF[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.989 | TNS=-887.596 |
INFO: [Physopt 32-81] Processed net R_OBUF[13]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net R_OBUF[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.980 | TNS=-891.984 |
INFO: [Physopt 32-702] Processed net R_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/RightShifterComponent/level4__0[12]. Critical path length was reduced through logic transformation on cell DUT/RightShifterComponent/level5_d1[28]_i_1_comp.
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level3[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.942 | TNS=-891.664 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level3[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.941 | TNS=-891.520 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[8].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[13]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.935 | TNS=-891.369 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level3[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.935 | TNS=-891.219 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/expDiffNotLarge. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DUT/i___0_carry__0_i_1_n_0.  Re-placed instance DUT/i___0_carry__0_i_1
INFO: [Physopt 32-735] Processed net DUT/i___0_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.784 | TNS=-877.287 |
INFO: [Physopt 32-702] Processed net DUT/expDiffVerySmall. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry__0_i_1__1_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry__0_i_1__1_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.759 | TNS=-877.259 |
INFO: [Physopt 32-702] Processed net DUT/i___0_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i___0_carry__0_i_1_n_0. Critical path length was reduced through logic transformation on cell DUT/i___0_carry__0_i_1_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.729 | TNS=-866.506 |
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry__0_i_1_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry__0_i_1_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.723 | TNS=-863.096 |
INFO: [Physopt 32-663] Processed net C_internal_reg[10]_lopt_replica_1.  Re-placed instance C_internal_reg[10]_lopt_replica
INFO: [Physopt 32-735] Processed net C_internal_reg[10]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.723 | TNS=-862.579 |
INFO: [Physopt 32-663] Processed net C_internal_reg[5]_lopt_replica_1.  Re-placed instance C_internal_reg[5]_lopt_replica
INFO: [Physopt 32-735] Processed net C_internal_reg[5]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.711 | TNS=-862.252 |
INFO: [Physopt 32-663] Processed net R_OBUF[0].  Re-placed instance C_internal_reg[0]
INFO: [Physopt 32-735] Processed net R_OBUF[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.707 | TNS=-861.945 |
INFO: [Physopt 32-663] Processed net DUT/IEEEFPFMA_5_10_Freq400_uid2LeadingZeroCounter/digit4_d1.  Re-placed instance DUT/IEEEFPFMA_5_10_Freq400_uid2LeadingZeroCounter/digit4_d1_reg
INFO: [Physopt 32-735] Processed net DUT/IEEEFPFMA_5_10_Freq400_uid2LeadingZeroCounter/digit4_d1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.682 | TNS=-860.748 |
INFO: [Physopt 32-663] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[36].  Re-placed instance DUT/NormalizationShifter/level5_d1_reg[36]
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-860.939 |
INFO: [Physopt 32-663] Processed net C_internal_reg[13]_lopt_replica_1.  Re-placed instance C_internal_reg[13]_lopt_replica
INFO: [Physopt 32-735] Processed net C_internal_reg[13]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.666 | TNS=-860.901 |
INFO: [Physopt 32-663] Processed net R_OBUF[14].  Re-placed instance C_internal_reg[14]
INFO: [Physopt 32-735] Processed net R_OBUF[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.664 | TNS=-860.155 |
INFO: [Physopt 32-663] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[4].  Re-placed instance DUT/NormalizationShifter/level5_d1_reg[4]
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.662 | TNS=-858.779 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net DUT/i__carry__0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.621 | TNS=-856.176 |
INFO: [Physopt 32-663] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[5].  Re-placed instance DUT/NormalizationShifter/level5_d1_reg[5]
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.551 | TNS=-853.328 |
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry__0_i_5__0_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry__0_i_5__0_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry__0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.547 | TNS=-853.373 |
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_4__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry__0_i_4__1_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry__0_i_4__1_comp.
INFO: [Physopt 32-735] Processed net DUT/i__carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.545 | TNS=-843.216 |
INFO: [Physopt 32-81] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[36]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.525 | TNS=-842.331 |
INFO: [Physopt 32-702] Processed net DUT/plusOp_inferred__6/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DUT/i__carry_i_1__0_n_0.  Re-placed instance DUT/i__carry_i_1__0
INFO: [Physopt 32-735] Processed net DUT/i__carry_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.523 | TNS=-842.177 |
INFO: [Physopt 32-702] Processed net DUT/i___0_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i___0_carry__0_i_6_n_0. Critical path length was reduced through logic transformation on cell DUT/i___0_carry__0_i_6_comp_4.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry__0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.516 | TNS=-841.638 |
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net DUT/RightShifterComponent/BisNormal66_out. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net DUT/RightShifterComponent/BisNormal66_out. Replicated 2 times.
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/BisNormal66_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-840.990 |
INFO: [Physopt 32-663] Processed net DUT/RisSubNormal_d2.  Re-placed instance DUT/RisSubNormal_d2_reg
INFO: [Physopt 32-735] Processed net DUT/RisSubNormal_d2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.510 | TNS=-840.916 |
INFO: [Physopt 32-81] Processed net DUT/NormalizationShifter/ps_d2[5]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/ps_d2[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.508 | TNS=-840.186 |
INFO: [Physopt 32-134] Processed net DUT/RightShifterComponent/BisNormal66_out. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/BisNormal66_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level4__0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level3[13].  Re-placed instance DUT/RightShifterComponent/level5_d1[37]_i_1
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level3[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.482 | TNS=-840.056 |
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq400_uid2LeadingZeroCounter/level4_d1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[3].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[8]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.473 | TNS=-836.919 |
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/level5_d1_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net C_internal[14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.424 | TNS=-835.223 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level3[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.420 | TNS=-834.843 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net C_internal[14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.397 | TNS=-834.107 |
INFO: [Physopt 32-702] Processed net C_internal[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/NormalizationShifter/expTentative_d2_reg[3][4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net DUT/NormalizationShifter/C_internal[3]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.384 | TNS=-831.995 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level3[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/expDiffVerySmall. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/BisNormal66_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1[18]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.378 | TNS=-831.650 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[1].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[6]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.376 | TNS=-831.821 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[0].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[5]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.357 | TNS=-831.054 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DUT/IEEEFPFMA_5_10_Freq400_uid2LeadingZeroCounter/level4_d1[6]_i_3_n_0.  Re-placed instance DUT/IEEEFPFMA_5_10_Freq400_uid2LeadingZeroCounter/level4_d1[6]_i_3
INFO: [Physopt 32-735] Processed net DUT/IEEEFPFMA_5_10_Freq400_uid2LeadingZeroCounter/level4_d1[6]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.350 | TNS=-830.621 |
INFO: [Physopt 32-663] Processed net DUT/effectiveSub_d1.  Re-placed instance DUT/effectiveSub_d1_reg
INFO: [Physopt 32-735] Processed net DUT/effectiveSub_d1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.344 | TNS=-826.766 |
INFO: [Physopt 32-663] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[3].  Re-placed instance DUT/RightShifterComponent/level5_d1_reg[8]
INFO: [Physopt 32-735] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.335 | TNS=-832.008 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level4__0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.335 | TNS=-832.008 |
Phase 3 Critical Path Optimization | Checksum: 1f675ba1e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23934 ; free virtual = 35533

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.335 | TNS=-832.008 |
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level3[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/expDiffVerySmall. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/plusOp_inferred__6/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net DUT/RightShifterComponent/BisNormal66_out. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/BisNormal66_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level4__0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level5_d1_reg[41]_0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level3[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/expDiffVerySmall. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/BisNormal66_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/RightShifterComponent/level4__0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.335 | TNS=-832.008 |
Phase 4 Critical Path Optimization | Checksum: 1f675ba1e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23919 ; free virtual = 35517
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23919 ; free virtual = 35517
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.335 | TNS=-832.008 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.670  |         50.249  |            9  |              0  |                    41  |           0  |           2  |  00:00:09  |
|  Total          |          0.670  |         50.249  |            9  |              0  |                    41  |           0  |           3  |  00:00:09  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23919 ; free virtual = 35517
Ending Physical Synthesis Task | Checksum: 18034b07b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23919 ; free virtual = 35517
INFO: [Common 17-83] Releasing license: Implementation
277 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23919 ; free virtual = 35517
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3146.988 ; gain = 0.000 ; free physical = 23918 ; free virtual = 35518
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/400MHz/impl_FPMAC_400MHz.runs/impl_1/top_FPMAC_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4a8eabec ConstDB: 0 ShapeSum: ceb1d062 RouteDB: 0
Post Restoration Checksum: NetGraph: a89c5894 NumContArr: 6d7f401e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1161b98b2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3191.539 ; gain = 44.551 ; free physical = 23803 ; free virtual = 35402

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1161b98b2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3223.539 ; gain = 76.551 ; free physical = 23756 ; free virtual = 35355

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1161b98b2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3223.539 ; gain = 76.551 ; free physical = 23756 ; free virtual = 35355
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: e7cd8486

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3238.836 ; gain = 91.848 ; free physical = 23728 ; free virtual = 35327
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.314 | TNS=-806.159| WHS=-0.128 | THS=-2.415 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 827
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 827
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13e7b3969

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3246.523 ; gain = 99.535 ; free physical = 23714 ; free virtual = 35313

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13e7b3969

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3246.523 ; gain = 99.535 ; free physical = 23714 ; free virtual = 35313
Phase 3 Initial Routing | Checksum: 13fbfea19

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3246.523 ; gain = 99.535 ; free physical = 23717 ; free virtual = 35316
INFO: [Route 35-580] Design has 11 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=========================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                     |
+====================+===================+=========================================+
| sys_clk_pin        | sys_clk_pin       | DUT/RsgnTentative_d1_reg/D              |
| sys_clk_pin        | sys_clk_pin       | DUT/NormalizationShifter/ps_d1_reg[3]/D |
| sys_clk_pin        | sys_clk_pin       | DUT/NormalizationShifter/ps_d1_reg[4]/D |
| sys_clk_pin        | sys_clk_pin       | DUT/expTentative_d1_reg[3]/D            |
| sys_clk_pin        | sys_clk_pin       | DUT/expTentative_d1_reg[2]/D            |
+--------------------+-------------------+-----------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 488
 Number of Nodes with overlaps = 227
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.066 | TNS=-1045.413| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1eaf0a22f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 3246.523 ; gain = 99.535 ; free physical = 23732 ; free virtual = 35331

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 246
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.053 | TNS=-1036.466| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1dabac7be

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 3246.523 ; gain = 99.535 ; free physical = 23616 ; free virtual = 35224
Phase 4 Rip-up And Reroute | Checksum: 1dabac7be

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 3246.523 ; gain = 99.535 ; free physical = 23616 ; free virtual = 35224

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f45ac7d6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 3246.523 ; gain = 99.535 ; free physical = 23617 ; free virtual = 35225
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.974 | TNS=-1002.662| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f450f4a9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3258.523 ; gain = 111.535 ; free physical = 23605 ; free virtual = 35214

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f450f4a9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3258.523 ; gain = 111.535 ; free physical = 23605 ; free virtual = 35214
Phase 5 Delay and Skew Optimization | Checksum: f450f4a9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3258.523 ; gain = 111.535 ; free physical = 23605 ; free virtual = 35214

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ebdff303

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3258.523 ; gain = 111.535 ; free physical = 23605 ; free virtual = 35214
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.786 | TNS=-959.064| WHS=0.112  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ebdff303

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3258.523 ; gain = 111.535 ; free physical = 23605 ; free virtual = 35214
Phase 6 Post Hold Fix | Checksum: ebdff303

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3258.523 ; gain = 111.535 ; free physical = 23605 ; free virtual = 35214

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.201071 %
  Global Horizontal Routing Utilization  = 0.229113 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 38.7387%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 124bdfa5f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 3258.523 ; gain = 111.535 ; free physical = 23605 ; free virtual = 35214

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 124bdfa5f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 3258.523 ; gain = 111.535 ; free physical = 23605 ; free virtual = 35214

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11db92249

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 3274.531 ; gain = 127.543 ; free physical = 23614 ; free virtual = 35222

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.786 | TNS=-959.064| WHS=0.112  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 11db92249

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 3274.531 ; gain = 127.543 ; free physical = 23614 ; free virtual = 35222
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 3274.531 ; gain = 127.543 ; free physical = 23641 ; free virtual = 35249

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
296 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 3274.531 ; gain = 127.543 ; free physical = 23641 ; free virtual = 35249
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3274.531 ; gain = 0.000 ; free physical = 23638 ; free virtual = 35247
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/400MHz/impl_FPMAC_400MHz.runs/impl_1/top_FPMAC_Test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMAC_Test_drc_routed.rpt -pb top_FPMAC_Test_drc_routed.pb -rpx top_FPMAC_Test_drc_routed.rpx
Command: report_drc -file top_FPMAC_Test_drc_routed.rpt -pb top_FPMAC_Test_drc_routed.pb -rpx top_FPMAC_Test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/400MHz/impl_FPMAC_400MHz.runs/impl_1/top_FPMAC_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_FPMAC_Test_methodology_drc_routed.rpt -pb top_FPMAC_Test_methodology_drc_routed.pb -rpx top_FPMAC_Test_methodology_drc_routed.rpx
Command: report_methodology -file top_FPMAC_Test_methodology_drc_routed.rpt -pb top_FPMAC_Test_methodology_drc_routed.pb -rpx top_FPMAC_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/400MHz/impl_FPMAC_400MHz.runs/impl_1/top_FPMAC_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_FPMAC_Test_power_routed.rpt -pb top_FPMAC_Test_power_summary_routed.pb -rpx top_FPMAC_Test_power_routed.rpx
Command: report_power -file top_FPMAC_Test_power_routed.rpt -pb top_FPMAC_Test_power_summary_routed.pb -rpx top_FPMAC_Test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
308 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_FPMAC_Test_route_status.rpt -pb top_FPMAC_Test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_FPMAC_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_FPMAC_Test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_FPMAC_Test_bus_skew_routed.rpt -pb top_FPMAC_Test_bus_skew_routed.pb -rpx top_FPMAC_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 10:22:47 2025...
