<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1595</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:19px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1595-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1595.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-315</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:85px;white-space:nowrap" class="ft02">41H</p>
<p style="position:absolute;top:189px;left:145px;white-space:nowrap" class="ft02">65</p>
<p style="position:absolute;top:189px;left:186px;white-space:nowrap" class="ft02">MSR_LASTBRANCH_1</p>
<p style="position:absolute;top:189px;left:417px;white-space:nowrap" class="ft04">Last&#160;Branch&#160;Record&#160;1&#160;(R/W)<br/>See description&#160;of&#160;MSR_LASTBRANCH_0.</p>
<p style="position:absolute;top:234px;left:85px;white-space:nowrap" class="ft02">42H</p>
<p style="position:absolute;top:234px;left:145px;white-space:nowrap" class="ft02">66</p>
<p style="position:absolute;top:234px;left:186px;white-space:nowrap" class="ft02">MSR_LASTBRANCH_2</p>
<p style="position:absolute;top:234px;left:417px;white-space:nowrap" class="ft04">Last&#160;Branch&#160;Record&#160;2&#160;(R/W)<br/>See description&#160;of&#160;MSR_LASTBRANCH_0.&#160;</p>
<p style="position:absolute;top:279px;left:85px;white-space:nowrap" class="ft02">43H</p>
<p style="position:absolute;top:279px;left:145px;white-space:nowrap" class="ft02">67</p>
<p style="position:absolute;top:279px;left:186px;white-space:nowrap" class="ft02">MSR_LASTBRANCH_3</p>
<p style="position:absolute;top:279px;left:417px;white-space:nowrap" class="ft04">Last&#160;Branch&#160;Record&#160;3&#160;(R/W)<br/>See description&#160;of&#160;MSR_LASTBRANCH_0.</p>
<p style="position:absolute;top:323px;left:85px;white-space:nowrap" class="ft02">44H</p>
<p style="position:absolute;top:323px;left:145px;white-space:nowrap" class="ft02">68</p>
<p style="position:absolute;top:323px;left:186px;white-space:nowrap" class="ft02">MSR_LASTBRANCH_4</p>
<p style="position:absolute;top:323px;left:417px;white-space:nowrap" class="ft04">Last&#160;Branch&#160;Record&#160;4&#160;(R/W)<br/>See description&#160;of&#160;MSR_LASTBRANCH_0.</p>
<p style="position:absolute;top:368px;left:85px;white-space:nowrap" class="ft02">45H</p>
<p style="position:absolute;top:368px;left:145px;white-space:nowrap" class="ft02">69</p>
<p style="position:absolute;top:368px;left:186px;white-space:nowrap" class="ft02">MSR_LASTBRANCH_5</p>
<p style="position:absolute;top:368px;left:417px;white-space:nowrap" class="ft05">Last&#160;Branch&#160;Record&#160;5&#160;(R/W)<br/>See description&#160;of&#160;MSR_LASTBRANCH_0.&#160;</p>
<p style="position:absolute;top:413px;left:85px;white-space:nowrap" class="ft02">46H</p>
<p style="position:absolute;top:413px;left:145px;white-space:nowrap" class="ft02">70</p>
<p style="position:absolute;top:413px;left:186px;white-space:nowrap" class="ft02">MSR_LASTBRANCH_6</p>
<p style="position:absolute;top:413px;left:417px;white-space:nowrap" class="ft05">Last&#160;Branch&#160;Record&#160;6&#160;(R/W)<br/>See description&#160;of&#160;MSR_LASTBRANCH_0.&#160;</p>
<p style="position:absolute;top:458px;left:85px;white-space:nowrap" class="ft02">47H</p>
<p style="position:absolute;top:458px;left:145px;white-space:nowrap" class="ft02">71</p>
<p style="position:absolute;top:458px;left:186px;white-space:nowrap" class="ft02">MSR_LASTBRANCH_7</p>
<p style="position:absolute;top:458px;left:417px;white-space:nowrap" class="ft05">Last&#160;Branch&#160;Record&#160;7&#160;(R/W)<br/>See description&#160;of&#160;MSR_LASTBRANCH_0.&#160;</p>
<p style="position:absolute;top:503px;left:81px;white-space:nowrap" class="ft02">119H</p>
<p style="position:absolute;top:503px;left:141px;white-space:nowrap" class="ft02">281</p>
<p style="position:absolute;top:503px;left:186px;white-space:nowrap" class="ft06">MSR_BBL_CR_CTL<br/>63:0</p>
<p style="position:absolute;top:528px;left:417px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:552px;left:81px;white-space:nowrap" class="ft02">11EH</p>
<p style="position:absolute;top:552px;left:141px;white-space:nowrap" class="ft02">281</p>
<p style="position:absolute;top:552px;left:186px;white-space:nowrap" class="ft07">MSR_BBL_CR_CTL3<br/>0</p>
<p style="position:absolute;top:575px;left:417px;white-space:nowrap" class="ft08">L2&#160;Hardware&#160;Enabled&#160;(RO)<br/>1&#160;=&#160;&#160;If&#160;the&#160;L2&#160;is&#160;hardware-enabled<br/>0&#160;=&#160;Indicates&#160;if&#160;the L2&#160;is hardware-disabled</p>
<p style="position:absolute;top:640px;left:186px;white-space:nowrap" class="ft02">4:1</p>
<p style="position:absolute;top:640px;left:417px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:664px;left:186px;white-space:nowrap" class="ft02">5</p>
<p style="position:absolute;top:664px;left:417px;white-space:nowrap" class="ft04">ECC Check&#160;Enable (RO)<br/>This&#160;bit enables ECC checking&#160;on&#160;the&#160;cache data bus.&#160;ECC is&#160;always&#160;</p>
<p style="position:absolute;top:701px;left:417px;white-space:nowrap" class="ft08">generated on write cycles.&#160;<br/>0 =&#160;&#160;Disabled&#160;(default)<br/>1 =&#160;&#160;Enabled<br/>For&#160;the&#160;Pentium M&#160;processor,&#160;ECC checking&#160;on&#160;the&#160;cache data&#160;bus is&#160;</p>
<p style="position:absolute;top:778px;left:417px;white-space:nowrap" class="ft02">always enabled.</p>
<p style="position:absolute;top:802px;left:186px;white-space:nowrap" class="ft02">7:6</p>
<p style="position:absolute;top:802px;left:417px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:826px;left:186px;white-space:nowrap" class="ft02">8</p>
<p style="position:absolute;top:826px;left:417px;white-space:nowrap" class="ft08">L2&#160;Enabled&#160;(R/W)&#160;<br/>1&#160;=&#160;&#160;L2&#160;cache&#160;has been&#160;initialized&#160;<br/>0 =&#160;&#160;Disabled&#160;(default)<br/>Until this bit is set the processor will&#160;not respond to&#160;the&#160;WBINVD&#160;</p>
<p style="position:absolute;top:903px;left:417px;white-space:nowrap" class="ft02">instruction or&#160;the&#160;assertion of&#160;the FLUSH# input.</p>
<p style="position:absolute;top:926px;left:186px;white-space:nowrap" class="ft02">22:9</p>
<p style="position:absolute;top:926px;left:417px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:951px;left:186px;white-space:nowrap" class="ft02">23</p>
<p style="position:absolute;top:951px;left:417px;white-space:nowrap" class="ft08">L2 Not Present (RO)&#160;<br/>0 =&#160;&#160;L2&#160;Present<br/>1 =&#160;&#160;L2&#160;Not Present</p>
<p style="position:absolute;top:1015px;left:186px;white-space:nowrap" class="ft02">63:24</p>
<p style="position:absolute;top:1015px;left:417px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:1039px;left:81px;white-space:nowrap" class="ft02">179H</p>
<p style="position:absolute;top:1039px;left:141px;white-space:nowrap" class="ft02">377</p>
<p style="position:absolute;top:1039px;left:186px;white-space:nowrap" class="ft02">IA32_MCG_CAP</p>
<p style="position:absolute;top:100px;left:275px;white-space:nowrap" class="ft03">Table 35-45. &#160;MSRs&#160;in Pentium&#160;M Processors (Contd.)</p>
<p style="position:absolute;top:124px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:124px;left:251px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:124px;left:579px;white-space:nowrap" class="ft02">Bit&#160;Description</p>
<p style="position:absolute;top:164px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
