#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan 28 21:06:02 2026
# Process ID: 10828
# Current directory: C:/FPGA/cnn_accelerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16912 C:\FPGA\cnn_accelerator\cnn_accelerator.xpr
# Log file: C:/FPGA/cnn_accelerator/vivado.log
# Journal file: C:/FPGA/cnn_accelerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA/cnn_accelerator/cnn_accelerator.xpr
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
set_property top design_1_wrapper [current_fileset]
add_files -norecurse -scan_for_includes
reorder_files -auto -disable_unused
launch_runs synth_1 -jobs 6
wait_on_run synth_1
file mkdir C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/new
close [ open C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/new/topcnn.v w ]
add_files C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/new/topcnn.v
add_files -norecurse -scan_for_includes C:/FPGA/Cnn_Hls/solution1/impl/ip/hdl/verilog/cnn_top.v
import_files -norecurse C:/FPGA/Cnn_Hls/solution1/impl/ip/hdl/verilog/cnn_top.v
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_project
create_project test_fpga C:/FPGA/test_fpga -part xc7z020clg484-1
file mkdir C:/FPGA/test_fpga/test_fpga.srcs/sources_1/new
close [ open C:/FPGA/test_fpga/test_fpga.srcs/sources_1/new/top.v w ]
add_files C:/FPGA/test_fpga/test_fpga.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
file mkdir C:/FPGA/test_fpga/test_fpga.srcs/constrs_1
file mkdir C:/FPGA/test_fpga/test_fpga.srcs/constrs_1/new
close [ open C:/FPGA/test_fpga/test_fpga.srcs/constrs_1/new/top.xdc w ]
add_files -fileset constrs_1 C:/FPGA/test_fpga/test_fpga.srcs/constrs_1/new/top.xdc
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
report_power -name {power_1}
report_utilization -name utilization_1
report_ssn -name ssn_1
report_operating_conditions -grade -return_string
report_drc -name drc_1 -ruledecks {default}
report_methodology -name ultrafast_methodology_1 -checks {PDRC-204 PDRC-190 TIMING-43 TIMING-42 TIMING-41 TIMING-40 TIMING-39 TIMING-38 TIMING-37 TIMING-36 TIMING-35 TIMING-34 TIMING-33 TIMING-32 TIMING-31 TIMING-30 TIMING-29 TIMING-28 TIMING-27 TIMING-26 TIMING-25 TIMING-24 TIMING-23 TIMING-22 TIMING-21 TIMING-20 TIMING-19 TIMING-18 TIMING-17 TIMING-16 TIMING-15 TIMING-14 TIMING-13 TIMING-12 TIMING-11 TIMING-10 TIMING-9 TIMING-8 TIMING-7 TIMING-6 TIMING-5 TIMING-4 TIMING-3 TIMING-2 TIMING-1 XDCV-2 XDCV-1 XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-54 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 REQP-1959 LUTAR-1 HPDR-1 NTCN-1 CKLD-2 CKLD-1 DPIR-1 CKBF-1 SYNTH-14 SYNTH-13 SYNTH-12 SYNTH-11 SYNTH-10 SYNTH-9 SYNTH-16 SYNTH-15 SYNTH-6 SYNTH-5 SYNTH-4}
report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
generate_target all [get_files  C:/FPGA/test_fpga/test_fpga.srcs/sources_1/bd/design_1/design_1.bd]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NONE}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
make_wrapper -files [get_files C:/FPGA/test_fpga/test_fpga.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/FPGA/test_fpga/test_fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/FPGA/test_fpga/test_fpga.srcs/sources_1/new/top.v] -no_script -reset -force -quiet
remove_files  C:/FPGA/test_fpga/test_fpga.srcs/sources_1/new/top.v
remove_files  C:/FPGA/test_fpga/test_fpga.srcs/sources_1/new/top.v
file delete -force C:/FPGA/test_fpga/test_fpga.srcs/sources_1/new/top.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file mkdir C:/FPGA/test_fpga/test_fpga.sdk
file copy -force C:/FPGA/test_fpga/test_fpga.runs/impl_1/design_1_wrapper.sysdef C:/FPGA/test_fpga/test_fpga.sdk/design_1_wrapper.hdf

file copy -force C:/FPGA/test_fpga/test_fpga.runs/impl_1/design_1_wrapper.sysdef C:/FPGA/test_fpga/design_1_wrapper.hdf

launch_sdk -workspace C:/FPGA/test_fpga -hwspec C:/FPGA/test_fpga/design_1_wrapper.hdf
