# User Guides

* Getting Started
  * [Getting started](getting_started.md)
  * [Quickstart](quickstart.md)
  * [Notes on using GitHub and local git](github_notes.md)
  * [Build software](getting_started_sw.md)
  * [Getting started with Verilator](getting_started_verilator.md)
  * [Getting started on FPGAs](getting_started_fpga.md)
    * [Obtaining an FPGA board](fpga_boards.md)
    * [Installing Xilinx Vivado](install_instructions.md#xilinx-vivado)
  * *Getting started with a design* &lt;Coming Soon&gt;
  * *Getting started with verification* &lt;Coming Soon&gt;
* [Work with hardware code in external repositories](vendor_hw.md)
* [Design Methodology](design.md)
  * Importance of Verilog Style Guide
  * Explanation of Comportability concept
  * Milestones and Tracking
  * Documentation
  * Register Tool Usage
  * Linting Methodology
  * Assertions Methodology
  * CDC Methodology
  * DFT
  * Generated Code
* *Verification Methodology* &lt;Coming Soon&gt;
  * Verification strategy overview
  * How do we define Verification completion
    * Current verification status of IP and definition of milestones
  * Tools
  * Test planning
  * Progress and tracking
  * Code coverage output
    * How do we report status
  * Overview of in-tree helper classes, test benches, etc.
* *Validation Methodology* &lt;Coming Soon&gt;
  * How to download bit stream
  * What tests exist today
  * How to run tests
  * How does this differ from verification
  * How to add tests
* [List of Top-Level Designs](system_list.md)
