# VLSI-SoC-Design-and-Planning-Training---VSD

## #**Day 1 Labs**
Synthesis of picorv32a Completed: 

![image alt](https://github.com/brett3182/VLSI-SoC-Design-and-Planning-Training---VSD/blob/main/images/Synthesis%20Successful.png?raw=true) 

Report and Flop-ratio: 
![image alt](https://github.com/brett3182/VLSI-SoC-Design-and-Planning-Training---VSD/blob/main/images/Flop%20ratio.png?raw=true) 

<p><strong>Flop Ratio</strong> = <sup>Number of D Flip Flops</sup>&frasl;<sub>Number of Cells</sub></p>
<p>= <sup>1613</sup>&frasl;<sub>14876</sub></p>
<p>= 0.1084</p>

