;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SPL @100, 23
	ADD @80, -79
	SPL 0, <791
	CMP @127, 106
	SLT 121, 0
	MOV #16, @400
	MOV <-21, @0
	JMN @111, 129
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 106
	SUB 816, @-618
	SUB #0, -79
	SLT @-1, @-18
	SPL <-1, #-8
	MOV #16, @400
	ADD 270, 60
	ADD 270, 68
	JMN @111, 129
	SPL -7, @-20
	MOV -7, <-20
	MOV -7, <-20
	SPL -7, @-20
	SPL <-1, #-18
	SUB @127, 106
	JMN @16, #400
	ADD 270, 60
	MOV #16, @420
	SLT 20, @12
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <792
	MOV #16, @420
	MOV #16, @420
	SUB #-305, 190
	SUB #-305, 190
	JMN @111, 129
	SPL <-1, #-18
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <792
	JMZ 110, 290
	JMZ 110, 290
	DJN -1, @-20
	ADD @0, @2
	MOV -7, <-20
	DJN -1, @-20
