# MIPS-Single-Cycle-in-Verilog
A Verilog implementation of a MIPS single cycle processor
