

================================================================
== Vivado HLS Report for 'ov7670_memcpy'
================================================================
* Date:           Fri Oct  9 15:06:25 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        lettura_memcpy
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     99.00|        1.00|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    8|    2|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	9  / (!brmerge) | (!or_cond) | (!href_V_read)
	3  / (brmerge & or_cond & href_V_read)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_in_read = call i8 @_ssdm_op_Read.ap_none.i8(i8 %data_in)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_in_assign = alloca i8, align 1"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "store volatile i8 %data_in_read, i8* %data_in_assign, align 1"

 <State 2> : 3.46ns
ST_2 : Operation 13 [1/1] (1.00ns)   --->   "%data_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %data_out)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%vsync_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %vsync_V)"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%href_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %href_V)"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i32 %data_out_read to i34"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !41"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %data_in), !map !47"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %href_V), !map !53"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %vsync_V), !map !57"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %line_valid_V), !map !61"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %frame_valid_V), !map !65"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @ov7670_memcpy_str) nounwind"
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%data_in_assign_load = load volatile i8* %data_in_assign, align 1" [lettura_memcpy/lettura_memcpy.cpp:9]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %data_in, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:9]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %href_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:10]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %vsync_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:11]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %line_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:12]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %frame_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:13]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:15]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %data_out, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:15]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:16]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%count_lines_load = load i32* @count_lines, align 4" [lettura_memcpy/lettura_memcpy.cpp:22]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @count_lines, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:22]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @count_readings, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:23]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%first_load = load i1* @first, align 1" [lettura_memcpy/lettura_memcpy.cpp:24]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @first, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:24]
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node brmerge)   --->   "%p_not1 = xor i1 %first_load, true" [lettura_memcpy/lettura_memcpy.cpp:26]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.33ns) (out node of the LUT)   --->   "%brmerge = or i1 %vsync_V_read, %p_not1" [lettura_memcpy/lettura_memcpy.cpp:26]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %brmerge, label %._crit_edge, label %1" [lettura_memcpy/lettura_memcpy.cpp:26]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)" [lettura_memcpy/lettura_memcpy.cpp:28]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [lettura_memcpy/lettura_memcpy.cpp:29]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br label %12" [lettura_memcpy/lettura_memcpy.cpp:31]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "store i1 false, i1* @first, align 1" [lettura_memcpy/lettura_memcpy.cpp:33]
ST_2 : Operation 45 [1/1] (0.33ns)   --->   "%p_not = xor i1 %vsync_V_read, true" [lettura_memcpy/lettura_memcpy.cpp:35]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.11ns)   --->   "%tmp_2 = icmp ult i32 %count_lines_load, 480" [lettura_memcpy/lettura_memcpy.cpp:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.33ns)   --->   "%or_cond = and i1 %tmp_2, %p_not" [lettura_memcpy/lettura_memcpy.cpp:35]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %2, label %8" [lettura_memcpy/lettura_memcpy.cpp:35]
ST_2 : Operation 49 [1/1] (1.11ns)   --->   "%tmp_3 = icmp eq i32 %count_lines_load, 480" [lettura_memcpy/lettura_memcpy.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.33ns)   --->   "%or_cond1 = and i1 %tmp_3, %p_not" [lettura_memcpy/lettura_memcpy.cpp:57]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)" [lettura_memcpy/lettura_memcpy.cpp:59]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %or_cond1, label %10, label %9" [lettura_memcpy/lettura_memcpy.cpp:57]
ST_2 : Operation 53 [1/1] (0.75ns)   --->   "store i32 0, i32* @count_lines, align 4" [lettura_memcpy/lettura_memcpy.cpp:64]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %10"
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %11"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 true)" [lettura_memcpy/lettura_memcpy.cpp:38]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%count_readings_load = load i32* @count_readings, align 4" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %href_V_read, label %3, label %4" [lettura_memcpy/lettura_memcpy.cpp:39]
ST_2 : Operation 59 [1/1] (1.11ns)   --->   "%tmp_9 = icmp eq i32 %count_readings_load, 1280" [lettura_memcpy/lettura_memcpy.cpp:48]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [lettura_memcpy/lettura_memcpy.cpp:50]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %5, label %6" [lettura_memcpy/lettura_memcpy.cpp:48]
ST_2 : Operation 62 [1/1] (0.75ns)   --->   "store i32 0, i32* @count_readings, align 4" [lettura_memcpy/lettura_memcpy.cpp:51]
ST_2 : Operation 63 [1/1] (1.20ns)   --->   "%tmp_s = add i32 %count_lines_load, 1" [lettura_memcpy/lettura_memcpy.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.75ns)   --->   "store i32 %tmp_s, i32* @count_lines, align 4" [lettura_memcpy/lettura_memcpy.cpp:52]
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %6" [lettura_memcpy/lettura_memcpy.cpp:53]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %7"
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %count_lines_load to i9" [lettura_memcpy/lettura_memcpy.cpp:22]
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %tmp_1, i10 0)" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i19 %p_shl to i20" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl1 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_1, i8 0)" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i17 %p_shl1 to i20" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 72 [1/1] (1.05ns)   --->   "%tmp1 = add i20 %p_shl_cast, %p_shl1_cast" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i20 %tmp1 to i32" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 74 [1/1] (1.20ns)   --->   "%tmp_6 = add i32 %tmp1_cast, %count_readings_load" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i32 %tmp_6 to i34" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 76 [1/1] (1.20ns)   --->   "%data_out2_sum = add i34 %tmp_1_cast, %tmp_7_cast" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%data_out2_sum_cast = sext i34 %data_out2_sum to i64" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr inbounds i8* %gmem, i64 %data_out2_sum_cast" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 79 [1/1] (1.20ns)   --->   "%tmp_8 = add i32 1, %count_readings_load" [lettura_memcpy/lettura_memcpy.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.75ns)   --->   "store i32 %tmp_8, i32* @count_readings, align 4" [lettura_memcpy/lettura_memcpy.cpp:46]

 <State 3> : 99.00ns
ST_3 : Operation 81 [1/1] (99.0ns)   --->   "%gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_addr, i32 1)" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 99.00ns
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp = load volatile i8* %data_in_assign, align 1" [lettura_memcpy/lettura_memcpy.cpp:41]
ST_4 : Operation 83 [1/1] (99.0ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_addr, i8 %tmp, i1 true)" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 99.00ns
ST_5 : Operation 84 [5/5] (99.0ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 99.00ns
ST_6 : Operation 85 [4/5] (99.0ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 99.00ns
ST_7 : Operation 86 [3/5] (99.0ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 99.00ns
ST_8 : Operation 87 [2/5] (99.0ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 99.00ns
ST_9 : Operation 88 [1/5] (99.0ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 true)" [lettura_memcpy/lettura_memcpy.cpp:45]
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br label %7" [lettura_memcpy/lettura_memcpy.cpp:47]
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br label %11" [lettura_memcpy/lettura_memcpy.cpp:56]
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br label %12" [lettura_memcpy/lettura_memcpy.cpp:66]
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [lettura_memcpy/lettura_memcpy.cpp:67]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 1ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.46ns
The critical path consists of the following:
	'load' operation ('count_lines_load', lettura_memcpy/lettura_memcpy.cpp:22) on static variable 'count_lines' [34]  (0 ns)
	'add' operation ('tmp1', lettura_memcpy/lettura_memcpy.cpp:42) [84]  (1.05 ns)
	'add' operation ('tmp_6', lettura_memcpy/lettura_memcpy.cpp:42) [86]  (1.2 ns)
	'add' operation ('data_out2_sum', lettura_memcpy/lettura_memcpy.cpp:42) [88]  (1.2 ns)

 <State 3>: 99ns
The critical path consists of the following:
	bus request on port 'gmem' (lettura_memcpy/lettura_memcpy.cpp:42) [91]  (99 ns)

 <State 4>: 99ns
The critical path consists of the following:
	'load' operation ('tmp', lettura_memcpy/lettura_memcpy.cpp:41) on local variable 'data_in' [78]  (0 ns)
	bus write on port 'gmem' (lettura_memcpy/lettura_memcpy.cpp:42) [92]  (99 ns)

 <State 5>: 99ns
The critical path consists of the following:
	bus access on port 'gmem' (lettura_memcpy/lettura_memcpy.cpp:42) [93]  (99 ns)

 <State 6>: 99ns
The critical path consists of the following:
	bus access on port 'gmem' (lettura_memcpy/lettura_memcpy.cpp:42) [93]  (99 ns)

 <State 7>: 99ns
The critical path consists of the following:
	bus access on port 'gmem' (lettura_memcpy/lettura_memcpy.cpp:42) [93]  (99 ns)

 <State 8>: 99ns
The critical path consists of the following:
	bus access on port 'gmem' (lettura_memcpy/lettura_memcpy.cpp:42) [93]  (99 ns)

 <State 9>: 99ns
The critical path consists of the following:
	bus access on port 'gmem' (lettura_memcpy/lettura_memcpy.cpp:42) [93]  (99 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
