|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   1  |
|------------------------------------------------------------------------------|
|  D:.../Github/youtube-3w-crosstalk/Schematic and PCB/crosstallk_pcb.brd      |
|                                                    Tue May 11 16:05:55 2021  |
|------------------------------------------------------------------------------|
| NET CHANGES                                                                  |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|   net  name |  type of change |    pin_id     |   x   |   y   |   to  net    |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
  EXAMPLE2_SIG1 pins ADDED TO this new net
                                 U5.4                           
                                 U6.2                           
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  EXAMPLE2_SIG2 pins ADDED TO this new net
                                 U7.4                           
                                 U8.2                           
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  EXAMPLE3_SIG1 pins ADDED TO this new net
                                 U9.4                           
                                 U10.2                          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  EXAMPLE3_SIG2 pins ADDED TO this new net
                                 U11.4                          
                                 U12.2                          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  GND          pins ADDED TO this existing net (pins not previously on any net)
                                 U5.3                           
                                 U6.3                           
                                 U7.3                           
                                 U8.3                           
                                 U9.3                           
                                 U10.3                          
                                 U11.3                          
                                 U12.3                          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  SIG1         net RENAMED (to net name listed on right)           EXAMPLE1_SIG1 
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  SIG2         net RENAMED (to net name listed on right)           EXAMPLE1_SIG2 
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  VCC          pins ADDED TO this existing net (pins not previously on any net)
                                 U5.6                           
                                 U6.6                           
                                 U7.6                           
                                 U8.6                           
                                 U9.6                           
                                 U10.6                          
                                 U11.6                          
                                 U12.6                          
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   2  |
|------------------------------------------------------------------------------|
|  D:.../Github/youtube-3w-crosstalk/Schematic and PCB/crosstallk_pcb.brd      |
|                                                    Tue May 11 16:05:55 2021  |
|------------------------------------------------------------------------------|
| COMPONENTS ADDED to design                                                   |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|    ref des        |    device type                                           |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 U5                  SN74LVC1G17DSFR_DSF_SN74LVC1G17DSFR 
 U6                  SN74LVC1G17DSFR_DSF_SN74LVC1G17DSFR 
 U7                  SN74LVC1G17DSFR_DSF_SN74LVC1G17DSFR 
 U8                  SN74LVC1G17DSFR_DSF_SN74LVC1G17DSFR 
 U9                  SN74LVC1G17DSFR_DSF_SN74LVC1G17DSFR 
 U10                 SN74LVC1G17DSFR_DSF_SN74LVC1G17DSFR 
 U11                 SN74LVC1G17DSFR_DSF_SN74LVC1G17DSFR 
 U12                 SN74LVC1G17DSFR_DSF_SN74LVC1G17DSFR 
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   3  |
|------------------------------------------------------------------------------|
|  D:.../Github/youtube-3w-crosstalk/Schematic and PCB/crosstallk_pcb.brd      |
|                                                    Tue May 11 16:05:55 2021  |
|------------------------------------------------------------------------------|
| SLOT PROPERTIES added to design                                              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|   slot_id    |   x   |   y   |   property   |             value              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 U5.4                           PRIM_FILE      .\pstchip.dat
 U6.4                           PRIM_FILE      .\pstchip.dat
 U7.4                           PRIM_FILE      .\pstchip.dat
 U8.4                           PRIM_FILE      .\pstchip.dat
 U9.4                           PRIM_FILE      .\pstchip.dat
 U10.4                          PRIM_FILE      .\pstchip.dat
 U11.4                          PRIM_FILE      .\pstchip.dat
 U12.4                          PRIM_FILE      .\pstchip.dat
|------------------------------------------------------------------------------|
|       Nets changed          :      26                                        |
|       Components added      :       8                                        |
|       Slot property added   :       8                                        |
|                                                                              |
|   Total ECO changes reported:      42                                        |
|------------------------------------------------------------------------------|
