// Seed: 737895305
module module_0 (
    output uwire id_0,
    output uwire void id_1,
    input wor id_2,
    output uwire id_3,
    input uwire id_4,
    input wor id_5,
    output uwire id_6,
    output tri id_7,
    input wand id_8,
    input wire id_9,
    output wor id_10,
    input supply0 id_11
);
  wire id_13, id_14;
  parameter id_15 = -1;
  wire  id_16;
  logic id_17;
  assign id_17 = -1;
  always $unsigned(83);
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd97,
    parameter id_4 = 32'd83
) (
    input supply0 _id_0,
    output supply0 id_1,
    input supply1 id_2[id_0  ==  1 : id_4],
    output supply0 id_3,
    input wor _id_4
);
  logic id_6;
  assign id_6 = 1;
  wire id_7;
  ;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
