// Seed: 3643481271
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[1] = -1;
  parameter id_10 = 1;
  wor id_11 = 1;
  parameter id_12 = id_10.id_10;
  assign id_4[1'b0] = id_7;
  assign id_11 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd9,
    parameter id_4 = 32'd27,
    parameter id_8 = 32'd67
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire _id_8;
  output wand id_7;
  output wire id_6;
  output wire id_5;
  input wire _id_4;
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  wire [(  -1  ) : 1 'h0 ==  1] id_11;
  logic [id_4 : id_2] id_12;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_12,
      id_12,
      id_3,
      id_5,
      id_11,
      id_10,
      id_1
  );
  assign id_12[id_8] = 1;
  wire id_13;
  assign id_12[id_2] = -1;
  logic [-1  -  -1 'h0 : id_8] id_14;
  logic id_15;
  nand primCall (id_1, id_11, id_10, id_3, id_9);
endmodule
