{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 15:33:10 2022 " "Info: Processing started: Wed Mar 23 15:33:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hour_count -c hour_count " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hour_count -c hour_count" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hour_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour_count-art " "Info: Found design unit 1: hour_count-art" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hour_count " "Info: Found entity 1: hour_count" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "hour_count " "Info: Elaborating entity \"hour_count\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cout3 hour_count.vhd(10) " "Warning (10541): VHDL Signal Declaration warning at hour_count.vhd(10): used implicit default value for signal \"Cout3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt1 hour_count.vhd(17) " "Warning (10631): VHDL Process Statement warning at hour_count.vhd(17): inferring latch(es) for signal or variable \"cnt1\", which holds its previous value in one or more paths through the process" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt0 hour_count.vhd(17) " "Warning (10631): VHDL Process Statement warning at hour_count.vhd(17): inferring latch(es) for signal or variable \"cnt0\", which holds its previous value in one or more paths through the process" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt0\[0\] hour_count.vhd(20) " "Info (10041): Inferred latch for \"cnt0\[0\]\" at hour_count.vhd(20)" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt0\[1\] hour_count.vhd(20) " "Info (10041): Inferred latch for \"cnt0\[1\]\" at hour_count.vhd(20)" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt0\[2\] hour_count.vhd(20) " "Info (10041): Inferred latch for \"cnt0\[2\]\" at hour_count.vhd(20)" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt0\[3\] hour_count.vhd(20) " "Info (10041): Inferred latch for \"cnt0\[3\]\" at hour_count.vhd(20)" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt1\[0\] hour_count.vhd(20) " "Info (10041): Inferred latch for \"cnt1\[0\]\" at hour_count.vhd(20)" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt1\[1\] hour_count.vhd(20) " "Info (10041): Inferred latch for \"cnt1\[1\]\" at hour_count.vhd(20)" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt1\[2\] hour_count.vhd(20) " "Info (10041): Inferred latch for \"cnt1\[2\]\" at hour_count.vhd(20)" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt1\[3\] hour_count.vhd(20) " "Info (10041): Inferred latch for \"cnt1\[3\]\" at hour_count.vhd(20)" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cnt1\[0\] " "Warning: Latch cnt1\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt1\[0\]" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cnt1\[1\] " "Warning: Latch cnt1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_0~0 " "Warning: Ports D and ENA on the latch are fed by the same signal process_0~0" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cnt1\[2\] " "Warning: Latch cnt1\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt1\[2\]" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cnt1\[3\] " "Warning: Latch cnt1\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt1\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt1\[3\]" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Cout3 GND " "Warning (13410): Pin \"Cout3\" is stuck at GND" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Info: Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Info: Implemented 20 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 15:33:11 2022 " "Info: Processing ended: Wed Mar 23 15:33:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 15:33:12 2022 " "Info: Processing started: Wed Mar 23 15:33:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hour_count -c hour_count " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off hour_count -c hour_count" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "hour_count EP2S15F484C5 " "Info: Selected device EP2S15F484C5 for design \"hour_count\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "Warning: No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cout3 " "Info: Pin Cout3 not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { Cout3 } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 10 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "h\[0\] " "Info: Pin h\[0\] not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { h[0] } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { h[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "h\[1\] " "Info: Pin h\[1\] not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { h[1] } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { h[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "h\[2\] " "Info: Pin h\[2\] not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { h[2] } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { h[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "h\[3\] " "Info: Pin h\[3\] not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { h[3] } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { h[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l\[0\] " "Info: Pin l\[0\] not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { l[0] } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { l[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l\[1\] " "Info: Pin l\[1\] not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { l[1] } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { l[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l\[2\] " "Info: Pin l\[2\] not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { l[2] } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { l[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l\[3\] " "Info: Pin l\[3\] not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { l[3] } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { l[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cout2 " "Info: Pin Cout2 not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { Cout2 } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr " "Info: Pin clr not assigned to an exact location on the device" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { clr } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 8 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt1\[3\]~7  " "Info: Automatically promoted node cnt1\[3\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3]~7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 2 9 0 " "Info: Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 2 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.638 ns register register " "Info: Estimated most critical path is register to register delay of 1.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt1\[3\] 1 REG LAB_X22_Y26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y26; Fanout = 3; REG Node = 'cnt1\[3\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[3] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.364 ns) 0.546 ns process_0~1 2 COMB LAB_X22_Y26 4 " "Info: 2: + IC(0.182 ns) + CELL(0.364 ns) = 0.546 ns; Loc. = LAB_X22_Y26; Fanout = 4; COMB Node = 'process_0~1'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { cnt1[3] process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.071 ns) 1.092 ns cnt0~10 3 COMB LAB_X22_Y26 1 " "Info: 3: + IC(0.475 ns) + CELL(0.071 ns) = 1.092 ns; Loc. = LAB_X22_Y26; Fanout = 1; COMB Node = 'cnt0~10'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { process_0~1 cnt0~10 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.364 ns) 1.638 ns cnt0\[2\] 4 REG LAB_X22_Y26 5 " "Info: 4: + IC(0.182 ns) + CELL(0.364 ns) = 1.638 ns; Loc. = LAB_X22_Y26; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { cnt0~10 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.799 ns ( 48.78 % ) " "Info: Total cell delay = 0.799 ns ( 48.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.839 ns ( 51.22 % ) " "Info: Total interconnect delay = 0.839 ns ( 51.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { cnt1[3] process_0~1 cnt0~10 cnt0[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cout3 0 " "Info: Pin \"Cout3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h\[0\] 0 " "Info: Pin \"h\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h\[1\] 0 " "Info: Pin \"h\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h\[2\] 0 " "Info: Pin \"h\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h\[3\] 0 " "Info: Pin \"h\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l\[0\] 0 " "Info: Pin \"l\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l\[1\] 0 " "Info: Pin \"l\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l\[2\] 0 " "Info: Pin \"l\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l\[3\] 0 " "Info: Pin \"l\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Cout3 GND " "Info: Pin Cout3 has GND driving its datain port" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/pin_planner.ppl" { Cout3 } } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 10 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 15:33:16 2022 " "Info: Processing ended: Wed Mar 23 15:33:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 15:33:18 2022 " "Info: Processing started: Wed Mar 23 15:33:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hour_count -c hour_count " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off hour_count -c hour_count" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 15:33:19 2022 " "Info: Processing ended: Wed Mar 23 15:33:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 15:33:20 2022 " "Info: Processing started: Wed Mar 23 15:33:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hour_count -c hour_count --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hour_count -c hour_count --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[3\] " "Warning: Node \"cnt0\[3\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[0\] " "Warning: Node \"cnt1\[0\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[2\] " "Warning: Node \"cnt1\[2\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[3\] " "Warning: Node \"cnt1\[3\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[1\] " "Warning: Node \"cnt0\[1\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[2\] " "Warning: Node \"cnt0\[2\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[0\] " "Warning: Node \"cnt0\[0\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[1\] " "Warning: Node \"cnt1\[1\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Cout2 " "Info: Assuming node \"Cout2\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cnt1\[1\] " "Info: Detected ripple clock \"cnt1\[1\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[0\] " "Info: Detected ripple clock \"cnt0\[0\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[2\] " "Info: Detected ripple clock \"cnt0\[2\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[1\] " "Info: Detected ripple clock \"cnt0\[1\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[3\] " "Info: Detected ripple clock \"cnt1\[3\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[2\] " "Info: Detected ripple clock \"cnt1\[2\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[0\] " "Info: Detected ripple clock \"cnt1\[0\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[3\] " "Info: Detected ripple clock \"cnt0\[3\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~0 " "Info: Detected gated clock \"LessThan0~0\" as buffer" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cnt1\[3\]~7 " "Info: Detected gated clock \"cnt1\[3\]~7\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[3\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~2 " "Info: Detected gated clock \"process_0~2\" as buffer" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~1 " "Info: Detected gated clock \"process_0~1\" as buffer" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Cout2 register cnt1\[0\] register cnt0\[2\] 144.07 MHz 6.941 ns Internal " "Info: Clock \"Cout2\" has Internal fmax of 144.07 MHz between source register \"cnt1\[0\]\" and destination register \"cnt0\[2\]\" (period= 6.941 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.421 ns + Longest register register " "Info: + Longest register to register delay is 1.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt1\[0\] 1 REG LCCOMB_X22_Y26_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y26_N16; Fanout = 6; REG Node = 'cnt1\[0\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.306 ns) 0.685 ns process_0~1 2 COMB LCCOMB_X22_Y26_N20 4 " "Info: 2: + IC(0.379 ns) + CELL(0.306 ns) = 0.685 ns; Loc. = LCCOMB_X22_Y26_N20; Fanout = 4; COMB Node = 'process_0~1'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { cnt1[0] process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.071 ns) 1.063 ns cnt0~10 3 COMB LCCOMB_X22_Y26_N26 1 " "Info: 3: + IC(0.307 ns) + CELL(0.071 ns) = 1.063 ns; Loc. = LCCOMB_X22_Y26_N26; Fanout = 1; COMB Node = 'cnt0~10'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { process_0~1 cnt0~10 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.071 ns) 1.421 ns cnt0\[2\] 4 REG LCCOMB_X22_Y26_N22 5 " "Info: 4: + IC(0.287 ns) + CELL(0.071 ns) = 1.421 ns; Loc. = LCCOMB_X22_Y26_N22; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { cnt0~10 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.448 ns ( 31.53 % ) " "Info: Total cell delay = 0.448 ns ( 31.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 68.47 % ) " "Info: Total interconnect delay = 0.973 ns ( 68.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { cnt1[0] process_0~1 cnt0~10 cnt0[2] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "1.421 ns" { cnt1[0] {} process_0~1 {} cnt0~10 {} cnt0[2] {} } { 0.000ns 0.379ns 0.307ns 0.287ns } { 0.000ns 0.306ns 0.071ns 0.071ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.190 ns - Smallest " "Info: - Smallest clock skew is -4.190 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cout2 destination 2.861 ns + Shortest register " "Info: + Shortest clock path from clock \"Cout2\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.073 ns) 1.073 ns Cout2 1 CLK PIN_B13 5 " "Info: 1: + IC(0.000 ns) + CELL(1.073 ns) = 1.073 ns; Loc. = PIN_B13; Fanout = 5; CLK Node = 'Cout2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.302 ns) 2.861 ns cnt0\[2\] 2 REG LCCOMB_X22_Y26_N22 5 " "Info: 2: + IC(1.486 ns) + CELL(0.302 ns) = 2.861 ns; Loc. = LCCOMB_X22_Y26_N22; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.375 ns ( 48.06 % ) " "Info: Total cell delay = 1.375 ns ( 48.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.486 ns ( 51.94 % ) " "Info: Total interconnect delay = 1.486 ns ( 51.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} } { 0.000ns 0.000ns 1.486ns } { 0.000ns 1.073ns 0.302ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cout2 source 7.051 ns - Longest register " "Info: - Longest clock path from clock \"Cout2\" to source register is 7.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.073 ns) 1.073 ns Cout2 1 CLK PIN_B13 5 " "Info: 1: + IC(0.000 ns) + CELL(1.073 ns) = 1.073 ns; Loc. = PIN_B13; Fanout = 5; CLK Node = 'Cout2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.302 ns) 2.861 ns cnt0\[2\] 2 REG LCCOMB_X22_Y26_N22 5 " "Info: 2: + IC(1.486 ns) + CELL(0.302 ns) = 2.861 ns; Loc. = LCCOMB_X22_Y26_N22; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.306 ns) 3.682 ns process_0~2 3 COMB LCCOMB_X22_Y26_N0 3 " "Info: 3: + IC(0.515 ns) + CELL(0.306 ns) = 3.682 ns; Loc. = LCCOMB_X22_Y26_N0; Fanout = 3; COMB Node = 'process_0~2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { cnt0[2] process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.464 ns) 4.501 ns cnt1\[3\]~7 4 COMB LCCOMB_X22_Y26_N4 1 " "Info: 4: + IC(0.355 ns) + CELL(0.464 ns) = 4.501 ns; Loc. = LCCOMB_X22_Y26_N4; Fanout = 1; COMB Node = 'cnt1\[3\]~7'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { process_0~2 cnt1[3]~7 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.000 ns) 5.745 ns cnt1\[3\]~7clkctrl 5 COMB CLKCTRL_G14 4 " "Info: 5: + IC(1.244 ns) + CELL(0.000 ns) = 5.745 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'cnt1\[3\]~7clkctrl'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { cnt1[3]~7 cnt1[3]~7clkctrl } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.071 ns) 7.051 ns cnt1\[0\] 6 REG LCCOMB_X22_Y26_N16 6 " "Info: 6: + IC(1.235 ns) + CELL(0.071 ns) = 7.051 ns; Loc. = LCCOMB_X22_Y26_N16; Fanout = 6; REG Node = 'cnt1\[0\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { cnt1[3]~7clkctrl cnt1[0] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.216 ns ( 31.43 % ) " "Info: Total cell delay = 2.216 ns ( 31.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.835 ns ( 68.57 % ) " "Info: Total interconnect delay = 4.835 ns ( 68.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.051 ns" { Cout2 cnt0[2] process_0~2 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[0] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.051 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} process_0~2 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[0] {} } { 0.000ns 0.000ns 1.486ns 0.515ns 0.355ns 1.244ns 1.235ns } { 0.000ns 1.073ns 0.302ns 0.306ns 0.464ns 0.000ns 0.071ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} } { 0.000ns 0.000ns 1.486ns } { 0.000ns 1.073ns 0.302ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.051 ns" { Cout2 cnt0[2] process_0~2 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[0] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.051 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} process_0~2 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[0] {} } { 0.000ns 0.000ns 1.486ns 0.515ns 0.355ns 1.244ns 1.235ns } { 0.000ns 1.073ns 0.302ns 0.306ns 0.464ns 0.000ns 0.071ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.330 ns + " "Info: + Micro setup delay of destination is 1.330 ns" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { cnt1[0] process_0~1 cnt0~10 cnt0[2] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "1.421 ns" { cnt1[0] {} process_0~1 {} cnt0~10 {} cnt0[2] {} } { 0.000ns 0.379ns 0.307ns 0.287ns } { 0.000ns 0.306ns 0.071ns 0.071ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} } { 0.000ns 0.000ns 1.486ns } { 0.000ns 1.073ns 0.302ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.051 ns" { Cout2 cnt0[2] process_0~2 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[0] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.051 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} process_0~2 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[0] {} } { 0.000ns 0.000ns 1.486ns 0.515ns 0.355ns 1.244ns 1.235ns } { 0.000ns 1.073ns 0.302ns 0.306ns 0.464ns 0.000ns 0.071ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Cout2 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"Cout2\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cnt0\[1\] cnt1\[1\] Cout2 2.747 ns " "Info: Found hold time violation between source  pin or register \"cnt0\[1\]\" and destination pin or register \"cnt1\[1\]\" for clock \"Cout2\" (Hold time is 2.747 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.413 ns + Largest " "Info: + Largest clock skew is 4.413 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cout2 destination 7.054 ns + Longest register " "Info: + Longest clock path from clock \"Cout2\" to destination register is 7.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.073 ns) 1.073 ns Cout2 1 CLK PIN_B13 5 " "Info: 1: + IC(0.000 ns) + CELL(1.073 ns) = 1.073 ns; Loc. = PIN_B13; Fanout = 5; CLK Node = 'Cout2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.302 ns) 2.861 ns cnt0\[2\] 2 REG LCCOMB_X22_Y26_N22 5 " "Info: 2: + IC(1.486 ns) + CELL(0.302 ns) = 2.861 ns; Loc. = LCCOMB_X22_Y26_N22; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.306 ns) 3.682 ns process_0~2 3 COMB LCCOMB_X22_Y26_N0 3 " "Info: 3: + IC(0.515 ns) + CELL(0.306 ns) = 3.682 ns; Loc. = LCCOMB_X22_Y26_N0; Fanout = 3; COMB Node = 'process_0~2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { cnt0[2] process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.464 ns) 4.501 ns cnt1\[3\]~7 4 COMB LCCOMB_X22_Y26_N4 1 " "Info: 4: + IC(0.355 ns) + CELL(0.464 ns) = 4.501 ns; Loc. = LCCOMB_X22_Y26_N4; Fanout = 1; COMB Node = 'cnt1\[3\]~7'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { process_0~2 cnt1[3]~7 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.000 ns) 5.745 ns cnt1\[3\]~7clkctrl 5 COMB CLKCTRL_G14 4 " "Info: 5: + IC(1.244 ns) + CELL(0.000 ns) = 5.745 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'cnt1\[3\]~7clkctrl'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { cnt1[3]~7 cnt1[3]~7clkctrl } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.071 ns) 7.054 ns cnt1\[1\] 6 REG LCCOMB_X22_Y26_N8 6 " "Info: 6: + IC(1.238 ns) + CELL(0.071 ns) = 7.054 ns; Loc. = LCCOMB_X22_Y26_N8; Fanout = 6; REG Node = 'cnt1\[1\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.216 ns ( 31.41 % ) " "Info: Total cell delay = 2.216 ns ( 31.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.838 ns ( 68.59 % ) " "Info: Total interconnect delay = 4.838 ns ( 68.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.054 ns" { Cout2 cnt0[2] process_0~2 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.054 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} process_0~2 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[1] {} } { 0.000ns 0.000ns 1.486ns 0.515ns 0.355ns 1.244ns 1.238ns } { 0.000ns 1.073ns 0.302ns 0.306ns 0.464ns 0.000ns 0.071ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cout2 source 2.641 ns - Shortest register " "Info: - Shortest clock path from clock \"Cout2\" to source register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.073 ns) 1.073 ns Cout2 1 CLK PIN_B13 5 " "Info: 1: + IC(0.000 ns) + CELL(1.073 ns) = 1.073 ns; Loc. = PIN_B13; Fanout = 5; CLK Node = 'Cout2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.071 ns) 2.641 ns cnt0\[1\] 2 REG LCCOMB_X21_Y26_N20 6 " "Info: 2: + IC(1.497 ns) + CELL(0.071 ns) = 2.641 ns; Loc. = LCCOMB_X21_Y26_N20; Fanout = 6; REG Node = 'cnt0\[1\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { Cout2 cnt0[1] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.144 ns ( 43.32 % ) " "Info: Total cell delay = 1.144 ns ( 43.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.497 ns ( 56.68 % ) " "Info: Total interconnect delay = 1.497 ns ( 56.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { Cout2 cnt0[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { Cout2 {} Cout2~combout {} cnt0[1] {} } { 0.000ns 0.000ns 1.497ns } { 0.000ns 1.073ns 0.071ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.054 ns" { Cout2 cnt0[2] process_0~2 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.054 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} process_0~2 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[1] {} } { 0.000ns 0.000ns 1.486ns 0.515ns 0.355ns 1.244ns 1.238ns } { 0.000ns 1.073ns 0.302ns 0.306ns 0.464ns 0.000ns 0.071ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { Cout2 cnt0[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { Cout2 {} Cout2~combout {} cnt0[1] {} } { 0.000ns 0.000ns 1.497ns } { 0.000ns 1.073ns 0.071ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.666 ns - Shortest register register " "Info: - Shortest register to register delay is 1.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt0\[1\] 1 REG LCCOMB_X21_Y26_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y26_N20; Fanout = 6; REG Node = 'cnt0\[1\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[1] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.071 ns) 0.542 ns process_0~2 2 COMB LCCOMB_X22_Y26_N0 3 " "Info: 2: + IC(0.471 ns) + CELL(0.071 ns) = 0.542 ns; Loc. = LCCOMB_X22_Y26_N0; Fanout = 3; COMB Node = 'process_0~2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { cnt0[1] process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.071 ns) 0.908 ns cnt1\[1\]~8 3 COMB LCCOMB_X22_Y26_N10 1 " "Info: 3: + IC(0.295 ns) + CELL(0.071 ns) = 0.908 ns; Loc. = LCCOMB_X22_Y26_N10; Fanout = 1; COMB Node = 'cnt1\[1\]~8'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { process_0~2 cnt1[1]~8 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.306 ns) 1.666 ns cnt1\[1\] 4 REG LCCOMB_X22_Y26_N8 6 " "Info: 4: + IC(0.452 ns) + CELL(0.306 ns) = 1.666 ns; Loc. = LCCOMB_X22_Y26_N8; Fanout = 6; REG Node = 'cnt1\[1\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { cnt1[1]~8 cnt1[1] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.448 ns ( 26.89 % ) " "Info: Total cell delay = 0.448 ns ( 26.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 73.11 % ) " "Info: Total interconnect delay = 1.218 ns ( 73.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { cnt0[1] process_0~2 cnt1[1]~8 cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "1.666 ns" { cnt0[1] {} process_0~2 {} cnt1[1]~8 {} cnt1[1] {} } { 0.000ns 0.471ns 0.295ns 0.452ns } { 0.000ns 0.071ns 0.071ns 0.306ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.054 ns" { Cout2 cnt0[2] process_0~2 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.054 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} process_0~2 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[1] {} } { 0.000ns 0.000ns 1.486ns 0.515ns 0.355ns 1.244ns 1.238ns } { 0.000ns 1.073ns 0.302ns 0.306ns 0.464ns 0.000ns 0.071ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { Cout2 cnt0[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { Cout2 {} Cout2~combout {} cnt0[1] {} } { 0.000ns 0.000ns 1.497ns } { 0.000ns 1.073ns 0.071ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { cnt0[1] process_0~2 cnt1[1]~8 cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "1.666 ns" { cnt0[1] {} process_0~2 {} cnt1[1]~8 {} cnt1[1] {} } { 0.000ns 0.471ns 0.295ns 0.452ns } { 0.000ns 0.071ns 0.071ns 0.306ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Cout2 h\[1\] cnt1\[1\] 13.054 ns register " "Info: tco from clock \"Cout2\" to destination pin \"h\[1\]\" through register \"cnt1\[1\]\" is 13.054 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cout2 source 7.054 ns + Longest register " "Info: + Longest clock path from clock \"Cout2\" to source register is 7.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.073 ns) 1.073 ns Cout2 1 CLK PIN_B13 5 " "Info: 1: + IC(0.000 ns) + CELL(1.073 ns) = 1.073 ns; Loc. = PIN_B13; Fanout = 5; CLK Node = 'Cout2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.302 ns) 2.861 ns cnt0\[2\] 2 REG LCCOMB_X22_Y26_N22 5 " "Info: 2: + IC(1.486 ns) + CELL(0.302 ns) = 2.861 ns; Loc. = LCCOMB_X22_Y26_N22; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.306 ns) 3.682 ns process_0~2 3 COMB LCCOMB_X22_Y26_N0 3 " "Info: 3: + IC(0.515 ns) + CELL(0.306 ns) = 3.682 ns; Loc. = LCCOMB_X22_Y26_N0; Fanout = 3; COMB Node = 'process_0~2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { cnt0[2] process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.464 ns) 4.501 ns cnt1\[3\]~7 4 COMB LCCOMB_X22_Y26_N4 1 " "Info: 4: + IC(0.355 ns) + CELL(0.464 ns) = 4.501 ns; Loc. = LCCOMB_X22_Y26_N4; Fanout = 1; COMB Node = 'cnt1\[3\]~7'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { process_0~2 cnt1[3]~7 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.000 ns) 5.745 ns cnt1\[3\]~7clkctrl 5 COMB CLKCTRL_G14 4 " "Info: 5: + IC(1.244 ns) + CELL(0.000 ns) = 5.745 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'cnt1\[3\]~7clkctrl'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { cnt1[3]~7 cnt1[3]~7clkctrl } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.071 ns) 7.054 ns cnt1\[1\] 6 REG LCCOMB_X22_Y26_N8 6 " "Info: 6: + IC(1.238 ns) + CELL(0.071 ns) = 7.054 ns; Loc. = LCCOMB_X22_Y26_N8; Fanout = 6; REG Node = 'cnt1\[1\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.216 ns ( 31.41 % ) " "Info: Total cell delay = 2.216 ns ( 31.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.838 ns ( 68.59 % ) " "Info: Total interconnect delay = 4.838 ns ( 68.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.054 ns" { Cout2 cnt0[2] process_0~2 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.054 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} process_0~2 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[1] {} } { 0.000ns 0.000ns 1.486ns 0.515ns 0.355ns 1.244ns 1.238ns } { 0.000ns 1.073ns 0.302ns 0.306ns 0.464ns 0.000ns 0.071ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.000 ns + Longest register pin " "Info: + Longest register to pin delay is 6.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt1\[1\] 1 REG LCCOMB_X22_Y26_N8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y26_N8; Fanout = 6; REG Node = 'cnt1\[1\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.587 ns) + CELL(2.413 ns) 6.000 ns h\[1\] 2 PIN PIN_AA12 0 " "Info: 2: + IC(3.587 ns) + CELL(2.413 ns) = 6.000 ns; Loc. = PIN_AA12; Fanout = 0; PIN Node = 'h\[1\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { cnt1[1] h[1] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.413 ns ( 40.22 % ) " "Info: Total cell delay = 2.413 ns ( 40.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 59.78 % ) " "Info: Total interconnect delay = 3.587 ns ( 59.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { cnt1[1] h[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { cnt1[1] {} h[1] {} } { 0.000ns 3.587ns } { 0.000ns 2.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.054 ns" { Cout2 cnt0[2] process_0~2 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.054 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} process_0~2 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[1] {} } { 0.000ns 0.000ns 1.486ns 0.515ns 0.355ns 1.244ns 1.238ns } { 0.000ns 1.073ns 0.302ns 0.306ns 0.464ns 0.000ns 0.071ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { cnt1[1] h[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { cnt1[1] {} h[1] {} } { 0.000ns 3.587ns } { 0.000ns 2.413ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 15:33:20 2022 " "Info: Processing ended: Wed Mar 23 15:33:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Info: Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
