var group___c_o_r_e___n_v_i_c___register =
[
    [ "NVIC Address Register(NVIC_Address)", "group___n_u_c1xx___n_v_i_c___register___address.html", "group___n_u_c1xx___n_v_i_c___register___address" ],
    [ "NVIC Interrupt Type Register(NVIC_INT_TYPE)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___i_n_t___t_y_p_e.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___i_n_t___t_y_p_e" ],
    [ "NVIC ACTLR Register(NVIC_ACTLR)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___a_c_t_l_r.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___a_c_t_l_r" ],
    [ "NVIC Status Control Register(NVIC_ST_CTRL)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_t_r_l.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_t_r_l" ],
    [ "NVIC Status Reload Register(NVIC_ST_RELOAD)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___r_e_l_o_a_d.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___r_e_l_o_a_d" ],
    [ "NVIC Status Current Register(NVIC_ST_CURRENT)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_u_r_r_e_n_t.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_u_r_r_e_n_t" ],
    [ "NVIC Status Cal Register(NVIC_ST_CAL)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_a_l.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_t___c_a_l" ],
    [ "NVIC Ebanle0 Register(NVIC_EN0)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___e_n0.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___e_n0" ],
    [ "NVIC Disable0 Register(NVIC_DIS0)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_i_s0.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_i_s0" ],
    [ "NVIC PEND 0 Register(NVIC_PEND0)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_e_n_d0.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_e_n_d0" ],
    [ "NVIC UNPEND 0 Register(NVIC_UNPEND0)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___u_n_p_e_n_d0.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___u_n_p_e_n_d0" ],
    [ "NVIC Priority 0 Register(NVIC_PRI0)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i0.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i0" ],
    [ "NVIC Priority 1 Register(NVIC_PRI1)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i1.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i1" ],
    [ "NVIC Priority 2 Register(NVIC_PRI2)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i2.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i2" ],
    [ "NVIC Priority 3 Register(NVIC_PRI3)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i3.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i3" ],
    [ "NVIC Priority 4 Register(NVIC_PRI4)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i4.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i4" ],
    [ "NVIC Priority 5 Register(NVIC_PRI5)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i5.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i5" ],
    [ "NVIC Priority 6 Register(NVIC_PRI6)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i6.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i6" ],
    [ "NVIC Priority 7 Register(NVIC_PRI7)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i7.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___p_r_i7" ],
    [ "NVIC CPUID Register(NVIC_CPUID)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___c_p_u_i_d.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___c_p_u_i_d" ],
    [ "NVIC Interrupt Control Register(NVIC_INT_CTRL)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___i_n_t___c_t_r_l.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___i_n_t___c_t_r_l" ],
    [ "NVIC APINT Register(NVIC_APINT)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___a_p_i_n_t.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___a_p_i_n_t" ],
    [ "NVIC System Control Register(NVIC_SYS_CTRL)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___c_t_r_l.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___c_t_r_l" ],
    [ "NVIC Cfg Control Register(NVIC_CFG_CTRL)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___c_f_g___c_t_r_l.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___c_f_g___c_t_r_l" ],
    [ "NVIC System Priority 2 Register(NVIC_SYS_PRI2)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___p_r_i2.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___p_r_i2" ],
    [ "NVIC System Priority 3 Register(NVIC_SYS_PRI3)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___p_r_i3.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___p_r_i3" ],
    [ "NVIC HND Control Register(NVIC_SYS_HND_CTRL)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___h_n_d___c_t_r_l.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___s_y_s___h_n_d___c_t_r_l" ],
    [ "NVIC Debug State Register(NVIC_DEBUG_STAT)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_e_b_u_g___s_t_a_t.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_e_b_u_g___s_t_a_t" ],
    [ "NVIC Debug Control Register(NVIC_DBG_CTRL)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_e_b_u_g___c_t_r_l.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_e_b_u_g___c_t_r_l" ],
    [ "NVIC XFER Register(NVIC_DBG_XFER)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___x_f_e_r.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___x_f_e_r" ],
    [ "NVIC Debug Data Register(NVIC_DBG_DATA)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___d_a_t_a.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___d_a_t_a" ],
    [ "NVIC Debug Intrrupt Register(NVIC_DBG_INT)", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___i_n_t.html", "group___n_u_c1xx___n_v_i_c___register___n_v_i_c___d_b_g___i_n_t" ]
];