INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
WARNING: [VRFC 10-3380] identifier 'is_doing' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/BRIDGE/bridge_1x2.v:88]
WARNING: [VRFC 10-3380] identifier 'is_doing' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/BRIDGE/bridge_1x2.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
WARNING: [VRFC 10-3380] identifier 'exe_excp' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/exe_stage.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
WARNING: [VRFC 10-3380] identifier 'inst_ine' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/id_stage.v:273]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
WARNING: [VRFC 10-3380] identifier 'id_to_if_bus_r_valid' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v:50]
WARNING: [VRFC 10-3380] identifier 'mem_to_if_bus_r_valid' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v:55]
WARNING: [VRFC 10-3380] identifier 'ADEF_EXCP' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v:76]
WARNING: [VRFC 10-3380] identifier 'bd_done' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v:79]
WARNING: [VRFC 10-3380] identifier 'inst_sram_rdata_r_valid' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
WARNING: [VRFC 10-3380] identifier 'mem_memW' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mem_stage.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module YDecoder
INFO: [VRFC 10-311] analyzing module BoothBase
INFO: [VRFC 10-311] analyzing module BoothInterBase
INFO: [VRFC 10-311] analyzing module add64
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/rtl/ram_wrap/sram_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/run_vivado/project/loongson.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_hs_bram/testbench/mycpu_tb.v:234]
