<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />

<domain name="NV_MMIO" bare="yes" prefix="chipset">

	<enum name="nv50_auxch_reply" inline="yes">
		<value value="0" name="ACK"/>
		<value value="1" name="NACK"/>
		<value value="2" name="DEFER"/>
	</enum>

	<bitset name="nv50_gpio" inline="yes">
		<bitfield pos="0" name="WR_VAL"/>
		<bitfield pos="1" name="WR_EN"/>
		<bitfield pos="2" name="RD_VAL"/>
		<bitfield pos="3" name="UNK3"/>
	</bitset>

	<bitset name="nv50_i2c" inline="yes">
		<bitfield pos="0" name="CL"/>
		<bitfield pos="1" name="DA"/>
		<bitfield pos="2" name="UNK2"/>
	</bitset>

	<array name="PNVIO" offset="0x0000E000" stride="0x1000" length="1" variants="NV50-">
		<doc>
		Anything here that concerns i2c port > 1 is based on extrapolation.
		</doc>
		<reg32 name="GPIO_INTR_EN_0" offset="0x50">
			<bitfield low="0" high="15" name="PLUG_MASK_0" />
			<bitfield low="16" high="31" name="UNPLUG_MASK_0" />
		</reg32>
		<reg32 name="GPIO_INTR_0" offset="0x54">
			<bitfield low="0" high="15" name="PLUG_MASK_0" />
			<bitfield low="16" high="31" name="UNPLUG_MASK_0" />
		</reg32>
		<reg32 name="GPIO_INTR_EN_1" offset="0x70">
			<bitfield low="0" high="15" name="PLUG_MASK_16" />
			<bitfield low="16" high="31" name="UNPLUG_MASK_16" />
		</reg32>
		<reg32 name="GPIO_INTR_1" offset="0x74">
			<bitfield low="0" high="15" name="PLUG_MASK_16" />
			<bitfield low="16" high="31" name="UNPLUG_MASK_16" />
		</reg32>
		<reg32 name="GPIO_CTL_0" offset="0x100">
			<doc>Some sort of control for the GPIOs. Two bits for each GPIO.
			Written according to a table in BIOS.</doc>
			<bitfield low="0" high="15" name="UNK1_MASK_0"/>
			<bitfield low="16" high="31" name="UNK2_MASK_0"/>
		</reg32>
		<reg32 name="GPIO_0" offset="0x104">
			<bitfield low="0" high="3" name="0" type="nv50_gpio"/>
			<bitfield low="4" high="7" name="1" type="nv50_gpio"/>
			<bitfield low="8" high="11" name="2" type="nv50_gpio"/>
			<bitfield low="12" high="15" name="3" type="nv50_gpio"/>
			<bitfield low="16" high="19" name="4" type="nv50_gpio"/>
			<bitfield low="20" high="23" name="5" type="nv50_gpio"/>
			<bitfield low="24" high="27" name="6" type="nv50_gpio"/>
			<bitfield low="28" high="31" name="7" type="nv50_gpio"/>
		</reg32>
		<reg32 name="GPIO_1" offset="0x108">
			<bitfield low="0" high="3" name="8" type="nv50_gpio"/>
			<bitfield low="4" high="7" name="9" type="nv50_gpio"/>
			<bitfield low="8" high="11" name="10" type="nv50_gpio"/>
			<bitfield low="12" high="15" name="11" type="nv50_gpio"/>
			<bitfield low="16" high="19" name="12" type="nv50_gpio"/>
			<bitfield low="20" high="23" name="13" type="nv50_gpio"/>
			<bitfield low="24" high="27" name="14" type="nv50_gpio"/>
			<bitfield low="28" high="31" name="15" type="nv50_gpio"/>
		</reg32>

		<array name="PWM" offset="0x114" stride="8" length="2">
			<reg32 name="DIVISOR" offset="0">
				<bitfield low="0" high="23" name="DIVISOR"/>
			</reg32>
			<reg32 name="DUTY" offset="4">
				<bitfield low="0" high="23" name="DUTY"/>
				<bitfield pos="31" name="WR_TRIGGER"/>
			</reg32>
		</array>

		<!-- always use SOURCE_PLL1 on nv84:94 -->
		<reg32 name="CLOCK_SOURCE" offset="0x18c" variants="NV50 NVA0">
			<doc>XTPLL is always linked to SOURCE_PLL2</doc>
			<bitfield pos="4" name="SPLL_NVPLL">
				<value value="0" name="SOURCE_PLL1" />
				<value value="1" name="SOURCE_PLL2" />
			</bitfield>

			<bitfield pos="5" name="MPLL">
				<value value="0" name="SOURCE_PLL1" />
				<value value="1" name="SOURCE_PLL2" />
			</bitfield>
		</reg32>

		<reg32 name="I2C_PORT_0" offset="0x138" type="nv50_i2c"/>
		<reg32 name="I2C_PORT_1" offset="0x150" type="nv50_i2c"/>
		<reg32 name="I2C_PORT_2" offset="0x168" type="nv50_i2c"/>
		<reg32 name="I2C_PORT_3" offset="0x180" type="nv50_i2c"/>
		<reg32 name="I2C_PORT_4" offset="0x254" type="nv50_i2c"/>
		<reg32 name="I2C_PORT_5" offset="0x274" type="nv50_i2c"/>

		<reg32 name="GPIO_2" offset="0x280">
			<bitfield low="0" high="3" name="16" type="nv50_gpio"/>
			<bitfield low="4" high="7" name="17" type="nv50_gpio"/>
			<bitfield low="8" high="11" name="18" type="nv50_gpio"/>
			<bitfield low="12" high="15" name="19" type="nv50_gpio"/>
			<bitfield low="16" high="19" name="20" type="nv50_gpio"/>
			<bitfield low="20" high="23" name="21" type="nv50_gpio"/>
			<bitfield low="24" high="27" name="22" type="nv50_gpio"/>
			<bitfield low="28" high="31" name="23" type="nv50_gpio"/>
		</reg32>
		<reg32 name="GPIO_3" offset="0x284">
			<bitfield low="0" high="3" name="24" type="nv50_gpio"/>
			<bitfield low="4" high="7" name="25" type="nv50_gpio"/>
			<bitfield low="8" high="11" name="26" type="nv50_gpio"/>
			<bitfield low="12" high="15" name="27" type="nv50_gpio"/>
			<bitfield low="16" high="19" name="28" type="nv50_gpio"/>
			<bitfield low="20" high="23" name="29" type="nv50_gpio"/>
			<bitfield low="24" high="27" name="30" type="nv50_gpio"/>
			<bitfield low="28" high="31" name="31" type="nv50_gpio"/>
		</reg32>
		<reg32 name="GPIO_CTL_1" offset="0x28c">
			<doc>like e100, but for GPIOs 16-31.</doc>
			<bitfield low="0" high="15" name="UNK1_MASK_16"/>
			<bitfield low="16" high="31" name="UNK2_MASK_16"/>
		</reg32>

		<array name="AUXCH" offset="0x4c0" length="4" stride="0x50">
			<reg32 name="DATA_OUT" offset="0x00" length="4"/>
			<reg32 name="DATA_IN" offset="0x10" length="4"/>
			<reg32 name="ADDR" offset="0x20"/>
			<reg32 name="CTRL" offset="0x24">
				<bitfield low="0" high="3" name="LEN"/>
				<bitfield low="12" high="15" name="CMD"/>
				<bitfield pos="16" name="TX_PENDING"/>
				<bitfield low="20" high="21" name="UNK_REQ"/>
				<bitfield low="24" high="25" name="UNK_REP"/>
				<bitfield pos="31" name="RESET"/>
			</reg32>
			<reg32 name="STAT" offset="0x28">
				<bitfield low="0" high="4" name="COUNT"/>
				<bitfield low="8" high="8" name="TIMEOUT"/>
				<bitfield low="9" high="9" name="ERR9"/>
				<bitfield low="10" high="10" name="ERR10"/>
				<bitfield low="11" high="11" name="ERR11"/>
				<bitfield low="16" high="17" name="AUX_REPLY" type="nv50_auxch_reply"/>
				<bitfield low="18" high="19" name="I2C_REPLY" type="nv50_auxch_reply"/>
				<bitfield pos="28" name="SINK_PRESENT"/>
			</reg32>
			<reg32 name="TX_TIMEOUT" offset="0x3c"/>
			<reg32 name="SETUP" offset="0x40"/>
		</array>

		<reg32 name="I2C_PORT_6" offset="0x764" type="nv50_i2c"/>
		<reg32 name="I2C_PORT_7" offset="0x780" type="nv50_i2c"/>
		<reg32 name="I2C_PORT_8" offset="0x79c" type="nv50_i2c"/>
		<reg32 name="I2C_PORT_9" offset="0x7b8" type="nv50_i2c"/>

		<reg32 name="SOURCE_PLL" offset="0x81c" stride="0x0c" length="2" variants="NV50:NV94 NVA0">
			<doc>freq = (crystal * PMUL * N / M) >> P</doc>
			<bitfield low="0" high="7" name="M_MINUS1" variants="NV50 NVA0"/>
			<bitfield low="0" high="7" name="M" variants="NV84:NVA0"/>
			<bitfield low="8" high="15" name="N_MINUS1" variants="NV50 NVA0"/>
			<bitfield low="8" high="15" name="N" variants="NV84:NVA0"/>
			<bitfield low="16" high="18" name="P"/>
			<bitfield pos="24" name="PMUL" variants="NV50 NVA0">
				<value value="0" name="2"/>
				<value value="1" name="4"/>
			</bitfield>
		</reg32>

		<reg32 name="SOURCE_PLL" offset="0x81c" stride="0x28" length="2" variants="NV94:NVA0">
			<doc>freq = (crystal * N / M) >> P</doc>
			<bitfield low="0" high="7" name="M"/>
			<bitfield low="8" high="15" name="N"/>
			<bitfield low="16" high="18" name="P"/>
		</reg32>

		<reg32 name="SOURCE_PLL_EXT" offset="0x824" stride="0x28" length="2" variants="NV94:NVA0">
			<bitfield low="16" high="18" name="P_BIAS"/>
		</reg32>
	</array>
</domain>

</database>
