{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652218070340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652218070350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 16:27:50 2022 " "Processing started: Tue May 10 16:27:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652218070350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218070350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_D8M_RTL -c DE10_NANO_D8M_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_D8M_RTL -c DE10_NANO_D8M_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218070350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652218071367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652218071367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3d_painting_top/3d_painting_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file 3d_painting_top/3d_painting_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 painting_top " "Found entity 1: painting_top" {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "location_tracking/empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file location_tracking/empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 empty_test " "Found entity 1: empty_test" {  } { { "location_tracking/empty.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/empty.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081278 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tracking.sv(163) " "Verilog HDL warning at tracking.sv(163): extended using \"x\" or \"z\"" {  } { { "location_tracking/tracking.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/tracking.sv" 163 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652218081278 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tracking.sv(164) " "Verilog HDL warning at tracking.sv(164): extended using \"x\" or \"z\"" {  } { { "location_tracking/tracking.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/tracking.sv" 164 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652218081278 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tracking.sv(165) " "Verilog HDL warning at tracking.sv(165): extended using \"x\" or \"z\"" {  } { { "location_tracking/tracking.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/tracking.sv" 165 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652218081278 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tracking.sv(166) " "Verilog HDL warning at tracking.sv(166): extended using \"x\" or \"z\"" {  } { { "location_tracking/tracking.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/tracking.sv" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652218081286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WIDTH width tracking.sv(2) " "Verilog HDL Declaration information at tracking.sv(2): object \"WIDTH\" differs only in case from object \"width\" in the same scope" {  } { { "location_tracking/tracking.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/tracking.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652218081286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEIGHT height tracking.sv(4) " "Verilog HDL Declaration information at tracking.sv(4): object \"HEIGHT\" differs only in case from object \"height\" in the same scope" {  } { { "location_tracking/tracking.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/tracking.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652218081286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "location_tracking/tracking.sv 1 1 " "Found 1 design units, including 1 entities, in source file location_tracking/tracking.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tracking " "Found entity 1: tracking" {  } { { "location_tracking/tracking.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/tracking.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "location_tracking/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file location_tracking/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "location_tracking/fifo.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/fifo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_d8m_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_d8m_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_D8M_RTL " "Found entity 1: DE10_NANO_D8M_RTL" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "V/D8M_LUT.v" "" { Text "D:/Sobel_DE10-master/V/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/r_gain.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/r_gain.v" { { "Info" "ISGN_ENTITY_NAME" "1 R_GAIN " "Found entity 1: R_GAIN" {  } { { "V_D8M/R_GAIN.v" "" { Text "D:/Sobel_DE10-master/V_D8M/R_GAIN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/g_gain.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/g_gain.v" { { "Info" "ISGN_ENTITY_NAME" "1 G_GAIN " "Found entity 1: G_GAIN" {  } { { "V_D8M/G_GAIN.v" "" { Text "D:/Sobel_DE10-master/V_D8M/G_GAIN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Sobel_DE10-master/V/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "V/I2C_RESET_DELAY.v" "" { Text "D:/Sobel_DE10-master/V/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "D:/Sobel_DE10-master/V/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "D:/Sobel_DE10-master/V/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_hdmi/i2c_hdmi_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_hdmi/i2c_hdmi_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_HDMI_Config " "Found entity 1: I2C_HDMI_Config" {  } { { "V_HDMI/I2C_HDMI_Config.v" "" { Text "D:/Sobel_DE10-master/V_HDMI/I2C_HDMI_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_hdmi/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v_hdmi/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "V_HDMI/I2C_Controller.v" "" { Text "D:/Sobel_DE10-master/V_HDMI/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_hdmi/hdmi_tx_ad7513.v 1 1 " "Found 1 design units, including 1 entities, in source file v_hdmi/hdmi_tx_ad7513.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_TX_AD7513 " "Found entity 1: HDMI_TX_AD7513" {  } { { "V_HDMI/HDMI_TX_AD7513.v" "" { Text "D:/Sobel_DE10-master/V_HDMI/HDMI_TX_AD7513.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_hdmi/hdmi_i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file v_hdmi/hdmi_i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_I2C_WRITE_WDATA " "Found entity 1: HDMI_I2C_WRITE_WDATA" {  } { { "V_HDMI/HDMI_I2C_WRITE_WDATA.v" "" { Text "D:/Sobel_DE10-master/V_HDMI/HDMI_I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_hdmi/audio_if.v 1 1 " "Found 1 design units, including 1 entities, in source file v_hdmi/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_IF " "Found entity 1: AUDIO_IF" {  } { { "V_HDMI/AUDIO_IF.v" "" { Text "D:/Sobel_DE10-master/V_HDMI/AUDIO_IF.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "V_D8M/int_line.v" "" { Text "D:/Sobel_DE10-master/V_D8M/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw2rgb_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_J " "Found entity 1: RAW2RGB_J" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/RAW2RGB_J.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "D:/Sobel_DE10-master/V_D8M/RAW_RGB_BIN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/ram_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/ram_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_READ_COUNTER " "Found entity 1: RAM_READ_COUNTER" {  } { { "V_D8M/RAM_READ_COUNTER.v" "" { Text "D:/Sobel_DE10-master/V_D8M/RAM_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/on_chip_fram.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/on_chip_fram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ON_CHIP_FRAM " "Found entity 1: ON_CHIP_FRAM" {  } { { "V_D8M/ON_CHIP_FRAM.v" "" { Text "D:/Sobel_DE10-master/V_D8M/ON_CHIP_FRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081373 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(301) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652218081388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081388 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652218081388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/frm_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/frm_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FRM_COUNTER " "Found entity 1: FRM_COUNTER" {  } { { "V_D8M/FRM_COUNTER.v" "" { Text "D:/Sobel_DE10-master/V_D8M/FRM_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/b_gain.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/b_gain.v" { { "Info" "ISGN_ENTITY_NAME" "1 B_GAIN " "Found entity 1: B_GAIN" {  } { { "V_D8M/B_GAIN.v" "" { Text "D:/Sobel_DE10-master/V_D8M/B_GAIN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/fram_buff.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/fram_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 FRAM_BUFF " "Found entity 1: FRAM_BUFF" {  } { { "V_D8M/FRAM_BUFF.v" "" { Text "D:/Sobel_DE10-master/V_D8M/FRAM_BUFF.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_step.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_step.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_STEP " "Found entity 1: VCM_STEP" {  } { { "V_Auto/VCM_STEP.v" "" { Text "D:/Sobel_DE10-master/V_Auto/VCM_STEP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081435 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VCM_I2C.v(288) " "Verilog HDL Module Instantiation warning at VCM_I2C.v(288): ignored dangling comma in List of Port Connections" {  } { { "V_Auto/VCM_I2C.v" "" { Text "D:/Sobel_DE10-master/V_Auto/VCM_I2C.v" 288 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652218081435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_I2C " "Found entity 1: VCM_I2C" {  } { { "V_Auto/VCM_I2C.v" "" { Text "D:/Sobel_DE10-master/V_Auto/VCM_I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "D:/Sobel_DE10-master/V_Auto/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "V_Auto/RESET_DELAY.v" "" { Text "D:/Sobel_DE10-master/V_Auto/RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/modify_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_SYNC " "Found entity 1: MODIFY_SYNC" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "D:/Sobel_DE10-master/V_Auto/MODIFY_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/lcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_COUNTER " "Found entity 1: LCD_COUNTER" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "D:/Sobel_DE10-master/V_Auto/LCD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/i2c_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DELAY " "Found entity 1: I2C_DELAY" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "D:/Sobel_DE10-master/V_Auto/I2C_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/focus_adj.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOCUS_ADJ " "Found entity 1: FOCUS_ADJ" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "D:/Sobel_DE10-master/V_Auto/FOCUS_ADJ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Sobel_DE10-master/V_Auto/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V_Auto/CLOCKMEM.v" "" { Text "D:/Sobel_DE10-master/V_Auto/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VS vs AUTO_SYNC_MODIFY.v(4) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object \"VS\" differs only in case from object \"vs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "D:/Sobel_DE10-master/V_Auto/AUTO_SYNC_MODIFY.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652218081473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs AUTO_SYNC_MODIFY.v(5) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "D:/Sobel_DE10-master/V_Auto/AUTO_SYNC_MODIFY.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652218081473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_sync_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_SYNC_MODIFY " "Found entity 1: AUTO_SYNC_MODIFY" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "D:/Sobel_DE10-master/V_Auto/AUTO_SYNC_MODIFY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_focus_on.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_FOCUS_ON " "Found entity 1: AUTO_FOCUS_ON" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "D:/Sobel_DE10-master/V_Auto/AUTO_FOCUS_ON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "V/VIDEO_PLL.v" "" { Text "D:/Sobel_DE10-master/V/VIDEO_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_pll/video_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_pll/video_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL_0002 " "Found entity 1: VIDEO_PLL_0002" {  } { { "V/VIDEO_PLL/VIDEO_PLL_0002.v" "" { Text "D:/Sobel_DE10-master/V/VIDEO_PLL/VIDEO_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_PLL " "Found entity 1: AUDIO_PLL" {  } { { "V/AUDIO_PLL.v" "" { Text "D:/Sobel_DE10-master/V/AUDIO_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_pll/audio_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_pll/audio_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_PLL_0002 " "Found entity 1: AUDIO_PLL_0002" {  } { { "V/AUDIO_PLL/AUDIO_PLL_0002.v" "" { Text "D:/Sobel_DE10-master/V/AUDIO_PLL/AUDIO_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/Sobel_DE10-master/VGA_Controller/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218081504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218081504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK DE10_NANO_D8M_RTL.v(156) " "Verilog HDL Implicit Net warning at DE10_NANO_D8M_RTL.v(156): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218081504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "READY DE10_NANO_D8M_RTL.v(220) " "Verilog HDL Implicit Net warning at DE10_NANO_D8M_RTL.v(220): created implicit net for \"READY\"" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218081504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock DE10_NANO_D8M_RTL.v(291) " "Verilog HDL Implicit Net warning at DE10_NANO_D8M_RTL.v(291): created implicit net for \"clock\"" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 291 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218081504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset DE10_NANO_D8M_RTL.v(292) " "Verilog HDL Implicit Net warning at DE10_NANO_D8M_RTL.v(292): created implicit net for \"reset\"" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218081504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "center_x_out DE10_NANO_D8M_RTL.v(299) " "Verilog HDL Implicit Net warning at DE10_NANO_D8M_RTL.v(299): created implicit net for \"center_x_out\"" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 299 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218081504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "center_y_out DE10_NANO_D8M_RTL.v(300) " "Verilog HDL Implicit Net warning at DE10_NANO_D8M_RTL.v(300): created implicit net for \"center_y_out\"" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218081504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "width_out DE10_NANO_D8M_RTL.v(301) " "Verilog HDL Implicit Net warning at DE10_NANO_D8M_RTL.v(301): created implicit net for \"width_out\"" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218081504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "height_out DE10_NANO_D8M_RTL.v(302) " "Verilog HDL Implicit Net warning at DE10_NANO_D8M_RTL.v(302): created implicit net for \"height_out\"" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 302 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218081504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_CNT FOCUS_ADJ.v(58) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for \"V_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "D:/Sobel_DE10-master/V_Auto/FOCUS_ADJ.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218081504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_CNT FOCUS_ADJ.v(59) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for \"H_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "D:/Sobel_DE10-master/V_Auto/FOCUS_ADJ.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218081504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LINE FOCUS_ADJ.v(60) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for \"LINE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "D:/Sobel_DE10-master/V_Auto/FOCUS_ADJ.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218081504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "painting_top " "Elaborating entity \"painting_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652218083264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_D8M_RTL DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST " "Elaborating entity \"DE10_NANO_D8M_RTL\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\"" {  } { { "3D_Painting_Top/3d_painting_top.sv" "DE10_NANO_D8M_RTL_INST" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218083326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 DE10_NANO_D8M_RTL.v(330) " "Verilog HDL assignment warning at DE10_NANO_D8M_RTL.v(330): truncated value with size 32 to match size of target (24)" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218083326 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE10_NANO_D8M_RTL.v(337) " "Verilog HDL assignment warning at DE10_NANO_D8M_RTL.v(337): truncated value with size 32 to match size of target (1)" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218083326 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK DE10_NANO_D8M_RTL.v(43) " "Output port \"MIPI_MCLK\" at DE10_NANO_D8M_RTL.v(43) has no driver" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652218083326 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_LUT DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|D8M_LUT:g_lut " "Elaborating entity \"D8M_LUT\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|D8M_LUT:g_lut\"" {  } { { "DE10_NANO_D8M_RTL.v" "g_lut" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218083411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RESET_DELAY:dl " "Elaborating entity \"RESET_DELAY\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RESET_DELAY:dl\"" {  } { { "DE10_NANO_D8M_RTL.v" "dl" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218083733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "DE10_NANO_D8M_RTL.v" "cfin" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218083786 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(20) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1652218083786 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(20) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652218083802 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652218083802 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218083865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(128) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218083865 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(174) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218083865 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(201) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218083865 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MIPI_CAMERA_CONFIG.v(226) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218083880 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(12) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(12) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652218083887 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(20) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(20) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652218083887 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(31) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(31) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652218083887 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_GAIN DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2 " "Elaborating entity \"R_GAIN\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "r2" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218084087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/R_GAIN.v" "LPM_CONSTANT_component" { Text "D:/Sobel_DE10-master/V_D8M/R_GAIN.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218084149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/R_GAIN.v" "" { Text "D:/Sobel_DE10-master/V_D8M/R_GAIN.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218084218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1098 " "Parameter \"lpm_cvalue\" = \"1098\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218084218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=R " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=R\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218084218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218084218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218084218 ""}  } { { "V_D8M/R_GAIN.v" "" { Text "D:/Sobel_DE10-master/V_D8M/R_GAIN.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652218084218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_sc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_sc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_sc8 " "Found entity 1: lpm_constant_sc8" {  } { { "db/lpm_constant_sc8.tdf" "" { Text "D:/Sobel_DE10-master/db/lpm_constant_sc8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218084284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218084284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_sc8 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag " "Elaborating entity \"lpm_constant_sc8\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218084303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_sc8.tdf" "mgl_prim1" { Text "D:/Sobel_DE10-master/db/lpm_constant_sc8.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218084930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_sc8.tdf" "" { Text "D:/Sobel_DE10-master/db/lpm_constant_sc8.tdf" 30 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218084990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00010001001010 " "Parameter \"CVALUE\" = \"00010001001010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218084990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218084990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218084990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1375731712 " "Parameter \"NODE_NAME\" = \"1375731712\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218084990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218084990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218084990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 14 " "Parameter \"WIDTH_WORD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218084990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218084990 ""}  } { { "db/lpm_constant_sc8.tdf" "" { Text "D:/Sobel_DE10-master/db/lpm_constant_sc8.tdf" 30 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652218084990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218085166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218085391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218085597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G_GAIN DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2 " "Elaborating entity \"G_GAIN\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "g2" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218085709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/G_GAIN.v" "LPM_CONSTANT_component" { Text "D:/Sobel_DE10-master/V_D8M/G_GAIN.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218085774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/G_GAIN.v" "" { Text "D:/Sobel_DE10-master/V_D8M/G_GAIN.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218085820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 848 " "Parameter \"lpm_cvalue\" = \"848\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218085820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=G " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=G\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218085820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218085820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218085820 ""}  } { { "V_D8M/G_GAIN.v" "" { Text "D:/Sobel_DE10-master/V_D8M/G_GAIN.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652218085820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_0b8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_0b8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_0b8 " "Found entity 1: lpm_constant_0b8" {  } { { "db/lpm_constant_0b8.tdf" "" { Text "D:/Sobel_DE10-master/db/lpm_constant_0b8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218085874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218085874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_0b8 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0b8:ag " "Elaborating entity \"lpm_constant_0b8\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0b8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218085905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0b8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0b8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_0b8.tdf" "mgl_prim1" { Text "D:/Sobel_DE10-master/db/lpm_constant_0b8.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218085990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0b8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0b8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_0b8.tdf" "" { Text "D:/Sobel_DE10-master/db/lpm_constant_0b8.tdf" 30 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218086055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0b8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0b8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00001101010000 " "Parameter \"CVALUE\" = \"00001101010000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1191182336 " "Parameter \"NODE_NAME\" = \"1191182336\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 14 " "Parameter \"WIDTH_WORD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086055 ""}  } { { "db/lpm_constant_0b8.tdf" "" { Text "D:/Sobel_DE10-master/db/lpm_constant_0b8.tdf" 30 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652218086055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_GAIN DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2 " "Elaborating entity \"B_GAIN\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "b2" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218086124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/B_GAIN.v" "LPM_CONSTANT_component" { Text "D:/Sobel_DE10-master/V_D8M/B_GAIN.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218086174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/B_GAIN.v" "" { Text "D:/Sobel_DE10-master/V_D8M/B_GAIN.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218086237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1040 " "Parameter \"lpm_cvalue\" = \"1040\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=B " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086237 ""}  } { { "V_D8M/B_GAIN.v" "" { Text "D:/Sobel_DE10-master/V_D8M/B_GAIN.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652218086237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_oa8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_oa8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_oa8 " "Found entity 1: lpm_constant_oa8" {  } { { "db/lpm_constant_oa8.tdf" "" { Text "D:/Sobel_DE10-master/db/lpm_constant_oa8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218086306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218086306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_oa8 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oa8:ag " "Elaborating entity \"lpm_constant_oa8\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oa8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218086337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oa8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oa8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_oa8.tdf" "mgl_prim1" { Text "D:/Sobel_DE10-master/db/lpm_constant_oa8.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218086422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oa8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oa8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_oa8.tdf" "" { Text "D:/Sobel_DE10-master/db/lpm_constant_oa8.tdf" 30 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218086475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oa8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oa8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00010000010000 " "Parameter \"CVALUE\" = \"00010000010000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1107296256 " "Parameter \"NODE_NAME\" = \"1107296256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 14 " "Parameter \"WIDTH_WORD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218086475 ""}  } { { "db/lpm_constant_oa8.tdf" "" { Text "D:/Sobel_DE10-master/db/lpm_constant_oa8.tdf" 30 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652218086475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "c1" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218086558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wrd" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218086607 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "D:/Sobel_DE10-master/V/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218086607 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "D:/Sobel_DE10-master/V/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218086607 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "D:/Sobel_DE10-master/V/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218086607 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wpt" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218086707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "D:/Sobel_DE10-master/V/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218086707 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "D:/Sobel_DE10-master/V/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218086707 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "D:/Sobel_DE10-master/V/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218086707 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "D:/Sobel_DE10-master/V/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218086707 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "rd" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218086792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Sobel_DE10-master/V/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218086792 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Sobel_DE10-master/V/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218086792 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Sobel_DE10-master/V/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218086808 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Sobel_DE10-master/V/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218086808 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Sobel_DE10-master/V/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218086808 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Sobel_DE10-master/V/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218086808 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Sobel_DE10-master/V/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218086808 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "V/I2C_READ_DATA.v" "" { Text "D:/Sobel_DE10-master/V/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1652218086808 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "DY" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218087463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218087641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(131) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CONFIG.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218087641 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(178) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CONFIG.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218087641 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218087641 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(241) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CONFIG.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218087657 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(242) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CONFIG.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218087657 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(243) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CONFIG.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218087657 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(244) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CONFIG.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218087664 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(245) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CONFIG.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218087664 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652218087679 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_PLL DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1 " "Elaborating entity \"AUDIO_PLL\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\"" {  } { { "DE10_NANO_D8M_RTL.v" "pll1" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218087811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_PLL_0002 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst " "Elaborating entity \"AUDIO_PLL_0002\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\"" {  } { { "V/AUDIO_PLL.v" "audio_pll_inst" { Text "D:/Sobel_DE10-master/V/AUDIO_PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218088059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "V/AUDIO_PLL/AUDIO_PLL_0002.v" "altera_pll_i" { Text "D:/Sobel_DE10-master/V/AUDIO_PLL/AUDIO_PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218088164 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1652218088180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "V/AUDIO_PLL/AUDIO_PLL_0002.v" "" { Text "D:/Sobel_DE10-master/V/AUDIO_PLL/AUDIO_PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218088227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 1.531995 MHz " "Parameter \"output_clock_frequency0\" = \"1.531995 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088242 ""}  } { { "V/AUDIO_PLL/AUDIO_PLL_0002.v" "" { Text "D:/Sobel_DE10-master/V/AUDIO_PLL/AUDIO_PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652218088242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2 " "Elaborating entity \"VIDEO_PLL\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\"" {  } { { "DE10_NANO_D8M_RTL.v" "pll2" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218088258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL_0002 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst " "Elaborating entity \"VIDEO_PLL_0002\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\"" {  } { { "V/VIDEO_PLL.v" "video_pll_inst" { Text "D:/Sobel_DE10-master/V/VIDEO_PLL.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218088312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "V/VIDEO_PLL/VIDEO_PLL_0002.v" "altera_pll_i" { Text "D:/Sobel_DE10-master/V/VIDEO_PLL/VIDEO_PLL_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218088381 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1652218088396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "V/VIDEO_PLL/VIDEO_PLL_0002.v" "" { Text "D:/Sobel_DE10-master/V/VIDEO_PLL/VIDEO_PLL_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218088465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 20.000000 MHz " "Parameter \"output_clock_frequency0\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088465 ""}  } { { "V/VIDEO_PLL/VIDEO_PLL_0002.v" "" { Text "D:/Sobel_DE10-master/V/VIDEO_PLL/VIDEO_PLL_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652218088465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ON_CHIP_FRAM DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra " "Elaborating entity \"ON_CHIP_FRAM\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\"" {  } { { "DE10_NANO_D8M_RTL.v" "fra" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218088481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRM_COUNTER DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRM_COUNTER:wrw " "Elaborating entity \"FRM_COUNTER\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRM_COUNTER:wrw\"" {  } { { "V_D8M/ON_CHIP_FRAM.v" "wrw" { Text "D:/Sobel_DE10-master/V_D8M/ON_CHIP_FRAM.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218088543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 FRM_COUNTER.v(13) " "Verilog HDL assignment warning at FRM_COUNTER.v(13): truncated value with size 32 to match size of target (20)" {  } { { "V_D8M/FRM_COUNTER.v" "" { Text "D:/Sobel_DE10-master/V_D8M/FRM_COUNTER.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218088543 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|ON_CHIP_FRAM:fra|FRM_COUNTER:wrw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRAM_BUFF DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG " "Elaborating entity \"FRAM_BUFF\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\"" {  } { { "V_D8M/ON_CHIP_FRAM.v" "GG" { Text "D:/Sobel_DE10-master/V_D8M/ON_CHIP_FRAM.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218088612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/FRAM_BUFF.v" "altsyncram_component" { Text "D:/Sobel_DE10-master/V_D8M/FRAM_BUFF.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218088731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/FRAM_BUFF.v" "" { Text "D:/Sobel_DE10-master/V_D8M/FRAM_BUFF.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218088797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218088797 ""}  } { { "V_D8M/FRAM_BUFF.v" "" { Text "D:/Sobel_DE10-master/V_D8M/FRAM_BUFF.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652218088797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i4q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i4q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i4q1 " "Found entity 1: altsyncram_i4q1" {  } { { "db/altsyncram_i4q1.tdf" "" { Text "D:/Sobel_DE10-master/db/altsyncram_i4q1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218088998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218088998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i4q1 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated " "Elaborating entity \"altsyncram_i4q1\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218089013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "D:/Sobel_DE10-master/db/decode_3na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218089365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218089365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_i4q1.tdf" "decode2" { Text "D:/Sobel_DE10-master/db/altsyncram_i4q1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218089381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "D:/Sobel_DE10-master/db/decode_s2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218089581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218089581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\|decode_s2a:rden_decode_b " "Elaborating entity \"decode_s2a\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\|decode_s2a:rden_decode_b\"" {  } { { "db/altsyncram_i4q1.tdf" "rden_decode_b" { Text "D:/Sobel_DE10-master/db/altsyncram_i4q1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218089597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sib " "Found entity 1: mux_sib" {  } { { "db/mux_sib.tdf" "" { Text "D:/Sobel_DE10-master/db/mux_sib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218089834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218089834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sib DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\|mux_sib:mux3 " "Elaborating entity \"mux_sib\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\|mux_sib:mux3\"" {  } { { "db/altsyncram_i4q1.tdf" "mux3" { Text "D:/Sobel_DE10-master/db/altsyncram_i4q1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218089866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_J DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4 " "Elaborating entity \"RAW2RGB_J\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\"" {  } { { "DE10_NANO_D8M_RTL.v" "u4" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218089997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RAW2RGB_J.v(34) " "Verilog HDL assignment warning at RAW2RGB_J.v(34): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/RAW2RGB_J.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218089997 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RAW2RGB_J.v(35) " "Verilog HDL assignment warning at RAW2RGB_J.v(35): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/RAW2RGB_J.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218089997 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RAW2RGB_J.v(36) " "Verilog HDL assignment warning at RAW2RGB_J.v(36): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/RAW2RGB_J.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218089997 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RAW2RGB_J.v(48) " "Verilog HDL assignment warning at RAW2RGB_J.v(48): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/RAW2RGB_J.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218089997 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RAW2RGB_J.v(49) " "Verilog HDL assignment warning at RAW2RGB_J.v(49): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/RAW2RGB_J.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218089997 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\"" {  } { { "V_D8M/RAW2RGB_J.v" "u0" { Text "D:/Sobel_DE10-master/V_D8M/RAW2RGB_J.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218090059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(32) " "Verilog HDL assignment warning at Line_Buffer_J.v(32): truncated value with size 32 to match size of target (2)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/Line_Buffer_J.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218090059 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(35) " "Verilog HDL assignment warning at Line_Buffer_J.v(35): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/Line_Buffer_J.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218090059 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(36) " "Verilog HDL assignment warning at Line_Buffer_J.v(36): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/Line_Buffer_J.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218090059 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(37) " "Verilog HDL assignment warning at Line_Buffer_J.v(37): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/Line_Buffer_J.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218090059 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(40) " "Verilog HDL assignment warning at Line_Buffer_J.v(40): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/Line_Buffer_J.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218090075 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(47) " "Verilog HDL assignment warning at Line_Buffer_J.v(47): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/Line_Buffer_J.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218090075 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "V_D8M/Line_Buffer_J.v" "d1" { Text "D:/Sobel_DE10-master/V_D8M/Line_Buffer_J.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218090120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "altsyncram_component" { Text "D:/Sobel_DE10-master/V_D8M/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218090198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "" { Text "D:/Sobel_DE10-master/V_D8M/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218090267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652218090267 ""}  } { { "V_D8M/int_line.v" "" { Text "D:/Sobel_DE10-master/V_D8M/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652218090267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6lq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6lq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6lq1 " "Found entity 1: altsyncram_6lq1" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "D:/Sobel_DE10-master/db/altsyncram_6lq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218090386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218090386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6lq1 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated " "Elaborating entity \"altsyncram_6lq1\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218090417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|RAW_RGB_BIN:bin\"" {  } { { "V_D8M/RAW2RGB_J.v" "bin" { Text "D:/Sobel_DE10-master/V_D8M/RAW2RGB_J.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218090626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(41) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(41): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "D:/Sobel_DE10-master/V_D8M/RAW_RGB_BIN.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218090635 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(47) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(47): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "D:/Sobel_DE10-master/V_D8M/RAW_RGB_BIN.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218090635 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(53) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(53): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "D:/Sobel_DE10-master/V_D8M/RAW_RGB_BIN.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218090635 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(59) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(59): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "D:/Sobel_DE10-master/V_D8M/RAW_RGB_BIN.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218090635 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|RAW_RGB_BIN:bin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_FOCUS_ON DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUTO_FOCUS_ON:u9 " "Elaborating entity \"AUTO_FOCUS_ON\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUTO_FOCUS_ON:u9\"" {  } { { "DE10_NANO_D8M_RTL.v" "u9" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218090692 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AUTO_FOCUS_ON.v(19) " "Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "D:/Sobel_DE10-master/V_Auto/AUTO_FOCUS_ON.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218090707 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|AUTO_FOCUS_ON:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOCUS_ADJ DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl " "Elaborating entity \"FOCUS_ADJ\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\"" {  } { { "DE10_NANO_D8M_RTL.v" "adl" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218090761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_SYNC_MODIFY DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE " "Elaborating entity \"AUTO_SYNC_MODIFY\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "RE" { Text "D:/Sobel_DE10-master/V_Auto/FOCUS_ADJ.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218090823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_SYNC DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs " "Elaborating entity \"MODIFY_SYNC\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\"" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "vs" { Text "D:/Sobel_DE10-master/V_Auto/AUTO_SYNC_MODIFY.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218090892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MODIFY_SYNC.v(19) " "Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "D:/Sobel_DE10-master/V_Auto/MODIFY_SYNC.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218090892 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_COUNTER DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|LCD_COUNTER:cv1 " "Elaborating entity \"LCD_COUNTER\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|LCD_COUNTER:cv1\"" {  } { { "V_Auto/FOCUS_ADJ.v" "cv1" { Text "D:/Sobel_DE10-master/V_Auto/FOCUS_ADJ.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218090961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(31) " "Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "D:/Sobel_DE10-master/V_Auto/LCD_COUNTER.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218090961 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(36) " "Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "D:/Sobel_DE10-master/V_Auto/LCD_COUNTER.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218090961 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(39) " "Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "D:/Sobel_DE10-master/V_Auto/LCD_COUNTER.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218090961 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(47) " "Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "D:/Sobel_DE10-master/V_Auto/LCD_COUNTER.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218090961 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\"" {  } { { "V_Auto/FOCUS_ADJ.v" "pp" { Text "D:/Sobel_DE10-master/V_Auto/FOCUS_ADJ.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218091040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 VCM_CTRL_P.v(24) " "Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "D:/Sobel_DE10-master/V_Auto/VCM_CTRL_P.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218091042 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_CTRL_P.v(53) " "Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "D:/Sobel_DE10-master/V_Auto/VCM_CTRL_P.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218091042 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\"" {  } { { "V_Auto/VCM_CTRL_P.v" "f" { Text "D:/Sobel_DE10-master/V_Auto/VCM_CTRL_P.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218091139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(32) " "Verilog HDL assignment warning at F_VCM.v(32): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Sobel_DE10-master/V_Auto/F_VCM.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218091139 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(41) " "Verilog HDL assignment warning at F_VCM.v(41): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Sobel_DE10-master/V_Auto/F_VCM.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218091139 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(49) " "Verilog HDL assignment warning at F_VCM.v(49): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Sobel_DE10-master/V_Auto/F_VCM.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218091139 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_DELAY DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c " "Elaborating entity \"I2C_DELAY\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c" { Text "D:/Sobel_DE10-master/V_Auto/FOCUS_ADJ.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218091193 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "READY1 I2C_DELAY.v(6) " "Output port \"READY1\" at I2C_DELAY.v(6) has no driver" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "D:/Sobel_DE10-master/V_Auto/I2C_DELAY.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652218091193 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|I2C_DELAY:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_I2C DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2 " "Elaborating entity \"VCM_I2C\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c2" { Text "D:/Sobel_DE10-master/V_Auto/FOCUS_ADJ.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218091262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(116) " "Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "D:/Sobel_DE10-master/V_Auto/VCM_I2C.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218091262 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(169) " "Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "D:/Sobel_DE10-master/V_Auto/VCM_I2C.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218091262 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VCM_I2C.v(208) " "Verilog HDL assignment warning at VCM_I2C.v(208): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "D:/Sobel_DE10-master/V_Auto/VCM_I2C.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218091262 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR VCM_I2C.v(32) " "Output port \"TR\" at VCM_I2C.v(32) has no driver" {  } { { "V_Auto/VCM_I2C.v" "" { Text "D:/Sobel_DE10-master/V_Auto/VCM_I2C.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652218091277 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\"" {  } { { "DE10_NANO_D8M_RTL.v" "u1" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218091378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Controller.v(71) " "Verilog HDL assignment warning at VGA_Controller.v(71): truncated value with size 32 to match size of target (22)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/Sobel_DE10-master/VGA_Controller/VGA_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218091378 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.v(74) " "Verilog HDL assignment warning at VGA_Controller.v(74): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/Sobel_DE10-master/VGA_Controller/VGA_Controller.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218091378 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.v(75) " "Verilog HDL assignment warning at VGA_Controller.v(75): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "D:/Sobel_DE10-master/VGA_Controller/VGA_Controller.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218091378 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_TX_AD7513 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi " "Elaborating entity \"HDMI_TX_AD7513\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\"" {  } { { "DE10_NANO_D8M_RTL.v" "hdmi" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218091864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_HDMI_Config DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config " "Elaborating entity \"I2C_HDMI_Config\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\"" {  } { { "V_HDMI/HDMI_TX_AD7513.v" "u_I2C_HDMI_Config" { Text "D:/Sobel_DE10-master/V_HDMI/HDMI_TX_AD7513.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218092063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_HDMI_Config.v(48) " "Verilog HDL assignment warning at I2C_HDMI_Config.v(48): truncated value with size 32 to match size of target (16)" {  } { { "V_HDMI/I2C_HDMI_Config.v" "" { Text "D:/Sobel_DE10-master/V_HDMI/I2C_HDMI_Config.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218092063 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_HDMI_Config.v(98) " "Verilog HDL assignment warning at I2C_HDMI_Config.v(98): truncated value with size 32 to match size of target (6)" {  } { { "V_HDMI/I2C_HDMI_Config.v" "" { Text "D:/Sobel_DE10-master/V_HDMI/I2C_HDMI_Config.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218092063 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\"" {  } { { "V_HDMI/I2C_HDMI_Config.v" "u0" { Text "D:/Sobel_DE10-master/V_HDMI/I2C_HDMI_Config.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218092282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(57) " "Verilog HDL assignment warning at I2C_Controller.v(57): truncated value with size 32 to match size of target (1)" {  } { { "V_HDMI/I2C_Controller.v" "" { Text "D:/Sobel_DE10-master/V_HDMI/I2C_Controller.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218092282 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_I2C_WRITE_WDATA DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd " "Elaborating entity \"HDMI_I2C_WRITE_WDATA\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\"" {  } { { "V_HDMI/I2C_Controller.v" "wrd" { Text "D:/Sobel_DE10-master/V_HDMI/I2C_Controller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218092450 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 HDMI_I2C_WRITE_WDATA.v(54) " "Verilog HDL assignment warning at HDMI_I2C_WRITE_WDATA.v(54): truncated value with size 32 to match size of target (8)" {  } { { "V_HDMI/HDMI_I2C_WRITE_WDATA.v" "" { Text "D:/Sobel_DE10-master/V_HDMI/HDMI_I2C_WRITE_WDATA.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218092450 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_IF DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG " "Elaborating entity \"AUDIO_IF\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\"" {  } { { "V_HDMI/HDMI_TX_AD7513.v" "u_AVG" { Text "D:/Sobel_DE10-master/V_HDMI/HDMI_TX_AD7513.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218092612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_IF.v(113) " "Verilog HDL assignment warning at AUDIO_IF.v(113): truncated value with size 32 to match size of target (6)" {  } { { "V_HDMI/AUDIO_IF.v" "" { Text "D:/Sobel_DE10-master/V_HDMI/AUDIO_IF.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218092612 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_IF.v(129) " "Verilog HDL assignment warning at AUDIO_IF.v(129): truncated value with size 32 to match size of target (7)" {  } { { "V_HDMI/AUDIO_IF.v" "" { Text "D:/Sobel_DE10-master/V_HDMI/AUDIO_IF.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218092612 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_IF.v(155) " "Verilog HDL assignment warning at AUDIO_IF.v(155): truncated value with size 32 to match size of target (6)" {  } { { "V_HDMI/AUDIO_IF.v" "" { Text "D:/Sobel_DE10-master/V_HDMI/AUDIO_IF.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218092612 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tracking DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|tracking:tracking_dut " "Elaborating entity \"tracking\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|tracking:tracking_dut\"" {  } { { "DE10_NANO_D8M_RTL.v" "tracking_dut" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218092713 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tracking.sv(154) " "Verilog HDL assignment warning at tracking.sv(154): truncated value with size 32 to match size of target (12)" {  } { { "location_tracking/tracking.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/tracking.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218092713 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|tracking:tracking_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tracking.sv(155) " "Verilog HDL assignment warning at tracking.sv(155): truncated value with size 32 to match size of target (12)" {  } { { "location_tracking/tracking.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/tracking.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218092713 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|tracking:tracking_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tracking.sv(163) " "Verilog HDL assignment warning at tracking.sv(163): truncated value with size 32 to match size of target (12)" {  } { { "location_tracking/tracking.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/tracking.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218092713 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|tracking:tracking_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tracking.sv(164) " "Verilog HDL assignment warning at tracking.sv(164): truncated value with size 32 to match size of target (12)" {  } { { "location_tracking/tracking.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/tracking.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218092713 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|tracking:tracking_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tracking.sv(165) " "Verilog HDL assignment warning at tracking.sv(165): truncated value with size 32 to match size of target (12)" {  } { { "location_tracking/tracking.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/tracking.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218092713 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|tracking:tracking_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tracking.sv(166) " "Verilog HDL assignment warning at tracking.sv(166): truncated value with size 32 to match size of target (12)" {  } { { "location_tracking/tracking.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/tracking.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218092713 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|tracking:tracking_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|tracking:tracking_dut\|fifo:fifo_in_inst " "Elaborating entity \"fifo\" for hierarchy \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|tracking:tracking_dut\|fifo:fifo_in_inst\"" {  } { { "location_tracking/tracking.sv" "fifo_in_inst" { Text "D:/Sobel_DE10-master/location_tracking/tracking.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218092813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fifo.sv(71) " "Verilog HDL assignment warning at fifo.sv(71): truncated value with size 32 to match size of target (11)" {  } { { "location_tracking/fifo.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/fifo.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218092813 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|tracking:tracking_dut|fifo:fifo_in_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fifo.sv(72) " "Verilog HDL assignment warning at fifo.sv(72): truncated value with size 32 to match size of target (11)" {  } { { "location_tracking/fifo.sv" "" { Text "D:/Sobel_DE10-master/location_tracking/fifo.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652218092829 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|tracking:tracking_dut|fifo:fifo_in_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1652218095487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.10.16:28:19 Progress: Loading sld2d1b536e/alt_sld_fab_wrapper_hw.tcl " "2022.05.10.16:28:19 Progress: Loading sld2d1b536e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218099777 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218102575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218102879 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218105777 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218105930 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218106080 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218106262 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218106294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218106309 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1652218107050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2d1b536e/alt_sld_fab.v" "" { Text "D:/Sobel_DE10-master/db/ip/sld2d1b536e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218107428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218107428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Sobel_DE10-master/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218107635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218107635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Sobel_DE10-master/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218107729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218107729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Sobel_DE10-master/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218107898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218107898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Sobel_DE10-master/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218108083 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Sobel_DE10-master/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218108083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218108083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Sobel_DE10-master/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652218108259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218108259 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|Ram0 " "RAM logic \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "V_HDMI/AUDIO_IF.v" "Ram0" { Text "D:/Sobel_DE10-master/V_HDMI/AUDIO_IF.v" 166 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1652218112071 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652218112071 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652218122127 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HDMI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"HDMI_I2C_SCL\" and its non-tri-state driver." {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1652218122305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HDMI_I2S " "Inserted always-enabled tri-state buffer between \"HDMI_I2S\" and its non-tri-state driver." {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1652218122305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HDMI_LRCLK " "Inserted always-enabled tri-state buffer between \"HDMI_LRCLK\" and its non-tri-state driver." {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1652218122305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HDMI_SCLK " "Inserted always-enabled tri-state buffer between \"HDMI_SCLK\" and its non-tri-state driver." {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1652218122305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAMERA_I2C_SCL " "Inserted always-enabled tri-state buffer between \"CAMERA_I2C_SCL\" and its non-tri-state driver." {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 31 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1652218122305 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MIPI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"MIPI_I2C_SCL\" and its non-tri-state driver." {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1652218122305 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1652218122305 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_MCLK " "bidirectional pin \"HDMI_MCLK\" has no driver" {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652218122307 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1652218122307 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~_emulated DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 " "Register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN\" is converted into an equivalent circuit using register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~_emulated\" and latch \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1\"" {  } { { "V_Auto/VCM_I2C.v" "" { Text "D:/Sobel_DE10-master/V_Auto/VCM_I2C.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652218122343 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~_emulated DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 " "Register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]\" is converted into an equivalent circuit using register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~_emulated\" and latch \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Sobel_DE10-master/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652218122343 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~_emulated DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~5 " "Register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]\" is converted into an equivalent circuit using register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~_emulated\" and latch \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~5\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Sobel_DE10-master/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652218122343 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~_emulated DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 " "Register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]\" is converted into an equivalent circuit using register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~_emulated\" and latch \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Sobel_DE10-master/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652218122343 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~_emulated DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~13 " "Register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]\" is converted into an equivalent circuit using register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~_emulated\" and latch \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~13\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Sobel_DE10-master/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652218122343 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~_emulated DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~17 " "Register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]\" is converted into an equivalent circuit using register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~_emulated\" and latch \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~17\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Sobel_DE10-master/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652218122343 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~_emulated DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~21 " "Register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]\" is converted into an equivalent circuit using register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~_emulated\" and latch \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~21\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Sobel_DE10-master/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652218122343 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~_emulated DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~25 " "Register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]\" is converted into an equivalent circuit using register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~_emulated\" and latch \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~25\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Sobel_DE10-master/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652218122343 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~_emulated DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~29 " "Register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]\" is converted into an equivalent circuit using register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~_emulated\" and latch \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~29\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Sobel_DE10-master/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652218122343 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~_emulated DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~33 " "Register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]\" is converted into an equivalent circuit using register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~_emulated\" and latch \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~33\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Sobel_DE10-master/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652218122343 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~_emulated DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~37 " "Register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]\" is converted into an equivalent circuit using register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~_emulated\" and latch \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~37\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Sobel_DE10-master/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652218122343 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~_emulated DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~41 " "Register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]\" is converted into an equivalent circuit using register \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~_emulated\" and latch \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~41\"" {  } { { "V_Auto/F_VCM.v" "" { Text "D:/Sobel_DE10-master/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652218122343 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1652218122343 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HDMI_I2C_SCL~synth " "Node \"HDMI_I2C_SCL~synth\"" {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652218129160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HDMI_I2S~synth " "Node \"HDMI_I2S~synth\"" {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652218129160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HDMI_LRCLK~synth " "Node \"HDMI_LRCLK~synth\"" {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652218129160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HDMI_SCLK~synth " "Node \"HDMI_SCLK~synth\"" {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652218129160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAMERA_I2C_SCL~synth " "Node \"CAMERA_I2C_SCL~synth\"" {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652218129160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MIPI_I2C_SCL~synth " "Node \"MIPI_I2C_SCL~synth\"" {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652218129160 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652218129160 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CAMERA_PWDN_n VCC " "Pin \"CAMERA_PWDN_n\" is stuck at VCC" {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652218129160 "|painting_top|CAMERA_PWDN_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652218129160 "|painting_top|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652218129160 "|painting_top|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652218129160 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218129441 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "138 " "138 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652218133105 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "D:/Sobel_DE10-master/db/altsyncram_6lq1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "D:/Sobel_DE10-master/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/Line_Buffer_J.v" 85 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/RAW2RGB_J.v" 69 0 0 } } { "DE10_NANO_D8M_RTL.v" "" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 193 0 0 } } { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 111 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218133121 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "D:/Sobel_DE10-master/db/altsyncram_6lq1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "D:/Sobel_DE10-master/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/Line_Buffer_J.v" 74 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/RAW2RGB_J.v" 69 0 0 } } { "DE10_NANO_D8M_RTL.v" "" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 193 0 0 } } { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 111 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218133121 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "D:/Sobel_DE10-master/db/altsyncram_6lq1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "D:/Sobel_DE10-master/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/Line_Buffer_J.v" 63 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "D:/Sobel_DE10-master/V_D8M/RAW2RGB_J.v" 69 0 0 } } { "DE10_NANO_D8M_RTL.v" "" { Text "D:/Sobel_DE10-master/DE10_NANO_D8M_RTL.v" 193 0 0 } } { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 111 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218133121 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig " "Logic cell \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig\"" {  } { { "V_Auto/VCM_I2C.v" "const_zero_sig" { Text "D:/Sobel_DE10-master/V_Auto/VCM_I2C.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652218133136 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig " "Logic cell \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "const_zero_sig" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_CAMERA_CONFIG.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652218133136 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig " "Logic cell \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "const_zero_sig" { Text "D:/Sobel_DE10-master/V_D8M/MIPI_BRIDGE_CONFIG.v" 274 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652218133136 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1652218133136 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Sobel_DE10-master/output_files/DE10_NANO_D8M_RTL.map.smsg " "Generated suppressed messages file D:/Sobel_DE10-master/output_files/DE10_NANO_D8M_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218133726 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 3 0 0 " "Adding 21 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652218137131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652218137131 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1652218137570 ""}  } { { "altera_pll.v" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1652218137570 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1652218137585 ""}  } { { "altera_pll.v" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1652218137585 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1652218137601 ""}  } { { "altera_pll.v" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1652218137601 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652218138131 "|painting_top|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652218138131 "|painting_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652218138131 "|painting_top|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652218138131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4016 " "Implemented 4016 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652218138139 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652218138139 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1652218138139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3530 " "Implemented 3530 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652218138139 ""} { "Info" "ICUT_CUT_TM_RAMS" "410 " "Implemented 410 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652218138139 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1652218138139 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1652218138139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652218138139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 143 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5014 " "Peak virtual memory: 5014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652218143386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 16:29:03 2022 " "Processing ended: Tue May 10 16:29:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652218143386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652218143386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652218143386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652218143386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652218145113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652218145127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 16:29:04 2022 " "Processing started: Tue May 10 16:29:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652218145127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652218145127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_NANO_D8M_RTL -c DE10_NANO_D8M_RTL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_NANO_D8M_RTL -c DE10_NANO_D8M_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652218145127 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652218145231 ""}
{ "Info" "0" "" "Project  = DE10_NANO_D8M_RTL" {  } {  } 0 0 "Project  = DE10_NANO_D8M_RTL" 0 0 "Fitter" 0 0 1652218145231 ""}
{ "Info" "0" "" "Revision = DE10_NANO_D8M_RTL" {  } {  } 0 0 "Revision = DE10_NANO_D8M_RTL" 0 0 "Fitter" 0 0 1652218145231 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652218145647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652218145647 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_NANO_D8M_RTL 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DE10_NANO_D8M_RTL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652218145716 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652218145763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652218145763 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1652218145879 ""}  } { { "altera_pll.v" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1652218145879 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1652218145895 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1652218145932 ""}  } { { "altera_pll.v" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1652218145932 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1652218145948 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652218146555 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652218146583 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652218147023 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1652218147247 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1652218160024 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G11 " "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1652218160342 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 873 global CLKCTRL_G9 " "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 873 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1652218160342 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 14 global CLKCTRL_G2 " "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 14 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1652218160342 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1652218160342 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MIPI_PIXEL_CLK~inputCLKENA0 424 global CLKCTRL_G15 " "MIPI_PIXEL_CLK~inputCLKENA0 with 424 fanout uses global clock CLKCTRL_G15" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1652218160350 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1652218160350 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 114 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 114 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1652218160350 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1652218160350 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver MIPI_PIXEL_CLK~inputCLKENA0 CLKCTRL_G15 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver MIPI_PIXEL_CLK~inputCLKENA0, placed at CLKCTRL_G15" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad MIPI_PIXEL_CLK PIN_E8 " "Refclk input I/O pad MIPI_PIXEL_CLK is placed onto PIN_E8" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1652218160350 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1652218160350 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1652218160350 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652218160350 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1652218161781 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652218161789 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652218161789 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652218161789 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652218161789 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1652218161789 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10_NANO_D8M_RTL.sdc " "Synopsys Design Constraints File file not found: 'DE10_NANO_D8M_RTL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652218161812 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218161832 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652218161832 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK2_50 " "Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS FPGA_CLK2_50 " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS is being clocked by FPGA_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218161832 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652218161832 "|painting_top|FPGA_CLK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_PIXEL_CLK " "Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\|ram_block1a312~porta_memory_reg MIPI_PIXEL_CLK " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\|ram_block1a312~porta_memory_reg is being clocked by MIPI_PIXEL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218161832 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652218161832 "|painting_top|MIPI_PIXEL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RESET_DELAY:dl\|DELAY\[1\] FPGA_CLK1_50 " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RESET_DELAY:dl\|DELAY\[1\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218161840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652218161840 "|painting_top|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218161840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652218161840 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218161840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652218161840 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218161840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652218161840 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_VS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218161840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652218161840 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218161840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652218161840 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[0\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[0\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218161840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652218161840 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218161840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652218161840 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218161840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652218161840 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[0\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[0\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218161840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652218161840 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|lrclk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652218161881 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1652218161881 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652218161897 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652218161897 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1652218161897 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1652218161897 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652218161897 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652218161897 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652218161897 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1652218161897 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652218162066 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652218162081 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652218162081 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652218162097 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652218162097 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652218162097 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652218162529 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652218162545 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652218162545 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652218162960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652218162960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652218162960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652218162960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652218162960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652218162960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652218162960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652218162960 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1652218162960 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652218162960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652218169080 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1652218169929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652218181289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652218197555 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652218204577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652218204577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652218206859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "D:/Sobel_DE10-master/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652218219842 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652218219842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652218225206 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652218225206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652218225206 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.69 " "Total time spent on timing analysis during the Fitter is 3.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652218233544 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652218233777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652218237824 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652218237826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652218242941 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652218253424 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1652218253953 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "7 " "Following 7 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently enabled " "Pin HDMI_I2C_SCL has a permanently enabled output enable" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Sobel_DE10-master/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652218253983 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S a permanently enabled " "Pin HDMI_I2S has a permanently enabled output enable" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HDMI_I2S } } } { "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } } { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Sobel_DE10-master/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652218253983 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently enabled " "Pin HDMI_LRCLK has a permanently enabled output enable" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HDMI_LRCLK } } } { "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Sobel_DE10-master/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652218253983 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HDMI_MCLK } } } { "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/Sobel_DE10-master/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652218253983 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently enabled " "Pin HDMI_SCLK has a permanently enabled output enable" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HDMI_SCLK } } } { "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Sobel_DE10-master/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652218253983 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAMERA_I2C_SCL a permanently enabled " "Pin CAMERA_I2C_SCL has a permanently enabled output enable" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CAMERA_I2C_SCL } } } { "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } } { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/Sobel_DE10-master/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652218253983 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MIPI_I2C_SCL a permanently enabled " "Pin MIPI_I2C_SCL has a permanently enabled output enable" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "3D_Painting_Top/3d_painting_top.sv" "" { Text "D:/Sobel_DE10-master/3D_Painting_Top/3d_painting_top.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Sobel_DE10-master/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652218253983 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1652218253983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Sobel_DE10-master/output_files/DE10_NANO_D8M_RTL.fit.smsg " "Generated suppressed messages file D:/Sobel_DE10-master/output_files/DE10_NANO_D8M_RTL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652218254526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6740 " "Peak virtual memory: 6740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652218265489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 16:31:05 2022 " "Processing ended: Tue May 10 16:31:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652218265489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:01 " "Elapsed time: 00:02:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652218265489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:32 " "Total CPU time (on all processors): 00:04:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652218265489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652218265489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652218267975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652218267985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 16:31:07 2022 " "Processing started: Tue May 10 16:31:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652218267985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652218267985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_NANO_D8M_RTL -c DE10_NANO_D8M_RTL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_NANO_D8M_RTL -c DE10_NANO_D8M_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652218267985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652218269584 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652218279241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652218291454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 16:31:31 2022 " "Processing ended: Tue May 10 16:31:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652218291454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652218291454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652218291454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652218291454 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652218292323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652218293014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652218293014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 16:31:32 2022 " "Processing started: Tue May 10 16:31:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652218293014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652218293014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_NANO_D8M_RTL -c DE10_NANO_D8M_RTL " "Command: quartus_sta DE10_NANO_D8M_RTL -c DE10_NANO_D8M_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652218293014 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652218293147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652218295098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652218295098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218295149 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218295149 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1652218296056 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652218297307 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652218297307 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652218297307 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652218297307 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1652218297307 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10_NANO_D8M_RTL.sdc " "Synopsys Design Constraints File file not found: 'DE10_NANO_D8M_RTL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652218297392 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218297423 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218297423 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK2_50 " "Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS FPGA_CLK2_50 " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS is being clocked by FPGA_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218297423 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218297423 "|painting_top|FPGA_CLK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_PIXEL_CLK " "Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\|ram_block1a215~porta_address_reg6 MIPI_PIXEL_CLK " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\|ram_block1a215~porta_address_reg6 is being clocked by MIPI_PIXEL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218297423 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218297423 "|painting_top|MIPI_PIXEL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RESET_DELAY:dl\|DELAY\[15\] FPGA_CLK1_50 " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RESET_DELAY:dl\|DELAY\[15\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218297423 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218297423 "|painting_top|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218297442 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218297442 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218297442 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218297442 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218297442 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218297442 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_VS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218297442 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218297442 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218297492 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218297492 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[0\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[0\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218297492 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218297492 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218297492 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218297492 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218297507 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218297507 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[5\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[5\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218297507 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218297507 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|lrclk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652218297539 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652218297840 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652218297909 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652218297909 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652218297909 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652218297909 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1652218298009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.384 " "Worst-case setup slack is 10.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218298140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218298140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.384               0.000 altera_reserved_tck  " "   10.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218298140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218298140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218298195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218298195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 altera_reserved_tck  " "    0.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218298195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218298195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.022 " "Worst-case recovery slack is 30.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218298226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218298226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.022               0.000 altera_reserved_tck  " "   30.022               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218298226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218298226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.054 " "Worst-case removal slack is 1.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218298272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218298272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 altera_reserved_tck  " "    1.054               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218298272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218298272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.404 " "Worst-case minimum pulse width slack is 15.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218298310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218298310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.404               0.000 altera_reserved_tck  " "   15.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218298310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218298310 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1652218298457 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652218298510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652218304414 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218306204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218306204 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK2_50 " "Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS FPGA_CLK2_50 " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS is being clocked by FPGA_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218306204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218306204 "|painting_top|FPGA_CLK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_PIXEL_CLK " "Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\|ram_block1a215~porta_address_reg6 MIPI_PIXEL_CLK " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\|ram_block1a215~porta_address_reg6 is being clocked by MIPI_PIXEL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218306204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218306204 "|painting_top|MIPI_PIXEL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RESET_DELAY:dl\|DELAY\[15\] FPGA_CLK1_50 " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RESET_DELAY:dl\|DELAY\[15\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218306204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218306204 "|painting_top|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218306204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218306204 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218306204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218306204 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218306204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218306204 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_VS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218306204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218306204 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218306204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218306204 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[0\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[0\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218306204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218306204 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218306219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218306219 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218306219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218306219 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[5\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[5\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218306219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218306219 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|lrclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652218306446 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652218306475 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652218306475 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652218306475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.557 " "Worst-case setup slack is 10.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218306558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218306558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.557               0.000 altera_reserved_tck  " "   10.557               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218306558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218306558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.435 " "Worst-case hold slack is 0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218306595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218306595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 altera_reserved_tck  " "    0.435               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218306595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218306595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.108 " "Worst-case recovery slack is 30.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218306642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218306642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.108               0.000 altera_reserved_tck  " "   30.108               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218306642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218306642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.984 " "Worst-case removal slack is 0.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218306673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218306673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 altera_reserved_tck  " "    0.984               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218306673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218306673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.419 " "Worst-case minimum pulse width slack is 15.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218306727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218306727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.419               0.000 altera_reserved_tck  " "   15.419               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218306727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218306727 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1652218306858 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652218307579 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652218312363 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218313610 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218313610 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK2_50 " "Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS FPGA_CLK2_50 " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS is being clocked by FPGA_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218313610 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218313610 "|painting_top|FPGA_CLK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_PIXEL_CLK " "Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\|ram_block1a215~porta_address_reg6 MIPI_PIXEL_CLK " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\|ram_block1a215~porta_address_reg6 is being clocked by MIPI_PIXEL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218313610 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218313610 "|painting_top|MIPI_PIXEL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RESET_DELAY:dl\|DELAY\[15\] FPGA_CLK1_50 " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RESET_DELAY:dl\|DELAY\[15\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218313612 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218313612 "|painting_top|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218313612 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218313612 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218313612 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218313612 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218313612 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218313612 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_VS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218313620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218313620 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218313620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218313620 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[0\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[0\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218313620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218313620 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218313620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218313620 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218313620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218313620 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[5\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[5\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218313620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218313620 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|lrclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652218313846 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652218313878 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652218313878 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652218313878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.644 " "Worst-case setup slack is 13.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218313931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218313931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.644               0.000 altera_reserved_tck  " "   13.644               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218313931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218313931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218313962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218313962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218313962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218313962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.401 " "Worst-case recovery slack is 31.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218314009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218314009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.401               0.000 altera_reserved_tck  " "   31.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218314009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218314009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.389 " "Worst-case removal slack is 0.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218314063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218314063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 altera_reserved_tck  " "    0.389               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218314063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218314063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.350 " "Worst-case minimum pulse width slack is 15.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218314110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218314110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.350               0.000 altera_reserved_tck  " "   15.350               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218314110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218314110 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1652218314247 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218315107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218315107 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK2_50 " "Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS FPGA_CLK2_50 " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS is being clocked by FPGA_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218315107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218315107 "|painting_top|FPGA_CLK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_PIXEL_CLK " "Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\|ram_block1a215~porta_address_reg6 MIPI_PIXEL_CLK " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_i4q1:auto_generated\|ram_block1a215~porta_address_reg6 is being clocked by MIPI_PIXEL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218315107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218315107 "|painting_top|MIPI_PIXEL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RESET_DELAY:dl\|DELAY\[15\] FPGA_CLK1_50 " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RESET_DELAY:dl\|DELAY\[15\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218315107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218315107 "|painting_top|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218315107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218315107 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218315107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218315107 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218315107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218315107 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_VS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218315107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218315107 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218315107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218315107 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[0\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[0\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218315107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218315107 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218315107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218315107 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218315122 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218315122 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Node: DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[5\] DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Register DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[5\] is being clocked by DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652218315122 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652218315122 "|painting_top|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|lrclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652218315347 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652218315378 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652218315378 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652218315378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.224 " "Worst-case setup slack is 14.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218315418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218315418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.224               0.000 altera_reserved_tck  " "   14.224               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218315418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218315418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.109 " "Worst-case hold slack is 0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218315459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218315459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 altera_reserved_tck  " "    0.109               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218315459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218315459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.627 " "Worst-case recovery slack is 31.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218315508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218315508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.627               0.000 altera_reserved_tck  " "   31.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218315508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218315508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.316 " "Worst-case removal slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218315540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218315540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 altera_reserved_tck  " "    0.316               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218315540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218315540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.370 " "Worst-case minimum pulse width slack is 15.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218315577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218315577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.370               0.000 altera_reserved_tck  " "   15.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652218315577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652218315577 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652218320623 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652218320639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 67 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5398 " "Peak virtual memory: 5398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652218321525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 16:32:01 2022 " "Processing ended: Tue May 10 16:32:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652218321525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652218321525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652218321525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652218321525 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 249 s " "Quartus Prime Full Compilation was successful. 0 errors, 249 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652218322857 ""}
