{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576073063515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576073063531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 09:04:23 2019 " "Processing started: Wed Dec 11 09:04:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576073063531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073063531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dj_roomba -c dj_roomba " "Command: quartus_map --read_settings_files=on --write_settings_files=off dj_roomba -c dj_roomba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073063531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576073064110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576073064110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/rom_data/rom_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/rom_data/rom_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_data-SYN " "Found design unit 1: rom_data-SYN" {  } { { "../../src/rom_data/rom_data.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/rom_data/rom_data.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072647 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_data " "Found entity 1: rom_data" {  } { { "../../src/rom_data/rom_data.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/rom_data/rom_data.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/rom_instructions/rom_instructions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/rom_instructions/rom_instructions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_instructions-SYN " "Found design unit 1: rom_instructions-SYN" {  } { { "../../src/rom_instructions/rom_instructions.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/rom_instructions/rom_instructions.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072647 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_instructions " "Found entity 1: rom_instructions" {  } { { "../../src/rom_instructions/rom_instructions.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/rom_instructions/rom_instructions.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "../../src/audio_ip/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "../../src/audio_ip/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "../../src/audio_ip/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "../../src/audio_ip/Altera_UP_I2C.v" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "../../src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "../../src/audio_ip/Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "../../src/audio_ip/Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "../../src/audio_ip/Altera_UP_Slow_Clock_Generator.v" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/audio_ip/audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "../../src/audio_ip/audio_and_video_config.v" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/audio_ip/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "../../src/audio_ip/audio_codec.v" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/audio_ip/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../../src/audio_ip/clock_generator.v" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072725 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/generic_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/generic_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_counter-beh " "Found design unit 1: generic_counter-beh" {  } { { "../../src/generic_counter.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/generic_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072725 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_counter " "Found entity 1: generic_counter" {  } { { "../../src/generic_counter.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/generic_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/channel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/channel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel-imp " "Found design unit 1: channel-imp" {  } { { "../../src/channel.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/channel.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072741 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "../../src/channel.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/channel.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/dj_roomba_3000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/dj_roomba_3000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dj_roomba_3000-beh " "Found design unit 1: dj_roomba_3000-beh" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/dj_roomba_3000.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072741 ""} { "Info" "ISGN_ENTITY_NAME" "1 dj_roomba_3000 " "Found entity 1: dj_roomba_3000" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/dj_roomba_3000.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab9/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-beh " "Found design unit 1: top-beh" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072741 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576073072741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073072741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576073072803 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writedata_left top.vhd(88) " "Verilog HDL or VHDL warning at top.vhd(88): object \"writedata_left\" assigned a value but never read" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/top.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576073072803 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writedata_right top.vhd(89) " "Verilog HDL or VHDL warning at top.vhd(89): object \"writedata_right\" assigned a value but never read" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/top.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576073072803 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_counter generic_counter:uut " "Elaborating entity \"generic_counter\" for hierarchy \"generic_counter:uut\"" {  } { { "../../src/top.vhd" "uut" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/top.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576073072823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dj_roomba_3000 dj_roomba_3000:dj_roomba " "Elaborating entity \"dj_roomba_3000\" for hierarchy \"dj_roomba_3000:dj_roomba\"" {  } { { "../../src/top.vhd" "dj_roomba" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/top.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576073072839 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_address dj_roomba_3000.vhd(106) " "VHDL Signal Declaration warning at dj_roomba_3000.vhd(106): used implicit default value for signal \"data_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/dj_roomba_3000.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576073072839 "|top|dj_roomba_3000:dj_roomba"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_address_reg dj_roomba_3000.vhd(107) " "Verilog HDL or VHDL warning at dj_roomba_3000.vhd(107): object \"data_address_reg\" assigned a value but never read" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/dj_roomba_3000.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576073072839 "|top|dj_roomba_3000:dj_roomba"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_address_0 dj_roomba_3000.vhd(108) " "Verilog HDL or VHDL warning at dj_roomba_3000.vhd(108): object \"data_address_0\" assigned a value but never read" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/dj_roomba_3000.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576073072839 "|top|dj_roomba_3000:dj_roomba"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_address_1 dj_roomba_3000.vhd(109) " "Verilog HDL or VHDL warning at dj_roomba_3000.vhd(109): object \"data_address_1\" assigned a value but never read" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/dj_roomba_3000.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576073072839 "|top|dj_roomba_3000:dj_roomba"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "16 15 dj_roomba_3000.vhd(198) " "VHDL expression error at dj_roomba_3000.vhd(198): expression has 16 elements, but must have 15 elements" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/dj_roomba_3000.vhd" 198 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1576073072839 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "dj_roomba_3000:dj_roomba " "Can't elaborate user hierarchy \"dj_roomba_3000:dj_roomba\"" {  } { { "../../src/top.vhd" "dj_roomba" { Text "C:/Users/briza/Documents/GitHub/HDL/lab9/src/top.vhd" 119 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576073072839 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576073073003 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 11 09:04:33 2019 " "Processing ended: Wed Dec 11 09:04:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576073073003 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576073073003 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576073073003 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576073073003 ""}
