Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr 28 17:52:33 2023
| Host         : Z2-R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rooth_soc_timing_summary_routed.rpt -pb rooth_soc_timing_summary_routed.pb -rpx rooth_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rooth_soc
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/current_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/current_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/current_state_reg[2]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_ctrl_top/u_sd_init/div_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 930 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.503        0.000                      0                 7140        0.076        0.000                      0                 7140        7.000        0.000                       0                  3293  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
refer_clk           {0.000 10.000}     20.000          50.000          
  clk_out1_clk_pll  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_pll  {10.000 20.000}    20.000          50.000          
  clkfbout_clk_pll  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
refer_clk                                                                                                                                                             7.000        0.000                       0                     1  
  clk_out1_clk_pll        2.503        0.000                      0                 7032        0.076        0.000                      0                 7032        9.500        0.000                       0                  3247  
  clk_out2_clk_pll       16.725        0.000                      0                   75        0.193        0.000                      0                   75        9.500        0.000                       0                    42  
  clkfbout_clk_pll                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_pll  clk_out1_clk_pll        6.836        0.000                      0                   45        9.692        0.000                      0                   45  
clk_out1_clk_pll  clk_out2_clk_pll        6.811        0.000                      0                   17       10.203        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  refer_clk
  To Clock:  refer_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refer_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { refer_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/inst_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.004ns  (logic 5.026ns (29.558%)  route 11.978ns (70.442%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.909ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.483    -1.909    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.216 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.412     1.628    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30][0]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.105     1.733 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.733    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I0_O)      0.199     1.932 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.797     3.729    u_rooth_0/u_if_as_0/inst_mem_data_o[7]
    SLICE_X61Y58         LUT5 (Prop_lut5_I0_O)        0.250     3.979 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_159/O
                         net (fo=2, routed)           0.617     4.596    u_rooth_0/u_if_as_0/u_inst_mem_0_i_159_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.105     4.701 r  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27/O
                         net (fo=2, routed)           0.662     5.362    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.105     5.467 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17/O
                         net (fo=18, routed)          0.540     6.007    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.105     6.112 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3/O
                         net (fo=16, routed)          0.767     6.879    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.105     6.984 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_2/O
                         net (fo=2, routed)           0.709     7.693    u_rooth_0/u_if_ex_0/rs2_data_o_reg[30][7]
    SLICE_X80Y81         LUT6 (Prop_lut6_I4_O)        0.105     7.798 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.788     8.586    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X90Y73         LUT5 (Prop_lut5_I0_O)        0.105     8.691 r  u_rooth_0/u_if_ex_0/divisor_r[26]_i_4/O
                         net (fo=2, routed)           0.000     8.691    u_rooth_0/u_if_ex_0/divisor_r[26]_i_4_n_0
    SLICE_X90Y73         MUXF7 (Prop_muxf7_I1_O)      0.178     8.869 r  u_rooth_0/u_if_ex_0/divisor_r_reg[26]_i_2/O
                         net (fo=6, routed)           0.691     9.560    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X86Y70         LUT2 (Prop_lut2_I1_O)        0.241     9.801 r  u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14/O
                         net (fo=1, routed)           0.000     9.801    u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.294    10.095 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[26]_i_9/O[3]
                         net (fo=2, routed)           0.472    10.567    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_8[14]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.250    10.817 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_23/O
                         net (fo=1, routed)           0.465    11.283    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_0
    SLICE_X87Y68         LUT5 (Prop_lut5_I4_O)        0.105    11.388 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_22/O
                         net (fo=1, routed)           0.381    11.768    u_rooth_0/u_if_ex_0/flow_flag[1]_i_22_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    11.873 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_20/O
                         net (fo=1, routed)           0.113    11.986    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.091 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_13/O
                         net (fo=1, routed)           0.343    12.434    u_rooth_0/u_if_ex_0/flow_flag[1]_i_13_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.539 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.500    13.040    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X81Y72         LUT6 (Prop_lut6_I3_O)        0.105    13.145 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.349    13.494    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X80Y72         LUT6 (Prop_lut6_I2_O)        0.105    13.599 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.976    14.575    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X67Y70         LUT2 (Prop_lut2_I1_O)        0.124    14.699 r  u_rooth_0/u_if_de_0/inst_o[14]_i_1/O
                         net (fo=1, routed)           0.397    15.096    u_rooth_0/u_if_ex_0/inst_o_reg[31]_0[14]
    SLICE_X67Y70         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.279    18.445    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X67Y70         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[14]/C
                         clock pessimism             -0.557    17.888    
                         clock uncertainty           -0.062    17.826    
    SLICE_X67Y70         FDRE (Setup_fdre_C_D)       -0.228    17.598    u_rooth_0/u_if_ex_0/inst_o_reg[14]
  -------------------------------------------------------------------
                         required time                         17.598    
                         arrival time                         -15.096    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.908ns  (logic 5.028ns (29.738%)  route 11.880ns (70.262%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.909ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.483    -1.909    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.216 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.412     1.628    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30][0]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.105     1.733 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.733    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I0_O)      0.199     1.932 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.797     3.729    u_rooth_0/u_if_as_0/inst_mem_data_o[7]
    SLICE_X61Y58         LUT5 (Prop_lut5_I0_O)        0.250     3.979 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_159/O
                         net (fo=2, routed)           0.617     4.596    u_rooth_0/u_if_as_0/u_inst_mem_0_i_159_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.105     4.701 r  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27/O
                         net (fo=2, routed)           0.662     5.362    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.105     5.467 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17/O
                         net (fo=18, routed)          0.540     6.007    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.105     6.112 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3/O
                         net (fo=16, routed)          0.767     6.879    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.105     6.984 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_2/O
                         net (fo=2, routed)           0.709     7.693    u_rooth_0/u_if_ex_0/rs2_data_o_reg[30][7]
    SLICE_X80Y81         LUT6 (Prop_lut6_I4_O)        0.105     7.798 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.788     8.586    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X90Y73         LUT5 (Prop_lut5_I0_O)        0.105     8.691 r  u_rooth_0/u_if_ex_0/divisor_r[26]_i_4/O
                         net (fo=2, routed)           0.000     8.691    u_rooth_0/u_if_ex_0/divisor_r[26]_i_4_n_0
    SLICE_X90Y73         MUXF7 (Prop_muxf7_I1_O)      0.178     8.869 r  u_rooth_0/u_if_ex_0/divisor_r_reg[26]_i_2/O
                         net (fo=6, routed)           0.691     9.560    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X86Y70         LUT2 (Prop_lut2_I1_O)        0.241     9.801 r  u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14/O
                         net (fo=1, routed)           0.000     9.801    u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.294    10.095 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[26]_i_9/O[3]
                         net (fo=2, routed)           0.472    10.567    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_8[14]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.250    10.817 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_23/O
                         net (fo=1, routed)           0.465    11.283    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_0
    SLICE_X87Y68         LUT5 (Prop_lut5_I4_O)        0.105    11.388 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_22/O
                         net (fo=1, routed)           0.381    11.768    u_rooth_0/u_if_ex_0/flow_flag[1]_i_22_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    11.873 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_20/O
                         net (fo=1, routed)           0.113    11.986    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.091 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_13/O
                         net (fo=1, routed)           0.343    12.434    u_rooth_0/u_if_ex_0/flow_flag[1]_i_13_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.539 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.500    13.040    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X81Y72         LUT6 (Prop_lut6_I3_O)        0.105    13.145 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.349    13.494    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X80Y72         LUT6 (Prop_lut6_I2_O)        0.105    13.599 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.825    14.424    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X80Y79         LUT2 (Prop_lut2_I1_O)        0.126    14.550 r  u_rooth_0/u_if_de_0/pc_adder_o[15]_i_1__0/O
                         net (fo=1, routed)           0.449    14.999    u_rooth_0/u_if_ex_0/pc_adder_o_reg[31]_0[15]
    SLICE_X83Y79         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.284    18.450    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X83Y79         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[15]/C
                         clock pessimism             -0.557    17.893    
                         clock uncertainty           -0.062    17.831    
    SLICE_X83Y79         FDRE (Setup_fdre_C_D)       -0.225    17.606    u_rooth_0/u_if_ex_0/pc_adder_o_reg[15]
  -------------------------------------------------------------------
                         required time                         17.606    
                         arrival time                         -14.999    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/inst_o_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.909ns  (logic 5.007ns (29.612%)  route 11.902ns (70.388%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.909ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.483    -1.909    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.216 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.412     1.628    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30][0]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.105     1.733 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.733    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I0_O)      0.199     1.932 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.797     3.729    u_rooth_0/u_if_as_0/inst_mem_data_o[7]
    SLICE_X61Y58         LUT5 (Prop_lut5_I0_O)        0.250     3.979 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_159/O
                         net (fo=2, routed)           0.617     4.596    u_rooth_0/u_if_as_0/u_inst_mem_0_i_159_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.105     4.701 r  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27/O
                         net (fo=2, routed)           0.662     5.362    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.105     5.467 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17/O
                         net (fo=18, routed)          0.540     6.007    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.105     6.112 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3/O
                         net (fo=16, routed)          0.767     6.879    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.105     6.984 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_2/O
                         net (fo=2, routed)           0.709     7.693    u_rooth_0/u_if_ex_0/rs2_data_o_reg[30][7]
    SLICE_X80Y81         LUT6 (Prop_lut6_I4_O)        0.105     7.798 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.788     8.586    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X90Y73         LUT5 (Prop_lut5_I0_O)        0.105     8.691 r  u_rooth_0/u_if_ex_0/divisor_r[26]_i_4/O
                         net (fo=2, routed)           0.000     8.691    u_rooth_0/u_if_ex_0/divisor_r[26]_i_4_n_0
    SLICE_X90Y73         MUXF7 (Prop_muxf7_I1_O)      0.178     8.869 r  u_rooth_0/u_if_ex_0/divisor_r_reg[26]_i_2/O
                         net (fo=6, routed)           0.691     9.560    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X86Y70         LUT2 (Prop_lut2_I1_O)        0.241     9.801 r  u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14/O
                         net (fo=1, routed)           0.000     9.801    u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.294    10.095 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[26]_i_9/O[3]
                         net (fo=2, routed)           0.472    10.567    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_8[14]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.250    10.817 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_23/O
                         net (fo=1, routed)           0.465    11.283    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_0
    SLICE_X87Y68         LUT5 (Prop_lut5_I4_O)        0.105    11.388 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_22/O
                         net (fo=1, routed)           0.381    11.768    u_rooth_0/u_if_ex_0/flow_flag[1]_i_22_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    11.873 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_20/O
                         net (fo=1, routed)           0.113    11.986    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.091 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_13/O
                         net (fo=1, routed)           0.343    12.434    u_rooth_0/u_if_ex_0/flow_flag[1]_i_13_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.539 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.500    13.040    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X81Y72         LUT6 (Prop_lut6_I3_O)        0.105    13.145 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.349    13.494    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X80Y72         LUT6 (Prop_lut6_I2_O)        0.105    13.599 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.344    13.943    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X80Y73         LUT6 (Prop_lut6_I0_O)        0.105    14.048 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0/O
                         net (fo=140, routed)         0.952    15.000    u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_0
    SLICE_X67Y80         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.280    18.446    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X67Y80         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[15]/C
                         clock pessimism             -0.557    17.889    
                         clock uncertainty           -0.062    17.827    
    SLICE_X67Y80         FDRE (Setup_fdre_C_CE)      -0.168    17.659    u_rooth_0/u_if_ex_0/inst_o_reg[15]
  -------------------------------------------------------------------
                         required time                         17.659    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/inst_o_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.909ns  (logic 5.007ns (29.612%)  route 11.902ns (70.388%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.909ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.483    -1.909    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.216 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.412     1.628    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30][0]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.105     1.733 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.733    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I0_O)      0.199     1.932 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.797     3.729    u_rooth_0/u_if_as_0/inst_mem_data_o[7]
    SLICE_X61Y58         LUT5 (Prop_lut5_I0_O)        0.250     3.979 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_159/O
                         net (fo=2, routed)           0.617     4.596    u_rooth_0/u_if_as_0/u_inst_mem_0_i_159_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.105     4.701 r  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27/O
                         net (fo=2, routed)           0.662     5.362    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.105     5.467 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17/O
                         net (fo=18, routed)          0.540     6.007    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.105     6.112 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3/O
                         net (fo=16, routed)          0.767     6.879    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.105     6.984 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_2/O
                         net (fo=2, routed)           0.709     7.693    u_rooth_0/u_if_ex_0/rs2_data_o_reg[30][7]
    SLICE_X80Y81         LUT6 (Prop_lut6_I4_O)        0.105     7.798 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.788     8.586    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X90Y73         LUT5 (Prop_lut5_I0_O)        0.105     8.691 r  u_rooth_0/u_if_ex_0/divisor_r[26]_i_4/O
                         net (fo=2, routed)           0.000     8.691    u_rooth_0/u_if_ex_0/divisor_r[26]_i_4_n_0
    SLICE_X90Y73         MUXF7 (Prop_muxf7_I1_O)      0.178     8.869 r  u_rooth_0/u_if_ex_0/divisor_r_reg[26]_i_2/O
                         net (fo=6, routed)           0.691     9.560    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X86Y70         LUT2 (Prop_lut2_I1_O)        0.241     9.801 r  u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14/O
                         net (fo=1, routed)           0.000     9.801    u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.294    10.095 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[26]_i_9/O[3]
                         net (fo=2, routed)           0.472    10.567    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_8[14]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.250    10.817 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_23/O
                         net (fo=1, routed)           0.465    11.283    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_0
    SLICE_X87Y68         LUT5 (Prop_lut5_I4_O)        0.105    11.388 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_22/O
                         net (fo=1, routed)           0.381    11.768    u_rooth_0/u_if_ex_0/flow_flag[1]_i_22_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    11.873 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_20/O
                         net (fo=1, routed)           0.113    11.986    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.091 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_13/O
                         net (fo=1, routed)           0.343    12.434    u_rooth_0/u_if_ex_0/flow_flag[1]_i_13_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.539 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.500    13.040    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X81Y72         LUT6 (Prop_lut6_I3_O)        0.105    13.145 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.349    13.494    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X80Y72         LUT6 (Prop_lut6_I2_O)        0.105    13.599 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.344    13.943    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X80Y73         LUT6 (Prop_lut6_I0_O)        0.105    14.048 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0/O
                         net (fo=140, routed)         0.952    15.000    u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_0
    SLICE_X67Y80         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.280    18.446    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X67Y80         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[16]/C
                         clock pessimism             -0.557    17.889    
                         clock uncertainty           -0.062    17.827    
    SLICE_X67Y80         FDRE (Setup_fdre_C_CE)      -0.168    17.659    u_rooth_0/u_if_ex_0/inst_o_reg[16]
  -------------------------------------------------------------------
                         required time                         17.659    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.909ns  (logic 5.007ns (29.612%)  route 11.902ns (70.388%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.909ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.483    -1.909    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.216 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.412     1.628    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30][0]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.105     1.733 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.733    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I0_O)      0.199     1.932 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.797     3.729    u_rooth_0/u_if_as_0/inst_mem_data_o[7]
    SLICE_X61Y58         LUT5 (Prop_lut5_I0_O)        0.250     3.979 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_159/O
                         net (fo=2, routed)           0.617     4.596    u_rooth_0/u_if_as_0/u_inst_mem_0_i_159_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.105     4.701 r  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27/O
                         net (fo=2, routed)           0.662     5.362    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.105     5.467 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17/O
                         net (fo=18, routed)          0.540     6.007    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.105     6.112 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3/O
                         net (fo=16, routed)          0.767     6.879    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.105     6.984 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_2/O
                         net (fo=2, routed)           0.709     7.693    u_rooth_0/u_if_ex_0/rs2_data_o_reg[30][7]
    SLICE_X80Y81         LUT6 (Prop_lut6_I4_O)        0.105     7.798 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.788     8.586    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X90Y73         LUT5 (Prop_lut5_I0_O)        0.105     8.691 r  u_rooth_0/u_if_ex_0/divisor_r[26]_i_4/O
                         net (fo=2, routed)           0.000     8.691    u_rooth_0/u_if_ex_0/divisor_r[26]_i_4_n_0
    SLICE_X90Y73         MUXF7 (Prop_muxf7_I1_O)      0.178     8.869 r  u_rooth_0/u_if_ex_0/divisor_r_reg[26]_i_2/O
                         net (fo=6, routed)           0.691     9.560    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X86Y70         LUT2 (Prop_lut2_I1_O)        0.241     9.801 r  u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14/O
                         net (fo=1, routed)           0.000     9.801    u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.294    10.095 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[26]_i_9/O[3]
                         net (fo=2, routed)           0.472    10.567    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_8[14]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.250    10.817 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_23/O
                         net (fo=1, routed)           0.465    11.283    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_0
    SLICE_X87Y68         LUT5 (Prop_lut5_I4_O)        0.105    11.388 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_22/O
                         net (fo=1, routed)           0.381    11.768    u_rooth_0/u_if_ex_0/flow_flag[1]_i_22_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    11.873 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_20/O
                         net (fo=1, routed)           0.113    11.986    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.091 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_13/O
                         net (fo=1, routed)           0.343    12.434    u_rooth_0/u_if_ex_0/flow_flag[1]_i_13_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.539 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.500    13.040    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X81Y72         LUT6 (Prop_lut6_I3_O)        0.105    13.145 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.349    13.494    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X80Y72         LUT6 (Prop_lut6_I2_O)        0.105    13.599 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.344    13.943    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X80Y73         LUT6 (Prop_lut6_I0_O)        0.105    14.048 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0/O
                         net (fo=140, routed)         0.952    15.000    u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_0
    SLICE_X67Y80         FDRE                                         r  u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.280    18.446    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X67Y80         FDRE                                         r  u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[0]/C
                         clock pessimism             -0.557    17.889    
                         clock uncertainty           -0.062    17.827    
    SLICE_X67Y80         FDRE (Setup_fdre_C_CE)      -0.168    17.659    u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[0]
  -------------------------------------------------------------------
                         required time                         17.659    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.909ns  (logic 5.007ns (29.612%)  route 11.902ns (70.388%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.909ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.483    -1.909    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.216 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.412     1.628    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30][0]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.105     1.733 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.733    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I0_O)      0.199     1.932 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.797     3.729    u_rooth_0/u_if_as_0/inst_mem_data_o[7]
    SLICE_X61Y58         LUT5 (Prop_lut5_I0_O)        0.250     3.979 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_159/O
                         net (fo=2, routed)           0.617     4.596    u_rooth_0/u_if_as_0/u_inst_mem_0_i_159_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.105     4.701 r  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27/O
                         net (fo=2, routed)           0.662     5.362    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.105     5.467 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17/O
                         net (fo=18, routed)          0.540     6.007    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.105     6.112 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3/O
                         net (fo=16, routed)          0.767     6.879    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.105     6.984 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_2/O
                         net (fo=2, routed)           0.709     7.693    u_rooth_0/u_if_ex_0/rs2_data_o_reg[30][7]
    SLICE_X80Y81         LUT6 (Prop_lut6_I4_O)        0.105     7.798 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.788     8.586    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X90Y73         LUT5 (Prop_lut5_I0_O)        0.105     8.691 r  u_rooth_0/u_if_ex_0/divisor_r[26]_i_4/O
                         net (fo=2, routed)           0.000     8.691    u_rooth_0/u_if_ex_0/divisor_r[26]_i_4_n_0
    SLICE_X90Y73         MUXF7 (Prop_muxf7_I1_O)      0.178     8.869 r  u_rooth_0/u_if_ex_0/divisor_r_reg[26]_i_2/O
                         net (fo=6, routed)           0.691     9.560    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X86Y70         LUT2 (Prop_lut2_I1_O)        0.241     9.801 r  u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14/O
                         net (fo=1, routed)           0.000     9.801    u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.294    10.095 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[26]_i_9/O[3]
                         net (fo=2, routed)           0.472    10.567    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_8[14]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.250    10.817 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_23/O
                         net (fo=1, routed)           0.465    11.283    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_0
    SLICE_X87Y68         LUT5 (Prop_lut5_I4_O)        0.105    11.388 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_22/O
                         net (fo=1, routed)           0.381    11.768    u_rooth_0/u_if_ex_0/flow_flag[1]_i_22_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    11.873 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_20/O
                         net (fo=1, routed)           0.113    11.986    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.091 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_13/O
                         net (fo=1, routed)           0.343    12.434    u_rooth_0/u_if_ex_0/flow_flag[1]_i_13_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.539 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.500    13.040    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X81Y72         LUT6 (Prop_lut6_I3_O)        0.105    13.145 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.349    13.494    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X80Y72         LUT6 (Prop_lut6_I2_O)        0.105    13.599 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.344    13.943    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X80Y73         LUT6 (Prop_lut6_I0_O)        0.105    14.048 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0/O
                         net (fo=140, routed)         0.952    15.000    u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_0
    SLICE_X67Y80         FDRE                                         r  u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.280    18.446    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X67Y80         FDRE                                         r  u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[1]/C
                         clock pessimism             -0.557    17.889    
                         clock uncertainty           -0.062    17.827    
    SLICE_X67Y80         FDRE (Setup_fdre_C_CE)      -0.168    17.659    u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[1]
  -------------------------------------------------------------------
                         required time                         17.659    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.871ns  (logic 5.007ns (29.679%)  route 11.864ns (70.321%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.909ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.483    -1.909    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.216 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.412     1.628    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30][0]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.105     1.733 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.733    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I0_O)      0.199     1.932 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.797     3.729    u_rooth_0/u_if_as_0/inst_mem_data_o[7]
    SLICE_X61Y58         LUT5 (Prop_lut5_I0_O)        0.250     3.979 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_159/O
                         net (fo=2, routed)           0.617     4.596    u_rooth_0/u_if_as_0/u_inst_mem_0_i_159_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.105     4.701 r  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27/O
                         net (fo=2, routed)           0.662     5.362    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.105     5.467 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17/O
                         net (fo=18, routed)          0.540     6.007    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.105     6.112 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3/O
                         net (fo=16, routed)          0.767     6.879    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.105     6.984 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_2/O
                         net (fo=2, routed)           0.709     7.693    u_rooth_0/u_if_ex_0/rs2_data_o_reg[30][7]
    SLICE_X80Y81         LUT6 (Prop_lut6_I4_O)        0.105     7.798 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.788     8.586    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X90Y73         LUT5 (Prop_lut5_I0_O)        0.105     8.691 r  u_rooth_0/u_if_ex_0/divisor_r[26]_i_4/O
                         net (fo=2, routed)           0.000     8.691    u_rooth_0/u_if_ex_0/divisor_r[26]_i_4_n_0
    SLICE_X90Y73         MUXF7 (Prop_muxf7_I1_O)      0.178     8.869 r  u_rooth_0/u_if_ex_0/divisor_r_reg[26]_i_2/O
                         net (fo=6, routed)           0.691     9.560    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X86Y70         LUT2 (Prop_lut2_I1_O)        0.241     9.801 r  u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14/O
                         net (fo=1, routed)           0.000     9.801    u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.294    10.095 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[26]_i_9/O[3]
                         net (fo=2, routed)           0.472    10.567    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_8[14]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.250    10.817 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_23/O
                         net (fo=1, routed)           0.465    11.283    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_0
    SLICE_X87Y68         LUT5 (Prop_lut5_I4_O)        0.105    11.388 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_22/O
                         net (fo=1, routed)           0.381    11.768    u_rooth_0/u_if_ex_0/flow_flag[1]_i_22_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    11.873 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_20/O
                         net (fo=1, routed)           0.113    11.986    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.091 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_13/O
                         net (fo=1, routed)           0.343    12.434    u_rooth_0/u_if_ex_0/flow_flag[1]_i_13_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.539 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.500    13.040    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X81Y72         LUT6 (Prop_lut6_I3_O)        0.105    13.145 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.349    13.494    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X80Y72         LUT6 (Prop_lut6_I2_O)        0.105    13.599 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.344    13.943    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X80Y73         LUT6 (Prop_lut6_I0_O)        0.105    14.048 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0/O
                         net (fo=140, routed)         0.914    14.962    u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_0
    SLICE_X66Y78         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.277    18.443    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X66Y78         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[1]/C
                         clock pessimism             -0.557    17.886    
                         clock uncertainty           -0.062    17.824    
    SLICE_X66Y78         FDRE (Setup_fdre_C_CE)      -0.136    17.688    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[1]
  -------------------------------------------------------------------
                         required time                         17.688    
                         arrival time                         -14.962    
  -------------------------------------------------------------------
                         slack                                  2.726    

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/csr_wr_en_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.871ns  (logic 5.007ns (29.679%)  route 11.864ns (70.321%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.909ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.483    -1.909    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.216 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.412     1.628    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30][0]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.105     1.733 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.733    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I0_O)      0.199     1.932 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.797     3.729    u_rooth_0/u_if_as_0/inst_mem_data_o[7]
    SLICE_X61Y58         LUT5 (Prop_lut5_I0_O)        0.250     3.979 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_159/O
                         net (fo=2, routed)           0.617     4.596    u_rooth_0/u_if_as_0/u_inst_mem_0_i_159_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.105     4.701 r  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27/O
                         net (fo=2, routed)           0.662     5.362    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.105     5.467 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17/O
                         net (fo=18, routed)          0.540     6.007    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.105     6.112 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3/O
                         net (fo=16, routed)          0.767     6.879    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.105     6.984 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_2/O
                         net (fo=2, routed)           0.709     7.693    u_rooth_0/u_if_ex_0/rs2_data_o_reg[30][7]
    SLICE_X80Y81         LUT6 (Prop_lut6_I4_O)        0.105     7.798 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.788     8.586    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X90Y73         LUT5 (Prop_lut5_I0_O)        0.105     8.691 r  u_rooth_0/u_if_ex_0/divisor_r[26]_i_4/O
                         net (fo=2, routed)           0.000     8.691    u_rooth_0/u_if_ex_0/divisor_r[26]_i_4_n_0
    SLICE_X90Y73         MUXF7 (Prop_muxf7_I1_O)      0.178     8.869 r  u_rooth_0/u_if_ex_0/divisor_r_reg[26]_i_2/O
                         net (fo=6, routed)           0.691     9.560    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X86Y70         LUT2 (Prop_lut2_I1_O)        0.241     9.801 r  u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14/O
                         net (fo=1, routed)           0.000     9.801    u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.294    10.095 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[26]_i_9/O[3]
                         net (fo=2, routed)           0.472    10.567    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_8[14]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.250    10.817 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_23/O
                         net (fo=1, routed)           0.465    11.283    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_0
    SLICE_X87Y68         LUT5 (Prop_lut5_I4_O)        0.105    11.388 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_22/O
                         net (fo=1, routed)           0.381    11.768    u_rooth_0/u_if_ex_0/flow_flag[1]_i_22_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    11.873 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_20/O
                         net (fo=1, routed)           0.113    11.986    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.091 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_13/O
                         net (fo=1, routed)           0.343    12.434    u_rooth_0/u_if_ex_0/flow_flag[1]_i_13_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.539 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.500    13.040    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X81Y72         LUT6 (Prop_lut6_I3_O)        0.105    13.145 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.349    13.494    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X80Y72         LUT6 (Prop_lut6_I2_O)        0.105    13.599 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.344    13.943    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X80Y73         LUT6 (Prop_lut6_I0_O)        0.105    14.048 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0/O
                         net (fo=140, routed)         0.914    14.962    u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_0
    SLICE_X66Y78         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_wr_en_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.277    18.443    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X66Y78         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_wr_en_o_reg/C
                         clock pessimism             -0.557    17.886    
                         clock uncertainty           -0.062    17.824    
    SLICE_X66Y78         FDRE (Setup_fdre_C_CE)      -0.136    17.688    u_rooth_0/u_if_ex_0/csr_wr_en_o_reg
  -------------------------------------------------------------------
                         required time                         17.688    
                         arrival time                         -14.962    
  -------------------------------------------------------------------
                         slack                                  2.726    

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/imm_o_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.871ns  (logic 5.007ns (29.679%)  route 11.864ns (70.321%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.909ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.483    -1.909    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.216 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.412     1.628    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30][0]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.105     1.733 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.733    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I0_O)      0.199     1.932 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.797     3.729    u_rooth_0/u_if_as_0/inst_mem_data_o[7]
    SLICE_X61Y58         LUT5 (Prop_lut5_I0_O)        0.250     3.979 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_159/O
                         net (fo=2, routed)           0.617     4.596    u_rooth_0/u_if_as_0/u_inst_mem_0_i_159_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.105     4.701 r  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27/O
                         net (fo=2, routed)           0.662     5.362    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.105     5.467 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17/O
                         net (fo=18, routed)          0.540     6.007    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.105     6.112 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3/O
                         net (fo=16, routed)          0.767     6.879    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.105     6.984 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_2/O
                         net (fo=2, routed)           0.709     7.693    u_rooth_0/u_if_ex_0/rs2_data_o_reg[30][7]
    SLICE_X80Y81         LUT6 (Prop_lut6_I4_O)        0.105     7.798 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.788     8.586    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X90Y73         LUT5 (Prop_lut5_I0_O)        0.105     8.691 r  u_rooth_0/u_if_ex_0/divisor_r[26]_i_4/O
                         net (fo=2, routed)           0.000     8.691    u_rooth_0/u_if_ex_0/divisor_r[26]_i_4_n_0
    SLICE_X90Y73         MUXF7 (Prop_muxf7_I1_O)      0.178     8.869 r  u_rooth_0/u_if_ex_0/divisor_r_reg[26]_i_2/O
                         net (fo=6, routed)           0.691     9.560    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X86Y70         LUT2 (Prop_lut2_I1_O)        0.241     9.801 r  u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14/O
                         net (fo=1, routed)           0.000     9.801    u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.294    10.095 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[26]_i_9/O[3]
                         net (fo=2, routed)           0.472    10.567    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_8[14]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.250    10.817 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_23/O
                         net (fo=1, routed)           0.465    11.283    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_0
    SLICE_X87Y68         LUT5 (Prop_lut5_I4_O)        0.105    11.388 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_22/O
                         net (fo=1, routed)           0.381    11.768    u_rooth_0/u_if_ex_0/flow_flag[1]_i_22_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    11.873 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_20/O
                         net (fo=1, routed)           0.113    11.986    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.091 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_13/O
                         net (fo=1, routed)           0.343    12.434    u_rooth_0/u_if_ex_0/flow_flag[1]_i_13_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.539 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.500    13.040    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X81Y72         LUT6 (Prop_lut6_I3_O)        0.105    13.145 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.349    13.494    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X80Y72         LUT6 (Prop_lut6_I2_O)        0.105    13.599 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.344    13.943    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X80Y73         LUT6 (Prop_lut6_I0_O)        0.105    14.048 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0/O
                         net (fo=140, routed)         0.914    14.962    u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_0
    SLICE_X66Y78         FDRE                                         r  u_rooth_0/u_if_ex_0/imm_o_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.277    18.443    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X66Y78         FDRE                                         r  u_rooth_0/u_if_ex_0/imm_o_reg[24]/C
                         clock pessimism             -0.557    17.886    
                         clock uncertainty           -0.062    17.824    
    SLICE_X66Y78         FDRE (Setup_fdre_C_CE)      -0.136    17.688    u_rooth_0/u_if_ex_0/imm_o_reg[24]
  -------------------------------------------------------------------
                         required time                         17.688    
                         arrival time                         -14.962    
  -------------------------------------------------------------------
                         slack                                  2.726    

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/inst_o_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        16.871ns  (logic 5.007ns (29.679%)  route 11.864ns (70.321%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.909ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.483    -1.909    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     0.216 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.412     1.628    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30][0]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.105     1.733 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.733    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I0_O)      0.199     1.932 r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.797     3.729    u_rooth_0/u_if_as_0/inst_mem_data_o[7]
    SLICE_X61Y58         LUT5 (Prop_lut5_I0_O)        0.250     3.979 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_159/O
                         net (fo=2, routed)           0.617     4.596    u_rooth_0/u_if_as_0/u_inst_mem_0_i_159_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.105     4.701 r  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27/O
                         net (fo=2, routed)           0.662     5.362    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_27_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.105     5.467 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17/O
                         net (fo=18, routed)          0.540     6.007    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_17_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.105     6.112 f  u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3/O
                         net (fo=16, routed)          0.767     6.879    u_rooth_0/u_if_as_0/reg_wr_data_o[31]_i_3_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.105     6.984 r  u_rooth_0/u_if_as_0/reg_wr_data_o[26]_i_2/O
                         net (fo=2, routed)           0.709     7.693    u_rooth_0/u_if_ex_0/rs2_data_o_reg[30][7]
    SLICE_X80Y81         LUT6 (Prop_lut6_I4_O)        0.105     7.798 r  u_rooth_0/u_if_ex_0/rs2_data_o[26]_i_2/O
                         net (fo=3, routed)           0.788     8.586    u_rooth_0/u_if_ex_0/ex_reg2_rd_data[26]
    SLICE_X90Y73         LUT5 (Prop_lut5_I0_O)        0.105     8.691 r  u_rooth_0/u_if_ex_0/divisor_r[26]_i_4/O
                         net (fo=2, routed)           0.000     8.691    u_rooth_0/u_if_ex_0/divisor_r[26]_i_4_n_0
    SLICE_X90Y73         MUXF7 (Prop_muxf7_I1_O)      0.178     8.869 r  u_rooth_0/u_if_ex_0/divisor_r_reg[26]_i_2/O
                         net (fo=6, routed)           0.691     9.560    u_rooth_0/u_if_ex_0/ex_alu_src2[26]
    SLICE_X86Y70         LUT2 (Prop_lut2_I1_O)        0.241     9.801 r  u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14/O
                         net (fo=1, routed)           0.000     9.801    u_rooth_0/u_if_ex_0/alu_res_o[26]_i_14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.294    10.095 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[26]_i_9/O[3]
                         net (fo=2, routed)           0.472    10.567    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_8[14]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.250    10.817 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_23/O
                         net (fo=1, routed)           0.465    11.283    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_0
    SLICE_X87Y68         LUT5 (Prop_lut5_I4_O)        0.105    11.388 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_22/O
                         net (fo=1, routed)           0.381    11.768    u_rooth_0/u_if_ex_0/flow_flag[1]_i_22_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    11.873 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_20/O
                         net (fo=1, routed)           0.113    11.986    u_rooth_0/u_if_ex_0/flow_flag[1]_i_20_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I5_O)        0.105    12.091 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_13/O
                         net (fo=1, routed)           0.343    12.434    u_rooth_0/u_if_ex_0/flow_flag[1]_i_13_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I5_O)        0.105    12.539 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.500    13.040    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X81Y72         LUT6 (Prop_lut6_I3_O)        0.105    13.145 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.349    13.494    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X80Y72         LUT6 (Prop_lut6_I2_O)        0.105    13.599 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.344    13.943    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X80Y73         LUT6 (Prop_lut6_I0_O)        0.105    14.048 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0/O
                         net (fo=140, routed)         0.914    14.962    u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_0
    SLICE_X66Y78         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.277    18.443    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X66Y78         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[8]/C
                         clock pessimism             -0.557    17.886    
                         clock uncertainty           -0.062    17.824    
    SLICE_X66Y78         FDRE (Setup_fdre_C_CE)      -0.136    17.688    u_rooth_0/u_if_ex_0/inst_o_reg[8]
  -------------------------------------------------------------------
                         required time                         17.688    
                         arrival time                         -14.962    
  -------------------------------------------------------------------
                         slack                                  2.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_boot_ctrl/sec_adder_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.246ns (55.556%)  route 0.197ns (44.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.577    -0.579    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X54Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.148    -0.431 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_en_reg/Q
                         net (fo=6, routed)           0.197    -0.234    u_sd_boot_top/u_sd_boot_ctrl/rd_val_en
    SLICE_X55Y49         LUT6 (Prop_lut6_I2_O)        0.098    -0.136 r  u_sd_boot_top/u_sd_boot_ctrl/sec_adder_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    u_sd_boot_top/u_sd_boot_ctrl/sec_adder_cnt[0]
    SLICE_X55Y49         FDCE                                         r  u_sd_boot_top/u_sd_boot_ctrl/sec_adder_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.851    -0.343    u_sd_boot_top/u_sd_boot_ctrl/clk_out1
    SLICE_X55Y49         FDCE                                         r  u_sd_boot_top/u_sd_boot_ctrl/sec_adder_cnt_reg[0]/C
                         clock pessimism              0.039    -0.304    
    SLICE_X55Y49         FDCE (Hold_fdce_C_D)         0.092    -0.212    u_sd_boot_top/u_sd_boot_ctrl/sec_adder_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_mosi_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.184ns (37.364%)  route 0.308ns (62.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.586    -0.570    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X65Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/Q
                         net (fo=7, routed)           0.308    -0.120    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg_n_0_[3]
    SLICE_X66Y50         LUT5 (Prop_lut5_I1_O)        0.043    -0.077 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_mosi_i_1/O
                         net (fo=1, routed)           0.000    -0.077    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_mosi_i_1_n_0
    SLICE_X66Y50         FDPE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.849    -0.345    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y50         FDPE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_mosi_reg/C
                         clock pessimism              0.039    -0.306    
    SLICE_X66Y50         FDPE (Hold_fdpe_C_D)         0.133    -0.173    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_mosi_reg
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.644%)  route 0.283ns (60.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.584    -0.572    u_sd_boot_top/u_sd_boot_ctrl/clk_out1
    SLICE_X56Y49         FDRE                                         r  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[4]/Q
                         net (fo=3, routed)           0.283    -0.147    u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg_n_0_[4]
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 r  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.102    u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt[5]_i_2_n_0
    SLICE_X56Y50         FDRE                                         r  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.848    -0.346    u_sd_boot_top/u_sd_boot_ctrl/clk_out1
    SLICE_X56Y50         FDRE                                         r  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[5]/C
                         clock pessimism              0.039    -0.307    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.091    -0.216    u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/restart_initial_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_boot_ctrl/sec_adder_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.176%)  route 0.275ns (56.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.577    -0.579    u_sd_boot_top/u_sd_boot_ctrl/clk_out1
    SLICE_X54Y50         FDCE                                         r  u_sd_boot_top/u_sd_boot_ctrl/restart_initial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.415 r  u_sd_boot_top/u_sd_boot_ctrl/restart_initial_reg/Q
                         net (fo=14, routed)          0.275    -0.139    u_sd_boot_top/u_sd_boot_ctrl/restart_initial_reg_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.094 r  u_sd_boot_top/u_sd_boot_ctrl/sec_adder_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    u_sd_boot_top/u_sd_boot_ctrl/sec_adder_cnt[2]
    SLICE_X55Y48         FDCE                                         r  u_sd_boot_top/u_sd_boot_ctrl/sec_adder_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.851    -0.343    u_sd_boot_top/u_sd_boot_ctrl/clk_out1
    SLICE_X55Y48         FDCE                                         r  u_sd_boot_top/u_sd_boot_ctrl/sec_adder_cnt_reg[2]/C
                         clock pessimism              0.039    -0.304    
    SLICE_X55Y48         FDCE (Hold_fdce_C_D)         0.091    -0.213    u_sd_boot_top/u_sd_boot_ctrl/sec_adder_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mepc_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clint_0/int_addr_o_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.841%)  route 0.066ns (26.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.603    -0.553    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X97Y85         FDCE                                         r  u_rooth_0/u_csr_reg_0/mepc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.412 r  u_rooth_0/u_csr_reg_0/mepc_reg[31]/Q
                         net (fo=2, routed)           0.066    -0.346    u_rooth_0/u_clint_0/int_addr_o_reg[31]_2[31]
    SLICE_X96Y85         LUT5 (Prop_lut5_I1_O)        0.045    -0.301 r  u_rooth_0/u_clint_0/int_addr_o[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    u_rooth_0/u_clint_0/int_addr_o[31]_i_1_n_0
    SLICE_X96Y85         FDCE                                         r  u_rooth_0/u_clint_0/int_addr_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.872    -0.322    u_rooth_0/u_clint_0/clk_out1
    SLICE_X96Y85         FDCE                                         r  u_rooth_0/u_clint_0/int_addr_o_reg[31]/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X96Y85         FDCE (Hold_fdce_C_D)         0.120    -0.420    u_rooth_0/u_clint_0/int_addr_o_reg[31]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mepc_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clint_0/int_addr_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.509%)  route 0.067ns (26.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.601    -0.555    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X103Y81        FDCE                                         r  u_rooth_0/u_csr_reg_0/mepc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y81        FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  u_rooth_0/u_csr_reg_0/mepc_reg[22]/Q
                         net (fo=2, routed)           0.067    -0.346    u_rooth_0/u_clint_0/int_addr_o_reg[31]_2[22]
    SLICE_X102Y81        LUT5 (Prop_lut5_I1_O)        0.045    -0.301 r  u_rooth_0/u_clint_0/int_addr_o[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    u_rooth_0/u_clint_0/int_addr_o[22]_i_1_n_0
    SLICE_X102Y81        FDCE                                         r  u_rooth_0/u_clint_0/int_addr_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.869    -0.325    u_rooth_0/u_clint_0/clk_out1
    SLICE_X102Y81        FDCE                                         r  u_rooth_0/u_clint_0/int_addr_o_reg[22]/C
                         clock pessimism             -0.216    -0.542    
    SLICE_X102Y81        FDCE (Hold_fdce_C_D)         0.120    -0.422    u_rooth_0/u_clint_0/int_addr_o_reg[22]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_rooth_0/u_div_0/div_result_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_div_0/result_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.134%)  route 0.075ns (28.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.602    -0.554    u_rooth_0/u_div_0/clk_out1
    SLICE_X99Y67         FDRE                                         r  u_rooth_0/u_div_0/div_result_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  u_rooth_0/u_div_0/div_result_reg[21]/Q
                         net (fo=3, routed)           0.075    -0.337    u_rooth_0/u_div_0/div_result_reg_n_0_[21]
    SLICE_X98Y67         LUT6 (Prop_lut6_I5_O)        0.045    -0.292 r  u_rooth_0/u_div_0/result_o[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    u_rooth_0/u_div_0/result_o1_in[21]
    SLICE_X98Y67         FDRE                                         r  u_rooth_0/u_div_0/result_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.870    -0.324    u_rooth_0/u_div_0/clk_out1
    SLICE_X98Y67         FDRE                                         r  u_rooth_0/u_div_0/result_o_reg[21]/C
                         clock pessimism             -0.216    -0.541    
    SLICE_X98Y67         FDRE (Hold_fdre_C_D)         0.121    -0.420    u_rooth_0/u_div_0/result_o_reg[21]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (37.012%)  route 0.317ns (62.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.580    -0.576    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X64Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]/Q
                         net (fo=10, routed)          0.317    -0.118    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[5]
    SLICE_X64Y49         LUT3 (Prop_lut3_I1_O)        0.045    -0.073 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__2[0]
    SLICE_X64Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.854    -0.340    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X64Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[0]/C
                         clock pessimism              0.039    -0.301    
    SLICE_X64Y49         FDCE (Hold_fdce_C_D)         0.091    -0.210    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.226ns (45.494%)  route 0.271ns (54.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.586    -0.570    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X64Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.442 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[2]/Q
                         net (fo=8, routed)           0.271    -0.171    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[2]
    SLICE_X64Y50         LUT6 (Prop_lut6_I4_O)        0.098    -0.073 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.073    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[3]_i_1__0_n_0
    SLICE_X64Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.849    -0.345    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X64Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[3]/C
                         clock pessimism              0.039    -0.306    
    SLICE_X64Y50         FDCE (Hold_fdce_C_D)         0.092    -0.214    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_spi_O/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi_O/spi_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.564%)  route 0.077ns (35.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.581    -0.575    u_spi_O/clk_out1
    SLICE_X81Y61         FDRE                                         r  u_spi_O/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  u_spi_O/en_reg/Q
                         net (fo=14, routed)          0.077    -0.356    u_spi_O/en
    SLICE_X81Y61         FDRE                                         r  u_spi_O/spi_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.850    -0.344    u_spi_O/clk_out1
    SLICE_X81Y61         FDRE                                         r  u_spi_O/spi_status_reg[0]/C
                         clock pessimism             -0.230    -0.575    
    SLICE_X81Y61         FDRE (Hold_fdre_C_D)         0.075    -0.500    u_spi_O/spi_status_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y9     data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y9     data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y11    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y11    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y5     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y5     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y6     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y6     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y11    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y11    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X100Y84   u_rooth_0/u_csr_reg_0/cycle_reg[45]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X100Y84   u_rooth_0/u_csr_reg_0/cycle_reg[45]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X100Y84   u_rooth_0/u_csr_reg_0/cycle_reg[46]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X100Y84   u_rooth_0/u_csr_reg_0/cycle_reg[46]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X100Y84   u_rooth_0/u_csr_reg_0/cycle_reg[47]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X100Y84   u_rooth_0/u_csr_reg_0/cycle_reg[47]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X100Y85   u_rooth_0/u_csr_reg_0/cycle_reg[48]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X100Y85   u_rooth_0/u_csr_reg_0/cycle_reg[49]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X100Y85   u_rooth_0/u_csr_reg_0/cycle_reg[50]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X100Y85   u_rooth_0/u_csr_reg_0/cycle_reg[51]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X100Y86   u_rooth_0/u_csr_reg_0/cycle_reg[52]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X100Y86   u_rooth_0/u_csr_reg_0/cycle_reg[53]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y81    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y71    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y71    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y72    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y71    u_rooth_0/u_if_ex_0/jump_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y71    u_rooth_0/u_if_ex_0/jump_o_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y95    u_rooth_0/u_regs_file_0/register_reg[13][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y96    u_rooth_0/u_regs_file_0/register_reg[13][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll
  To Clock:  clk_out2_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       16.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.725ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.952ns  (logic 0.484ns (16.397%)  route 2.468ns (83.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 28.417 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          1.212     9.578    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I0_O)        0.105     9.683 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.255    10.939    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252    28.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
                         clock pessimism             -0.557    27.861    
                         clock uncertainty           -0.062    27.799    
    SLICE_X46Y46         FDCE (Setup_fdce_C_CE)      -0.136    27.663    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]
  -------------------------------------------------------------------
                         required time                         27.663    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                 16.725    

Slack (MET) :             16.725ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.952ns  (logic 0.484ns (16.397%)  route 2.468ns (83.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 28.417 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          1.212     9.578    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I0_O)        0.105     9.683 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.255    10.939    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252    28.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
                         clock pessimism             -0.557    27.861    
                         clock uncertainty           -0.062    27.799    
    SLICE_X46Y46         FDCE (Setup_fdce_C_CE)      -0.136    27.663    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]
  -------------------------------------------------------------------
                         required time                         27.663    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                 16.725    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.946ns  (logic 0.484ns (16.430%)  route 2.462ns (83.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 28.417 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          1.212     9.578    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I0_O)        0.105     9.683 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.249    10.933    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252    28.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                         clock pessimism             -0.557    27.861    
                         clock uncertainty           -0.062    27.799    
    SLICE_X46Y47         FDCE (Setup_fdce_C_CE)      -0.136    27.663    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                         27.663    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.946ns  (logic 0.484ns (16.430%)  route 2.462ns (83.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 28.417 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          1.212     9.578    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I0_O)        0.105     9.683 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.249    10.933    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252    28.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                         clock pessimism             -0.557    27.861    
                         clock uncertainty           -0.062    27.799    
    SLICE_X46Y47         FDCE (Setup_fdce_C_CE)      -0.136    27.663    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]
  -------------------------------------------------------------------
                         required time                         27.663    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.946ns  (logic 0.484ns (16.430%)  route 2.462ns (83.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 28.417 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          1.212     9.578    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I0_O)        0.105     9.683 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.249    10.933    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252    28.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                         clock pessimism             -0.557    27.861    
                         clock uncertainty           -0.062    27.799    
    SLICE_X46Y47         FDCE (Setup_fdce_C_CE)      -0.136    27.663    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]
  -------------------------------------------------------------------
                         required time                         27.663    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.946ns  (logic 0.484ns (16.430%)  route 2.462ns (83.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 28.417 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          1.212     9.578    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I0_O)        0.105     9.683 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.249    10.933    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252    28.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
                         clock pessimism             -0.557    27.861    
                         clock uncertainty           -0.062    27.799    
    SLICE_X46Y47         FDCE (Setup_fdce_C_CE)      -0.136    27.663    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]
  -------------------------------------------------------------------
                         required time                         27.663    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.946ns  (logic 0.484ns (16.430%)  route 2.462ns (83.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 28.417 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          1.212     9.578    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I0_O)        0.105     9.683 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.249    10.933    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252    28.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
                         clock pessimism             -0.557    27.861    
                         clock uncertainty           -0.062    27.799    
    SLICE_X46Y47         FDCE (Setup_fdce_C_CE)      -0.136    27.663    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]
  -------------------------------------------------------------------
                         required time                         27.663    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.946ns  (logic 0.484ns (16.430%)  route 2.462ns (83.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 28.417 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          1.212     9.578    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I0_O)        0.105     9.683 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.249    10.933    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252    28.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
                         clock pessimism             -0.557    27.861    
                         clock uncertainty           -0.062    27.799    
    SLICE_X46Y47         FDCE (Setup_fdce_C_CE)      -0.136    27.663    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]
  -------------------------------------------------------------------
                         required time                         27.663    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.946ns  (logic 0.484ns (16.430%)  route 2.462ns (83.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 28.417 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          1.212     9.578    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I0_O)        0.105     9.683 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.249    10.933    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252    28.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
                         clock pessimism             -0.557    27.861    
                         clock uncertainty           -0.062    27.799    
    SLICE_X46Y47         FDCE (Setup_fdce_C_CE)      -0.136    27.663    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]
  -------------------------------------------------------------------
                         required time                         27.663    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.946ns  (logic 0.484ns (16.430%)  route 2.462ns (83.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 28.417 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          1.212     9.578    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I0_O)        0.105     9.683 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.249    10.933    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252    28.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
                         clock pessimism             -0.557    27.861    
                         clock uncertainty           -0.062    27.799    
    SLICE_X46Y47         FDCE (Setup_fdce_C_CE)      -0.136    27.663    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]
  -------------------------------------------------------------------
                         required time                         27.663    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 16.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.424%)  route 0.124ns (39.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns = ( 9.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 9.432 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.588     9.432    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X69Y48         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y48         FDCE (Prop_fdce_C_Q)         0.141     9.573 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/Q
                         net (fo=6, routed)           0.124     9.697    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]
    SLICE_X68Y48         LUT3 (Prop_lut3_I2_O)        0.048     9.745 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.745    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__1[2]
    SLICE_X68Y48         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.855     9.661    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X68Y48         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
                         clock pessimism             -0.215     9.445    
    SLICE_X68Y48         FDCE (Hold_fdce_C_D)         0.107     9.552    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.552    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.558ns  (logic 0.227ns (40.709%)  route 0.331ns (59.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns = ( 9.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 9.402 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.558     9.402    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.128     9.530 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/Q
                         net (fo=2, routed)           0.331     9.861    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[3]
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.099     9.960 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[4]_i_1/O
                         net (fo=1, routed)           0.000     9.960    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[4]
    SLICE_X48Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.829     9.635    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X48Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
                         clock pessimism              0.034     9.669    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)         0.091     9.760    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.760    
                         arrival time                           9.960    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.041%)  route 0.124ns (39.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns = ( 9.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 9.432 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.588     9.432    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X69Y48         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y48         FDCE (Prop_fdce_C_Q)         0.141     9.573 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/Q
                         net (fo=6, routed)           0.124     9.697    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]
    SLICE_X68Y48         LUT2 (Prop_lut2_I0_O)        0.045     9.742 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.742    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__1[1]
    SLICE_X68Y48         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.855     9.661    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X68Y48         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
                         clock pessimism             -0.215     9.445    
    SLICE_X68Y48         FDCE (Hold_fdce_C_D)         0.091     9.536    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.536    
                         arrival time                           9.742    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.143%)  route 0.069ns (32.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns = ( 9.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 9.397 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.553     9.397    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.141     9.538 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.069     9.607    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X50Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.821     9.627    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X50Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/C
                         clock pessimism             -0.216     9.410    
    SLICE_X50Y51         FDCE (Hold_fdce_C_CE)       -0.016     9.394    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.394    
                         arrival time                           9.607    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.143%)  route 0.069ns (32.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns = ( 9.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 9.397 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.553     9.397    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.141     9.538 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.069     9.607    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X50Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.821     9.627    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X50Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[1]/C
                         clock pessimism             -0.216     9.410    
    SLICE_X50Y51         FDCE (Hold_fdce_C_CE)       -0.016     9.394    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.394    
                         arrival time                           9.607    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.143%)  route 0.069ns (32.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns = ( 9.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 9.397 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.553     9.397    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.141     9.538 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.069     9.607    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X50Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.821     9.627    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X50Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/C
                         clock pessimism             -0.216     9.410    
    SLICE_X50Y51         FDCE (Hold_fdce_C_CE)       -0.016     9.394    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.394    
                         arrival time                           9.607    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.143%)  route 0.069ns (32.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns = ( 9.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 9.397 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.553     9.397    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.141     9.538 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.069     9.607    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X50Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.821     9.627    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X50Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[3]/C
                         clock pessimism             -0.216     9.410    
    SLICE_X50Y51         FDCE (Hold_fdce_C_CE)       -0.016     9.394    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.394    
                         arrival time                           9.607    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.506%)  route 0.155ns (45.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns = ( 9.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 9.432 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.588     9.432    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X68Y48         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y48         FDCE (Prop_fdce_C_Q)         0.141     9.573 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.155     9.729    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]
    SLICE_X67Y48         LUT6 (Prop_lut6_I3_O)        0.045     9.774 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_i_1/O
                         net (fo=1, routed)           0.000     9.774    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_i_1_n_0
    SLICE_X67Y48         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.854     9.660    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X67Y48         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
                         clock pessimism             -0.194     9.465    
    SLICE_X67Y48         FDCE (Hold_fdce_C_D)         0.092     9.557    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg
  -------------------------------------------------------------------
                         required time                         -9.557    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.347%)  route 0.156ns (45.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns = ( 9.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 9.432 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.588     9.432    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X68Y48         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y48         FDCE (Prop_fdce_C_Q)         0.141     9.573 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.156     9.730    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]
    SLICE_X67Y48         LUT6 (Prop_lut6_I0_O)        0.045     9.775 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_i_1/O
                         net (fo=1, routed)           0.000     9.775    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_i_1_n_0
    SLICE_X67Y48         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.854     9.660    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X67Y48         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
                         clock pessimism             -0.194     9.465    
    SLICE_X67Y48         FDCE (Hold_fdce_C_D)         0.091     9.556    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg
  -------------------------------------------------------------------
                         required time                         -9.556    
                         arrival time                           9.775    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.521%)  route 0.115ns (35.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns = ( 9.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 9.397 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.553     9.397    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X50Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDCE (Prop_fdce_C_Q)         0.164     9.561 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/Q
                         net (fo=7, routed)           0.115     9.676    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]
    SLICE_X51Y51         LUT6 (Prop_lut6_I3_O)        0.045     9.721 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_1/O
                         net (fo=1, routed)           0.000     9.721    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.821     9.627    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                         clock pessimism             -0.216     9.410    
    SLICE_X51Y51         FDCE (Hold_fdce_C_D)         0.092     9.502    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg
  -------------------------------------------------------------------
                         required time                         -9.502    
                         arrival time                           9.721    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_pll
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17  clk_pll_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X69Y48    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X68Y48    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X68Y48    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X68Y48    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X69Y48    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X68Y48    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X67Y48    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X67Y48    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y47    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y47    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y47    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y47    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y47    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y47    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y46    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y46    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y47    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y47    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X67Y48    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X67Y48    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X53Y47    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X53Y47    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y47    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y47    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y47    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y47    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y47    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y47    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clk_pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.692ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.566ns  (logic 0.773ns (30.130%)  route 1.793ns (69.870%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           1.174     9.540    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X65Y49         LUT4 (Prop_lut4_I0_O)        0.119     9.659 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.220     9.880    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_0
    SLICE_X65Y49         LUT6 (Prop_lut6_I0_O)        0.275    10.155 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.398    10.552    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0
    SLICE_X65Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.307    18.472    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X65Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/C
                         clock pessimism             -0.735    17.738    
                         clock uncertainty           -0.182    17.556    
    SLICE_X65Y49         FDCE (Setup_fdce_C_CE)      -0.168    17.388    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.388    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.566ns  (logic 0.773ns (30.130%)  route 1.793ns (69.870%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           1.174     9.540    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X65Y49         LUT4 (Prop_lut4_I0_O)        0.119     9.659 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.220     9.880    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_0
    SLICE_X65Y49         LUT6 (Prop_lut6_I0_O)        0.275    10.155 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.398    10.552    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0
    SLICE_X65Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.307    18.472    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X65Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/C
                         clock pessimism             -0.735    17.738    
                         clock uncertainty           -0.182    17.556    
    SLICE_X65Y49         FDCE (Setup_fdce_C_CE)      -0.168    17.388    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.388    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.566ns  (logic 0.773ns (30.130%)  route 1.793ns (69.870%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           1.174     9.540    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X65Y49         LUT4 (Prop_lut4_I0_O)        0.119     9.659 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.220     9.880    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_0
    SLICE_X65Y49         LUT6 (Prop_lut6_I0_O)        0.275    10.155 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.398    10.552    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0
    SLICE_X65Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.307    18.472    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X65Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/C
                         clock pessimism             -0.735    17.738    
                         clock uncertainty           -0.182    17.556    
    SLICE_X65Y49         FDCE (Setup_fdce_C_CE)      -0.168    17.388    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.388    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.566ns  (logic 0.773ns (30.130%)  route 1.793ns (69.870%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           1.174     9.540    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X65Y49         LUT4 (Prop_lut4_I0_O)        0.119     9.659 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.220     9.880    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_0
    SLICE_X65Y49         LUT6 (Prop_lut6_I0_O)        0.275    10.155 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.398    10.552    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0
    SLICE_X65Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.307    18.472    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X65Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/C
                         clock pessimism             -0.735    17.738    
                         clock uncertainty           -0.182    17.556    
    SLICE_X65Y49         FDCE (Setup_fdce_C_CE)      -0.168    17.388    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.388    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.600ns  (logic 0.773ns (29.735%)  route 1.827ns (70.265%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           1.174     9.540    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X65Y49         LUT4 (Prop_lut4_I0_O)        0.119     9.659 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.652    10.311    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_0
    SLICE_X66Y49         LUT6 (Prop_lut6_I0_O)        0.275    10.586 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_i_1/O
                         net (fo=1, routed)           0.000    10.586    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_i_1_n_0
    SLICE_X66Y49         FDPE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.307    18.472    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDPE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_reg/C
                         clock pessimism             -0.735    17.738    
                         clock uncertainty           -0.182    17.556    
    SLICE_X66Y49         FDPE (Setup_fdpe_C_D)        0.076    17.632    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_reg
  -------------------------------------------------------------------
                         required time                         17.632    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  7.046    

Slack (MET) :             7.874ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.504ns  (logic 0.379ns (25.195%)  route 1.125ns (74.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 18.417 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=17, routed)          1.125     9.491    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.252    18.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]/C
                         clock pessimism             -0.735    17.683    
                         clock uncertainty           -0.182    17.501    
    SLICE_X46Y45         FDCE (Setup_fdce_C_CE)      -0.136    17.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  7.874    

Slack (MET) :             7.874ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.504ns  (logic 0.379ns (25.195%)  route 1.125ns (74.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 18.417 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=17, routed)          1.125     9.491    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.252    18.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[12]/C
                         clock pessimism             -0.735    17.683    
                         clock uncertainty           -0.182    17.501    
    SLICE_X46Y45         FDCE (Setup_fdce_C_CE)      -0.136    17.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[12]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  7.874    

Slack (MET) :             7.874ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.504ns  (logic 0.379ns (25.195%)  route 1.125ns (74.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 18.417 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=17, routed)          1.125     9.491    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.252    18.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[14]/C
                         clock pessimism             -0.735    17.683    
                         clock uncertainty           -0.182    17.501    
    SLICE_X46Y45         FDCE (Setup_fdce_C_CE)      -0.136    17.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[14]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  7.874    

Slack (MET) :             7.874ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.504ns  (logic 0.379ns (25.195%)  route 1.125ns (74.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 18.417 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=17, routed)          1.125     9.491    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.252    18.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]/C
                         clock pessimism             -0.735    17.683    
                         clock uncertainty           -0.182    17.501    
    SLICE_X46Y45         FDCE (Setup_fdce_C_CE)      -0.136    17.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  7.874    

Slack (MET) :             7.874ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.504ns  (logic 0.379ns (25.195%)  route 1.125ns (74.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 18.417 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.378     7.987    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.379     8.366 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=17, routed)          1.125     9.491    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.252    18.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]/C
                         clock pessimism             -0.735    17.683    
                         clock uncertainty           -0.182    17.501    
    SLICE_X46Y45         FDCE (Setup_fdce_C_CE)      -0.136    17.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  7.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.692ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns
    Source Clock Delay      (SCD):    -0.597ns = ( 9.403 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.559     9.403    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X53Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDCE (Prop_fdce_C_Q)         0.141     9.544 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/Q
                         net (fo=2, routed)           0.129     9.674    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[0]
    SLICE_X52Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.826    -0.368    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X52Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]/C
                         clock pessimism              0.099    -0.270    
                         clock uncertainty            0.182    -0.088    
    SLICE_X52Y47         FDCE (Hold_fdce_C_D)         0.070    -0.018    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           9.674    
  -------------------------------------------------------------------
                         slack                                  9.692    

Slack (MET) :             9.707ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.686%)  route 0.125ns (43.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.593ns = ( 9.407 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.563     9.407    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.164     9.571 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/Q
                         net (fo=2, routed)           0.125     9.697    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[11]
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.829    -0.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]/C
                         clock pessimism              0.099    -0.267    
                         clock uncertainty            0.182    -0.085    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.075    -0.010    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           9.697    
  -------------------------------------------------------------------
                         slack                                  9.707    

Slack (MET) :             9.723ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.598ns = ( 9.402 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.558     9.402    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.128     9.530 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/Q
                         net (fo=2, routed)           0.115     9.646    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[3]
    SLICE_X52Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.825    -0.369    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X52Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[3]/C
                         clock pessimism              0.099    -0.271    
                         clock uncertainty            0.182    -0.089    
    SLICE_X52Y46         FDCE (Hold_fdce_C_D)         0.012    -0.077    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           9.646    
  -------------------------------------------------------------------
                         slack                                  9.723    

Slack (MET) :             9.748ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.037%)  route 0.116ns (43.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.593ns = ( 9.407 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.563     9.407    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.148     9.555 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/Q
                         net (fo=1, routed)           0.116     9.672    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.829    -0.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]/C
                         clock pessimism              0.099    -0.267    
                         clock uncertainty            0.182    -0.085    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.009    -0.076    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           9.672    
  -------------------------------------------------------------------
                         slack                                  9.748    

Slack (MET) :             9.748ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.451%)  route 0.184ns (56.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.595ns = ( 9.405 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.561     9.405    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X48Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.141     9.546 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/Q
                         net (fo=2, routed)           0.184     9.730    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[4]
    SLICE_X48Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.830    -0.364    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X48Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[4]/C
                         clock pessimism              0.099    -0.266    
                         clock uncertainty            0.182    -0.084    
    SLICE_X48Y47         FDCE (Hold_fdce_C_D)         0.066    -0.018    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           9.730    
  -------------------------------------------------------------------
                         slack                                  9.748    

Slack (MET) :             9.752ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.470%)  route 0.124ns (45.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.594ns = ( 9.406 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.562     9.406    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.148     9.554 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/Q
                         net (fo=2, routed)           0.124     9.678    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[7]
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.829    -0.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]/C
                         clock pessimism              0.099    -0.267    
                         clock uncertainty            0.182    -0.085    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.011    -0.074    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           9.678    
  -------------------------------------------------------------------
                         slack                                  9.752    

Slack (MET) :             9.756ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.725%)  route 0.153ns (48.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.594ns = ( 9.406 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.562     9.406    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164     9.570 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/Q
                         net (fo=2, routed)           0.153     9.723    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[6]
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.829    -0.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]/C
                         clock pessimism              0.099    -0.267    
                         clock uncertainty            0.182    -0.085    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.053    -0.032    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           9.723    
  -------------------------------------------------------------------
                         slack                                  9.756    

Slack (MET) :             9.762ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.236%)  route 0.176ns (51.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.593ns = ( 9.407 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.563     9.407    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.164     9.571 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/Q
                         net (fo=2, routed)           0.176     9.747    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[10]
    SLICE_X48Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.830    -0.364    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X48Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/C
                         clock pessimism              0.099    -0.266    
                         clock uncertainty            0.182    -0.084    
    SLICE_X48Y47         FDCE (Hold_fdce_C_D)         0.070    -0.014    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           9.747    
  -------------------------------------------------------------------
                         slack                                  9.762    

Slack (MET) :             9.768ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.298ns  (logic 0.148ns (49.669%)  route 0.150ns (50.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.593ns = ( 9.407 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.563     9.407    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.148     9.555 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/Q
                         net (fo=2, routed)           0.150     9.705    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[12]
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.829    -0.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X46Y45         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[12]/C
                         clock pessimism              0.099    -0.267    
                         clock uncertainty            0.182    -0.085    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.023    -0.062    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           9.705    
  -------------------------------------------------------------------
                         slack                                  9.768    

Slack (MET) :             9.770ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.128%)  route 0.184ns (52.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.593ns = ( 9.407 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.563     9.407    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.164     9.571 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/Q
                         net (fo=2, routed)           0.184     9.755    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[8]
    SLICE_X48Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.830    -0.364    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X48Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[8]/C
                         clock pessimism              0.099    -0.266    
                         clock uncertainty            0.182    -0.084    
    SLICE_X48Y47         FDCE (Hold_fdce_C_D)         0.070    -0.014    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           9.755    
  -------------------------------------------------------------------
                         slack                                  9.770    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out2_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.538ns (21.675%)  route 1.944ns (78.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.928ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.463    -1.928    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.433    -1.495 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.689    -0.806    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.105    -0.701 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.255     0.554    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252     8.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
                         clock pessimism             -0.735     7.683    
                         clock uncertainty           -0.182     7.501    
    SLICE_X46Y46         FDCE (Setup_fdce_C_CE)      -0.136     7.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.538ns (21.675%)  route 1.944ns (78.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.928ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.463    -1.928    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.433    -1.495 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.689    -0.806    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.105    -0.701 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.255     0.554    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252     8.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
                         clock pessimism             -0.735     7.683    
                         clock uncertainty           -0.182     7.501    
    SLICE_X46Y46         FDCE (Setup_fdce_C_CE)      -0.136     7.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.538ns (21.727%)  route 1.938ns (78.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.928ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.463    -1.928    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.433    -1.495 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.689    -0.806    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.105    -0.701 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.249     0.548    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252     8.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                         clock pessimism             -0.735     7.683    
                         clock uncertainty           -0.182     7.501    
    SLICE_X46Y47         FDCE (Setup_fdce_C_CE)      -0.136     7.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.538ns (21.727%)  route 1.938ns (78.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.928ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.463    -1.928    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.433    -1.495 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.689    -0.806    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.105    -0.701 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.249     0.548    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252     8.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                         clock pessimism             -0.735     7.683    
                         clock uncertainty           -0.182     7.501    
    SLICE_X46Y47         FDCE (Setup_fdce_C_CE)      -0.136     7.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.538ns (21.727%)  route 1.938ns (78.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.928ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.463    -1.928    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.433    -1.495 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.689    -0.806    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.105    -0.701 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.249     0.548    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252     8.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                         clock pessimism             -0.735     7.683    
                         clock uncertainty           -0.182     7.501    
    SLICE_X46Y47         FDCE (Setup_fdce_C_CE)      -0.136     7.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.538ns (21.727%)  route 1.938ns (78.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.928ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.463    -1.928    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.433    -1.495 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.689    -0.806    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.105    -0.701 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.249     0.548    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252     8.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
                         clock pessimism             -0.735     7.683    
                         clock uncertainty           -0.182     7.501    
    SLICE_X46Y47         FDCE (Setup_fdce_C_CE)      -0.136     7.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.538ns (21.727%)  route 1.938ns (78.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.928ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.463    -1.928    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.433    -1.495 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.689    -0.806    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.105    -0.701 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.249     0.548    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252     8.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
                         clock pessimism             -0.735     7.683    
                         clock uncertainty           -0.182     7.501    
    SLICE_X46Y47         FDCE (Setup_fdce_C_CE)      -0.136     7.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.538ns (21.727%)  route 1.938ns (78.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.928ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.463    -1.928    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.433    -1.495 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.689    -0.806    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.105    -0.701 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.249     0.548    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252     8.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
                         clock pessimism             -0.735     7.683    
                         clock uncertainty           -0.182     7.501    
    SLICE_X46Y47         FDCE (Setup_fdce_C_CE)      -0.136     7.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.538ns (21.727%)  route 1.938ns (78.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.928ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.463    -1.928    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.433    -1.495 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.689    -0.806    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.105    -0.701 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.249     0.548    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252     8.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
                         clock pessimism             -0.735     7.683    
                         clock uncertainty           -0.182     7.501    
    SLICE_X46Y47         FDCE (Setup_fdce_C_CE)      -0.136     7.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.538ns (21.727%)  route 1.938ns (78.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.928ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        1.463    -1.928    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.433    -1.495 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.689    -0.806    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.105    -0.701 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          1.249     0.548    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.252     8.417    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
                         clock pessimism             -0.735     7.683    
                         clock uncertainty           -0.182     7.501    
    SLICE_X46Y47         FDCE (Setup_fdce_C_CE)      -0.136     7.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  6.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.203ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.771ns  (logic 0.209ns (27.092%)  route 0.562ns (72.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns = ( 9.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.586    19.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.164    19.594 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.562    20.157    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X51Y51         LUT5 (Prop_lut5_I1_O)        0.045    20.202 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_i_1/O
                         net (fo=1, routed)           0.000    20.202    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_i_1_n_0
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.821     9.627    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                         clock pessimism              0.099     9.725    
                         clock uncertainty            0.182     9.907    
    SLICE_X51Y51         FDCE (Hold_fdce_C_D)         0.092     9.999    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg
  -------------------------------------------------------------------
                         required time                         -9.999    
                         arrival time                          20.202    
  -------------------------------------------------------------------
                         slack                                 10.203    

Slack (MET) :             10.430ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.955%)  route 0.663ns (76.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns = ( 9.632 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.586    19.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.164    19.594 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.295    19.889    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.045    19.934 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.369    20.303    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X53Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.826     9.632    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X53Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
                         clock pessimism              0.099     9.730    
                         clock uncertainty            0.182     9.912    
    SLICE_X53Y47         FDCE (Hold_fdce_C_CE)       -0.039     9.873    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.873    
                         arrival time                          20.303    
  -------------------------------------------------------------------
                         slack                                 10.430    

Slack (MET) :             10.430ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.955%)  route 0.663ns (76.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns = ( 9.632 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.586    19.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.164    19.594 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.295    19.889    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.045    19.934 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.369    20.303    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X53Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.826     9.632    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X53Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/C
                         clock pessimism              0.099     9.730    
                         clock uncertainty            0.182     9.912    
    SLICE_X53Y47         FDCE (Hold_fdce_C_CE)       -0.039     9.873    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.873    
                         arrival time                          20.303    
  -------------------------------------------------------------------
                         slack                                 10.430    

Slack (MET) :             10.482ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.923ns  (logic 0.209ns (22.640%)  route 0.714ns (77.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.586    19.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.164    19.594 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.295    19.889    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.045    19.934 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.419    20.354    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X51Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
                         clock pessimism              0.099     9.729    
                         clock uncertainty            0.182     9.911    
    SLICE_X51Y46         FDCE (Hold_fdce_C_CE)       -0.039     9.872    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.872    
                         arrival time                          20.354    
  -------------------------------------------------------------------
                         slack                                 10.482    

Slack (MET) :             10.482ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.923ns  (logic 0.209ns (22.640%)  route 0.714ns (77.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.586    19.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.164    19.594 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.295    19.889    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.045    19.934 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.419    20.354    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X51Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X51Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
                         clock pessimism              0.099     9.729    
                         clock uncertainty            0.182     9.911    
    SLICE_X51Y46         FDCE (Hold_fdce_C_CE)       -0.039     9.872    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.872    
                         arrival time                          20.354    
  -------------------------------------------------------------------
                         slack                                 10.482    

Slack (MET) :             10.592ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        1.037ns  (logic 0.209ns (20.148%)  route 0.828ns (79.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns = ( 9.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.586    19.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.164    19.594 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.295    19.889    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.045    19.934 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.534    20.468    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X48Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.829     9.635    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X48Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
                         clock pessimism              0.099     9.733    
                         clock uncertainty            0.182     9.915    
    SLICE_X48Y46         FDCE (Hold_fdce_C_CE)       -0.039     9.876    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.876    
                         arrival time                          20.468    
  -------------------------------------------------------------------
                         slack                                 10.592    

Slack (MET) :             10.592ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        1.037ns  (logic 0.209ns (20.148%)  route 0.828ns (79.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns = ( 9.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.586    19.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.164    19.594 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.295    19.889    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.045    19.934 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.534    20.468    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X48Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.829     9.635    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X48Y46         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/C
                         clock pessimism              0.099     9.733    
                         clock uncertainty            0.182     9.915    
    SLICE_X48Y46         FDCE (Hold_fdce_C_CE)       -0.039     9.876    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.876    
                         arrival time                          20.468    
  -------------------------------------------------------------------
                         slack                                 10.592    

Slack (MET) :             10.631ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        1.100ns  (logic 0.209ns (18.997%)  route 0.891ns (81.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns = ( 9.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.586    19.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.164    19.594 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.295    19.889    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.045    19.934 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.596    20.531    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.830     9.636    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                         clock pessimism              0.099     9.734    
                         clock uncertainty            0.182     9.916    
    SLICE_X46Y47         FDCE (Hold_fdce_C_CE)       -0.016     9.900    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.900    
                         arrival time                          20.531    
  -------------------------------------------------------------------
                         slack                                 10.631    

Slack (MET) :             10.631ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        1.100ns  (logic 0.209ns (18.997%)  route 0.891ns (81.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns = ( 9.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.586    19.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.164    19.594 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.295    19.889    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.045    19.934 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.596    20.531    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.830     9.636    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                         clock pessimism              0.099     9.734    
                         clock uncertainty            0.182     9.916    
    SLICE_X46Y47         FDCE (Hold_fdce_C_CE)       -0.016     9.900    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]
  -------------------------------------------------------------------
                         required time                         -9.900    
                         arrival time                          20.531    
  -------------------------------------------------------------------
                         slack                                 10.631    

Slack (MET) :             10.631ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        1.100ns  (logic 0.209ns (18.997%)  route 0.891ns (81.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns = ( 9.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 19.430 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3245, routed)        0.586    19.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X66Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDCE (Prop_fdce_C_Q)         0.164    19.594 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.295    19.889    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.045    19.934 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.596    20.531    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.830     9.636    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y47         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                         clock pessimism              0.099     9.734    
                         clock uncertainty            0.182     9.916    
    SLICE_X46Y47         FDCE (Hold_fdce_C_CE)       -0.016     9.900    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]
  -------------------------------------------------------------------
                         required time                         -9.900    
                         arrival time                          20.531    
  -------------------------------------------------------------------
                         slack                                 10.631    





