// Seed: 2598873440
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input supply1 id_2,
    input wor id_3,
    output uwire id_4,
    output tri0 id_5,
    input wire id_6,
    output wor id_7,
    input tri id_8,
    input wand id_9,
    input tri1 id_10,
    input tri1 id_11,
    output uwire id_12,
    input tri0 id_13,
    input uwire id_14,
    input wire id_15,
    input tri1 id_16,
    input uwire id_17,
    input supply0 id_18,
    output tri0 id_19
);
  logic id_21 = "";
  parameter id_22 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    output wor   id_1,
    output wand  id_2,
    input  tri   id_3,
    output uwire id_4
    , id_8,
    input  uwire id_5,
    input  wor   id_6
);
  reg id_9;
  ;
  always @(1 or posedge -1'b0) begin : LABEL_0
    $clog2(26);
    ;
    id_9 = 1;
  end
  wire id_10;
  assign id_9 = id_6;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_5,
      id_6,
      id_4,
      id_2,
      id_6,
      id_1,
      id_0,
      id_6,
      id_3,
      id_0,
      id_2,
      id_0,
      id_5,
      id_3,
      id_5,
      id_5,
      id_3,
      id_2
  );
  assign modCall_1.id_15 = 0;
endmodule
