#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000173925cbd50 .scope module, "processor_tb" "processor_tb" 2 18;
 .timescale -9 -12;
v00000173924eb260_0 .var "clk", 0 0;
v00000173924eb300_0 .net "instr_opcode", 5 0, L_0000017392628550;  1 drivers
v00000173924ebc60_0 .var/i "passedTests", 31 0;
v00000173924ec0c0_0 .net "prog_count", 31 0, L_0000017392467230;  1 drivers
v00000173924ec520_0 .net "reg1_addr", 4 0, L_0000017392629c70;  1 drivers
v00000173924ec200_0 .net "reg1_data", 31 0, L_00000173924665f0;  1 drivers
v00000173924eb440_0 .net "reg2_addr", 4 0, L_0000017392629d10;  1 drivers
v00000173924ec340_0 .net "reg2_data", 31 0, L_0000017392467070;  1 drivers
v00000173924eb4e0_0 .var "rst", 0 0;
v00000173924eb580_0 .var/i "totalTests", 31 0;
v00000173924ec5c0_0 .net "write_reg_addr", 4 0, L_00000173924666d0;  1 drivers
v00000173924ebda0_0 .net "write_reg_data", 31 0, L_000001739262c420;  1 drivers
E_0000017392476260 .event negedge, v0000017392481f70_0;
S_0000017392490e00 .scope module, "uut" "processor" 2 34, 3 19 0, S_00000173925cbd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "prog_count";
    .port_info 3 /OUTPUT 6 "instr_opcode";
    .port_info 4 /OUTPUT 5 "reg1_addr";
    .port_info 5 /OUTPUT 32 "reg1_data";
    .port_info 6 /OUTPUT 5 "reg2_addr";
    .port_info 7 /OUTPUT 32 "reg2_data";
    .port_info 8 /OUTPUT 5 "write_reg_addr";
    .port_info 9 /OUTPUT 32 "write_reg_data";
P_00000173925cb0f0 .param/str "MEM_FILE" 0 3 19, "individualInstructions.coe";
P_00000173925cb128 .param/l "WORD_SIZE" 0 3 19, +C4<00000000000000000000000000100000>;
L_0000017392467150 .functor AND 1, v00000173924ea6f0_0, v0000017392481750_0, C4<1>, C4<1>;
L_0000017392467230 .functor BUFZ 32, v0000017392480ad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000173924666d0 .functor BUFZ 5, L_0000017392629f90, C4<00000>, C4<00000>, C4<00000>;
L_000001739262c420 .functor BUFZ 32, L_0000017392629bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000173924eab50_0 .net *"_ivl_19", 0 0, L_0000017392629770;  1 drivers
v00000173924eabf0_0 .net *"_ivl_20", 15 0, L_0000017392629ef0;  1 drivers
v00000173924ec3e0_0 .net *"_ivl_23", 15 0, L_0000017392629630;  1 drivers
v00000173924ec840_0 .net *"_ivl_31", 0 0, L_00000173926298b0;  1 drivers
v00000173924ecc00_0 .net *"_ivl_32", 15 0, L_00000173926289b0;  1 drivers
v00000173924ebbc0_0 .net *"_ivl_35", 15 0, L_0000017392628eb0;  1 drivers
v00000173924ec8e0_0 .net "alu_op", 1 0, v00000173924ea1f0_0;  1 drivers
v00000173924ec2a0_0 .net "alu_out", 3 0, v0000017392481b10_0;  1 drivers
v00000173924ec160_0 .net "alu_result", 31 0, v00000173924816b0_0;  1 drivers
v00000173924ecd40_0 .net "alu_src", 0 0, v00000173924e94d0_0;  1 drivers
v00000173924ec480_0 .net "branch", 0 0, v00000173924ea6f0_0;  1 drivers
v00000173924ebb20_0 .net "branch_addr", 31 0, v0000017392481d90_0;  1 drivers
v00000173924ec980_0 .net "channel_b", 31 0, L_0000017392628410;  1 drivers
v00000173924ecac0_0 .net "clk", 0 0, v00000173924eb260_0;  1 drivers
v00000173924eca20_0 .net "curr_pc", 31 0, v0000017392480ad0_0;  1 drivers
v00000173924eb1c0_0 .net "incr_pc", 31 0, v00000173924ea290_0;  1 drivers
v00000173924eb9e0_0 .net "instr_opcode", 5 0, L_0000017392628550;  alias, 1 drivers
v00000173924ebe40_0 .net "instruction", 31 0, L_0000017392466cf0;  1 drivers
v00000173924ebee0_0 .net "mem_read", 0 0, v00000173924e9cf0_0;  1 drivers
v00000173924ecde0_0 .net "mem_to_reg", 0 0, v00000173924ead30_0;  1 drivers
v00000173924eb080_0 .net "mem_write", 0 0, v00000173924e9570_0;  1 drivers
v00000173924eb3a0_0 .net "next_pc", 31 0, L_0000017392628b90;  1 drivers
v00000173924eba80_0 .net "prog_count", 31 0, L_0000017392467230;  alias, 1 drivers
v00000173924eb760_0 .net "read_data", 31 0, L_0000017392466660;  1 drivers
v00000173924eb940_0 .net "reg1_addr", 4 0, L_0000017392629c70;  alias, 1 drivers
v00000173924ecb60_0 .net "reg1_data", 31 0, L_00000173924665f0;  alias, 1 drivers
v00000173924ec700_0 .net "reg2_addr", 4 0, L_0000017392629d10;  alias, 1 drivers
v00000173924ec7a0_0 .net "reg2_data", 31 0, L_0000017392467070;  alias, 1 drivers
v00000173924ecca0_0 .net "reg_dst", 0 0, v00000173924e9110_0;  1 drivers
v00000173924ec660_0 .net "reg_write", 0 0, v00000173924e91b0_0;  1 drivers
v00000173924ece80_0 .net "rst", 0 0, v00000173924eb4e0_0;  1 drivers
v00000173924ecf20_0 .net "write_data", 31 0, L_0000017392629bd0;  1 drivers
v00000173924ec020_0 .net "write_reg_addr", 4 0, L_00000173924666d0;  alias, 1 drivers
v00000173924eb120_0 .net "write_reg_data", 31 0, L_000001739262c420;  alias, 1 drivers
v00000173924ebf80_0 .net "write_register", 4 0, L_0000017392629f90;  1 drivers
v00000173924ebd00_0 .net "zero", 0 0, v0000017392481750_0;  1 drivers
L_0000017392629590 .part v0000017392480ad0_0, 2, 8;
L_00000173926280f0 .part v00000173924816b0_0, 2, 8;
L_0000017392628370 .part L_0000017392466cf0, 26, 6;
L_0000017392628af0 .part L_0000017392466cf0, 16, 5;
L_0000017392629e50 .part L_0000017392466cf0, 11, 5;
L_00000173926299f0 .part L_0000017392466cf0, 21, 5;
L_00000173926282d0 .part L_0000017392466cf0, 16, 5;
L_0000017392629770 .part L_0000017392466cf0, 15, 1;
LS_0000017392629ef0_0_0 .concat [ 1 1 1 1], L_0000017392629770, L_0000017392629770, L_0000017392629770, L_0000017392629770;
LS_0000017392629ef0_0_4 .concat [ 1 1 1 1], L_0000017392629770, L_0000017392629770, L_0000017392629770, L_0000017392629770;
LS_0000017392629ef0_0_8 .concat [ 1 1 1 1], L_0000017392629770, L_0000017392629770, L_0000017392629770, L_0000017392629770;
LS_0000017392629ef0_0_12 .concat [ 1 1 1 1], L_0000017392629770, L_0000017392629770, L_0000017392629770, L_0000017392629770;
L_0000017392629ef0 .concat [ 4 4 4 4], LS_0000017392629ef0_0_0, LS_0000017392629ef0_0_4, LS_0000017392629ef0_0_8, LS_0000017392629ef0_0_12;
L_0000017392629630 .part L_0000017392466cf0, 0, 16;
L_0000017392629810 .concat [ 16 16 0 0], L_0000017392629630, L_0000017392629ef0;
L_00000173926296d0 .part L_0000017392466cf0, 0, 6;
L_00000173926298b0 .part L_0000017392466cf0, 15, 1;
LS_00000173926289b0_0_0 .concat [ 1 1 1 1], L_00000173926298b0, L_00000173926298b0, L_00000173926298b0, L_00000173926298b0;
LS_00000173926289b0_0_4 .concat [ 1 1 1 1], L_00000173926298b0, L_00000173926298b0, L_00000173926298b0, L_00000173926298b0;
LS_00000173926289b0_0_8 .concat [ 1 1 1 1], L_00000173926298b0, L_00000173926298b0, L_00000173926298b0, L_00000173926298b0;
LS_00000173926289b0_0_12 .concat [ 1 1 1 1], L_00000173926298b0, L_00000173926298b0, L_00000173926298b0, L_00000173926298b0;
L_00000173926289b0 .concat [ 4 4 4 4], LS_00000173926289b0_0_0, LS_00000173926289b0_0_4, LS_00000173926289b0_0_8, LS_00000173926289b0_0_12;
L_0000017392628eb0 .part L_0000017392466cf0, 0, 16;
L_0000017392628690 .concat [ 16 16 0 0], L_0000017392628eb0, L_00000173926289b0;
L_0000017392628550 .part L_0000017392466cf0, 26, 6;
L_0000017392629c70 .part L_0000017392466cf0, 21, 5;
L_0000017392629d10 .part L_0000017392466cf0, 16, 5;
S_0000017392490f90 .scope module, "PC" "gen_register" 3 60, 4 18 0, S_0000017392490e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0000017392476c60 .param/l "WORD_SIZE" 0 4 20, +C4<00000000000000000000000000100000>;
v0000017392480e90_0 .net "clk", 0 0, v00000173924eb260_0;  alias, 1 drivers
v0000017392480f30_0 .net "data_in", 31 0, L_0000017392628b90;  alias, 1 drivers
v0000017392480ad0_0 .var "data_out", 31 0;
v0000017392481f70_0 .net "rst", 0 0, v00000173924eb4e0_0;  alias, 1 drivers
v00000173924811b0_0 .net "write_en", 0 0, v00000173924eb260_0;  alias, 1 drivers
E_00000173924769a0 .event posedge, v0000017392480e90_0, v0000017392481f70_0;
S_000001739248d530 .scope module, "RAM" "cpumemory" 3 75, 5 21 0, S_0000017392490e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "instr_read_address";
    .port_info 3 /OUTPUT 32 "instr_instruction";
    .port_info 4 /INPUT 1 "data_mem_write";
    .port_info 5 /INPUT 8 "data_address";
    .port_info 6 /INPUT 32 "data_write_data";
    .port_info 7 /OUTPUT 32 "data_read_data";
P_00000173925cac70 .param/str "FILENAME" 0 5 21, "individualInstructions.coe";
P_00000173925caca8 .param/l "WORD_SIZE" 0 5 21, +C4<00000000000000000000000000100000>;
L_0000017392466cf0 .functor BUFZ 32, L_00000173924eb620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017392466660 .functor BUFZ 32, L_00000173924eb800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000173924814d0_0 .net *"_ivl_0", 31 0, L_00000173924eb620;  1 drivers
v0000017392480fd0_0 .net *"_ivl_10", 9 0, L_00000173924eb8a0;  1 drivers
L_00000173925d0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017392480b70_0 .net *"_ivl_13", 1 0, L_00000173925d0160;  1 drivers
v00000173924808f0_0 .net *"_ivl_2", 9 0, L_00000173924eb6c0;  1 drivers
L_00000173925d0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017392481930_0 .net *"_ivl_5", 1 0, L_00000173925d0118;  1 drivers
v00000173924823d0_0 .net *"_ivl_8", 31 0, L_00000173924eb800;  1 drivers
v0000017392481610 .array "buff", 0 255, 31 0;
v00000173924821f0_0 .net "clk", 0 0, v00000173924eb260_0;  alias, 1 drivers
v00000173924825b0_0 .net "data_address", 7 0, L_00000173926280f0;  1 drivers
v00000173924819d0_0 .net "data_mem_write", 0 0, v00000173924e9570_0;  alias, 1 drivers
v0000017392482290_0 .net "data_read_data", 31 0, L_0000017392466660;  alias, 1 drivers
v0000017392481c50_0 .net "data_write_data", 31 0, L_0000017392467070;  alias, 1 drivers
v0000017392482470_0 .net "instr_instruction", 31 0, L_0000017392466cf0;  alias, 1 drivers
v0000017392482790_0 .net "instr_read_address", 7 0, L_0000017392629590;  1 drivers
v0000017392481070_0 .net "rst", 0 0, v00000173924eb4e0_0;  alias, 1 drivers
E_0000017392476d20 .event posedge, v0000017392480e90_0;
L_00000173924eb620 .array/port v0000017392481610, L_00000173924eb6c0;
L_00000173924eb6c0 .concat [ 8 2 0 0], L_0000017392629590, L_00000173925d0118;
L_00000173924eb800 .array/port v0000017392481610, L_00000173924eb8a0;
L_00000173924eb8a0 .concat [ 8 2 0 0], L_00000173926280f0, L_00000173925d0160;
S_000001739248d6c0 .scope module, "alu" "alu" 3 130, 6 22 0, S_0000017392490e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
v0000017392481570_0 .net "alu_control_in", 3 0, v0000017392481b10_0;  alias, 1 drivers
v00000173924816b0_0 .var "alu_result_out", 31 0;
v0000017392480c10_0 .net "channel_a_in", 31 0, L_00000173924665f0;  alias, 1 drivers
v0000017392482510_0 .net "channel_b_in", 31 0, L_0000017392628410;  alias, 1 drivers
v0000017392480cb0_0 .var "temp", 31 0;
v0000017392481750_0 .var "zero_out", 0 0;
E_00000173924764e0 .event anyedge, v0000017392481570_0, v0000017392480c10_0, v0000017392482510_0, v0000017392480cb0_0;
S_000001739248ffd0 .scope module, "alu_b_src" "mux_2_1" 3 117, 7 18 0, S_0000017392490e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0000017392476660 .param/l "WORD_SIZE" 0 7 21, +C4<00000000000000000000000000100000>;
v0000017392482010_0 .net "data_out", 31 0, L_0000017392628410;  alias, 1 drivers
v0000017392481250_0 .net "datain1", 31 0, L_0000017392467070;  alias, 1 drivers
v0000017392480990_0 .net "datain2", 31 0, L_0000017392629810;  1 drivers
v00000173924817f0_0 .net "select_in", 0 0, v00000173924e94d0_0;  alias, 1 drivers
L_0000017392628410 .functor MUXZ 32, L_0000017392467070, L_0000017392629810, v00000173924e94d0_0, C4<>;
S_0000017392490160 .scope module, "alu_control" "alu_control" 3 124, 8 20 0, S_0000017392490e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "instruction_5_0";
    .port_info 2 /OUTPUT 4 "alu_out";
v0000017392481890_0 .net "alu_op", 1 0, v00000173924ea1f0_0;  alias, 1 drivers
v0000017392481b10_0 .var "alu_out", 3 0;
v0000017392481bb0_0 .net "instruction_5_0", 5 0, L_00000173926296d0;  1 drivers
E_0000017392476de0 .event anyedge, v0000017392481890_0, v0000017392481bb0_0;
S_0000017392464da0 .scope module, "branch_alu" "alu" 3 145, 6 22 0, S_0000017392490e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
L_00000173925d0238 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000017392481cf0_0 .net "alu_control_in", 3 0, L_00000173925d0238;  1 drivers
v0000017392481d90_0 .var "alu_result_out", 31 0;
v0000017392481e30_0 .net "channel_a_in", 31 0, v00000173924ea290_0;  alias, 1 drivers
v00000173924741b0_0 .net "channel_b_in", 31 0, L_0000017392628690;  1 drivers
v00000173924e9070_0 .var "temp", 31 0;
v00000173924e99d0_0 .var "zero_out", 0 0;
E_0000017392476520 .event anyedge, v0000017392481cf0_0, v0000017392481e30_0, v00000173924741b0_0, v00000173924e9070_0;
S_0000017392464f30 .scope module, "control" "control_unit" 3 86, 9 20 0, S_0000017392490e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v00000173924ea1f0_0 .var "alu_op", 1 0;
v00000173924e94d0_0 .var "alu_src", 0 0;
v00000173924ea6f0_0 .var "branch", 0 0;
v00000173924eadd0_0 .net "instr_op", 5 0, L_0000017392628370;  1 drivers
v00000173924e9cf0_0 .var "mem_read", 0 0;
v00000173924ead30_0 .var "mem_to_reg", 0 0;
v00000173924e9570_0 .var "mem_write", 0 0;
v00000173924e9110_0 .var "reg_dst", 0 0;
v00000173924e91b0_0 .var "reg_write", 0 0;
E_00000173924765a0 .event anyedge, v00000173924eadd0_0;
S_00000173924650c0 .scope module, "pc_incr" "alu" 3 68, 6 22 0, S_0000017392490e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
L_00000173925d0088 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v00000173924e9250_0 .net "alu_control_in", 3 0, L_00000173925d0088;  1 drivers
v00000173924ea290_0 .var "alu_result_out", 31 0;
v00000173924e9610_0 .net "channel_a_in", 31 0, v0000017392480ad0_0;  alias, 1 drivers
L_00000173925d00d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000173924e9a70_0 .net "channel_b_in", 31 0, L_00000173925d00d0;  1 drivers
v00000173924e9750_0 .var "temp", 31 0;
v00000173924e96b0_0 .var "zero_out", 0 0;
E_00000173924766e0 .event anyedge, v00000173924e9250_0, v0000017392480ad0_0, v00000173924e9a70_0, v00000173924e9750_0;
S_00000173924537d0 .scope module, "pc_src" "mux_2_1" 3 152, 7 18 0, S_0000017392490e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0000017392476760 .param/l "WORD_SIZE" 0 7 21, +C4<00000000000000000000000000100000>;
v00000173924e9e30_0 .net "data_out", 31 0, L_0000017392628b90;  alias, 1 drivers
v00000173924e97f0_0 .net "datain1", 31 0, v00000173924ea290_0;  alias, 1 drivers
v00000173924e9890_0 .net "datain2", 31 0, v0000017392481d90_0;  alias, 1 drivers
v00000173924ea330_0 .net "select_in", 0 0, L_0000017392467150;  1 drivers
L_0000017392628b90 .functor MUXZ 32, v00000173924ea290_0, v0000017392481d90_0, L_0000017392467150, C4<>;
S_0000017392453960 .scope module, "resgister_file" "cpu_registers" 3 105, 10 21 0, S_0000017392490e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "read_register_1";
    .port_info 4 /INPUT 5 "read_register_2";
    .port_info 5 /INPUT 5 "write_register";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
L_00000173924665f0 .functor BUFZ 32, L_0000017392629950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017392467070 .functor BUFZ 32, L_0000017392629b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000173924e9390 .array "RFILE", 0 31, 31 0;
v00000173924ea830_0 .net *"_ivl_0", 31 0, L_0000017392629950;  1 drivers
v00000173924e9930_0 .net *"_ivl_10", 6 0, L_00000173926287d0;  1 drivers
L_00000173925d01f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000173924e9430_0 .net *"_ivl_13", 1 0, L_00000173925d01f0;  1 drivers
v00000173924ea150_0 .net *"_ivl_2", 6 0, L_0000017392628230;  1 drivers
L_00000173925d01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000173924e9b10_0 .net *"_ivl_5", 1 0, L_00000173925d01a8;  1 drivers
v00000173924e9d90_0 .net *"_ivl_8", 31 0, L_0000017392629b30;  1 drivers
v00000173924eaa10_0 .net "clk", 0 0, v00000173924eb260_0;  alias, 1 drivers
v00000173924e9bb0_0 .var/i "i", 31 0;
v00000173924ea790_0 .net "read_data_1", 31 0, L_00000173924665f0;  alias, 1 drivers
v00000173924e9c50_0 .net "read_data_2", 31 0, L_0000017392467070;  alias, 1 drivers
v00000173924e9ed0_0 .net "read_register_1", 4 0, L_00000173926299f0;  1 drivers
v00000173924e9f70_0 .net "read_register_2", 4 0, L_00000173926282d0;  1 drivers
v00000173924ea010_0 .net "reg_write", 0 0, v00000173924e91b0_0;  alias, 1 drivers
v00000173924ea8d0_0 .net "rst", 0 0, v00000173924eb4e0_0;  alias, 1 drivers
v00000173924ea3d0_0 .net "write_data", 31 0, L_0000017392629bd0;  alias, 1 drivers
v00000173924ea0b0_0 .net "write_register", 4 0, L_0000017392629f90;  alias, 1 drivers
L_0000017392629950 .array/port v00000173924e9390, L_0000017392628230;
L_0000017392628230 .concat [ 5 2 0 0], L_00000173926299f0, L_00000173925d01a8;
L_0000017392629b30 .array/port v00000173924e9390, L_00000173926287d0;
L_00000173926287d0 .concat [ 5 2 0 0], L_00000173926282d0, L_00000173925d01f0;
S_0000017392453af0 .scope module, "write_data_src" "mux_2_1" 3 138, 7 18 0, S_0000017392490e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_00000173924767e0 .param/l "WORD_SIZE" 0 7 21, +C4<00000000000000000000000000100000>;
v00000173924eae70_0 .net "data_out", 31 0, L_0000017392629bd0;  alias, 1 drivers
v00000173924ea970_0 .net "datain1", 31 0, v00000173924816b0_0;  alias, 1 drivers
v00000173924ea470_0 .net "datain2", 31 0, L_0000017392466660;  alias, 1 drivers
v00000173924ea510_0 .net "select_in", 0 0, v00000173924ead30_0;  alias, 1 drivers
L_0000017392629bd0 .functor MUXZ 32, v00000173924816b0_0, L_0000017392466660, v00000173924ead30_0, C4<>;
S_0000017392451650 .scope module, "write_reg_src" "mux_2_1" 3 98, 7 18 0, S_0000017392490e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 5 "datain1";
    .port_info 2 /INPUT 5 "datain2";
    .port_info 3 /OUTPUT 5 "data_out";
P_0000017392477e60 .param/l "WORD_SIZE" 0 7 21, +C4<00000000000000000000000000000101>;
v00000173924ea5b0_0 .net "data_out", 4 0, L_0000017392629f90;  alias, 1 drivers
v00000173924eaf10_0 .net "datain1", 4 0, L_0000017392628af0;  1 drivers
v00000173924eaab0_0 .net "datain2", 4 0, L_0000017392629e50;  1 drivers
v00000173924ea650_0 .net "select_in", 0 0, v00000173924e9110_0;  alias, 1 drivers
L_0000017392629f90 .functor MUXZ 5, L_0000017392628af0, L_0000017392629e50, v00000173924e9110_0, C4<>;
    .scope S_0000017392490f90;
T_0 ;
    %wait E_00000173924769a0;
    %load/vec4 v0000017392481f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017392480ad0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017392480e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000173924811b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000017392480f30_0;
    %assign/vec4 v0000017392480ad0_0, 0;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000173924650c0;
T_1 ;
    %wait E_00000173924766e0;
    %load/vec4 v00000173924e9250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173924e9750_0, 0, 32;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v00000173924e9610_0;
    %load/vec4 v00000173924e9a70_0;
    %and;
    %store/vec4 v00000173924e9750_0, 0, 32;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v00000173924e9610_0;
    %load/vec4 v00000173924e9a70_0;
    %or;
    %store/vec4 v00000173924e9750_0, 0, 32;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v00000173924e9610_0;
    %load/vec4 v00000173924e9a70_0;
    %add;
    %store/vec4 v00000173924e9750_0, 0, 32;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v00000173924e9610_0;
    %load/vec4 v00000173924e9a70_0;
    %sub;
    %store/vec4 v00000173924e9750_0, 0, 32;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v00000173924e9610_0;
    %load/vec4 v00000173924e9a70_0;
    %or;
    %inv;
    %store/vec4 v00000173924e9750_0, 0, 32;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v00000173924e9610_0;
    %load/vec4 v00000173924e9a70_0;
    %cmp/s;
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000173924e9750_0, 0, 32;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173924e9750_0, 0, 32;
T_1.9 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v00000173924e9750_0;
    %store/vec4 v00000173924ea290_0, 0, 32;
    %load/vec4 v00000173924e9750_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %pad/s 1;
    %store/vec4 v00000173924e96b0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001739248d530;
T_2 ;
    %vpi_call 5 39 "$readmemb", P_00000173925cac70, v0000017392481610, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001739248d530;
T_3 ;
    %wait E_0000017392476d20;
    %load/vec4 v00000173924819d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000017392481c50_0;
    %load/vec4 v00000173924825b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000017392481610, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017392464f30;
T_4 ;
    %wait E_00000173924765a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173924e9110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173924ea6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173924e9cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173924ead30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000173924ea1f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173924e9570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173924e94d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173924e91b0_0, 0, 1;
    %load/vec4 v00000173924eadd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173924ea6f0_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173924e9110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173924e91b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000173924ea1f0_0, 0, 2;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173924e94d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173924e91b0_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173924e94d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173924ead30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173924e91b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173924e9cf0_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173924e94d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173924e9570_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173924e9110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173924ea6f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000173924ea1f0_0, 0, 2;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000017392453960;
T_5 ;
    %wait E_0000017392476d20;
    %load/vec4 v00000173924ea8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173924e9bb0_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000173924e9bb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000173924e9bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173924e9390, 0, 4;
    %load/vec4 v00000173924e9bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173924e9bb0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000173924ea010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v00000173924ea3d0_0;
    %load/vec4 v00000173924ea0b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173924e9390, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017392490160;
T_6 ;
    %wait E_0000017392476de0;
    %load/vec4 v0000017392481890_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017392481b10_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000017392481890_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000017392481b10_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000017392481bb0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017392481b10_0, 0, 4;
    %jmp T_6.11;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017392481b10_0, 0, 4;
    %jmp T_6.11;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000017392481b10_0, 0, 4;
    %jmp T_6.11;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017392481b10_0, 0, 4;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000017392481b10_0, 0, 4;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000017392481b10_0, 0, 4;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000017392481b10_0, 0, 4;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001739248d6c0;
T_7 ;
    %wait E_00000173924764e0;
    %load/vec4 v0000017392481570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017392480cb0_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0000017392480c10_0;
    %load/vec4 v0000017392482510_0;
    %and;
    %store/vec4 v0000017392480cb0_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0000017392480c10_0;
    %load/vec4 v0000017392482510_0;
    %or;
    %store/vec4 v0000017392480cb0_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0000017392480c10_0;
    %load/vec4 v0000017392482510_0;
    %add;
    %store/vec4 v0000017392480cb0_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0000017392480c10_0;
    %load/vec4 v0000017392482510_0;
    %sub;
    %store/vec4 v0000017392480cb0_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0000017392480c10_0;
    %load/vec4 v0000017392482510_0;
    %or;
    %inv;
    %store/vec4 v0000017392480cb0_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0000017392480c10_0;
    %load/vec4 v0000017392482510_0;
    %cmp/s;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000017392480cb0_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017392480cb0_0, 0, 32;
T_7.9 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0000017392480cb0_0;
    %store/vec4 v00000173924816b0_0, 0, 32;
    %load/vec4 v0000017392480cb0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %store/vec4 v0000017392481750_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000017392464da0;
T_8 ;
    %wait E_0000017392476520;
    %load/vec4 v0000017392481cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173924e9070_0, 0, 32;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0000017392481e30_0;
    %load/vec4 v00000173924741b0_0;
    %and;
    %store/vec4 v00000173924e9070_0, 0, 32;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0000017392481e30_0;
    %load/vec4 v00000173924741b0_0;
    %or;
    %store/vec4 v00000173924e9070_0, 0, 32;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0000017392481e30_0;
    %load/vec4 v00000173924741b0_0;
    %add;
    %store/vec4 v00000173924e9070_0, 0, 32;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0000017392481e30_0;
    %load/vec4 v00000173924741b0_0;
    %sub;
    %store/vec4 v00000173924e9070_0, 0, 32;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0000017392481e30_0;
    %load/vec4 v00000173924741b0_0;
    %or;
    %inv;
    %store/vec4 v00000173924e9070_0, 0, 32;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0000017392481e30_0;
    %load/vec4 v00000173924741b0_0;
    %cmp/s;
    %jmp/0xz  T_8.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000173924e9070_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173924e9070_0, 0, 32;
T_8.9 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v00000173924e9070_0;
    %store/vec4 v0000017392481d90_0, 0, 32;
    %load/vec4 v00000173924e9070_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %pad/s 1;
    %store/vec4 v00000173924e99d0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000173925cbd50;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173924ebc60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173924eb580_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_00000173925cbd50;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173924eb260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173924eb4e0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173924eb260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173924eb4e0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173924eb260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173924eb4e0_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v00000173924eb260_0;
    %inv;
    %store/vec4 v00000173924eb260_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_00000173925cbd50;
T_11 ;
    %wait E_0000017392476260;
    %wait E_0000017392476d20;
    %wait E_0000017392476d20;
    %delay 1000, 0;
    %load/vec4 v00000173924eb580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173924eb580_0, 0, 32;
    %vpi_call 2 82 "$write", "Test Case %0d: add $a0, $v0, V1...", v00000173924eb580_0 {0 0 0};
    %load/vec4 v00000173924ec5c0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v00000173924ebda0_0;
    %pushi/vec4 535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000173924ebc60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173924ebc60_0, 0, 32;
    %vpi_call 2 85 "$display", "passed." {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call 2 87 "$display", "failed." {0 0 0};
T_11.1 ;
    %wait E_0000017392476d20;
    %delay 1000, 0;
    %load/vec4 v00000173924eb580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173924eb580_0, 0, 32;
    %vpi_call 2 92 "$write", "Test Case %0d: addi $a0, $v0, 100...", v00000173924eb580_0 {0 0 0};
    %load/vec4 v00000173924ec5c0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v00000173924ebda0_0;
    %pushi/vec4 461, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000173924ebc60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173924ebc60_0, 0, 32;
    %vpi_call 2 95 "$display", "passed." {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call 2 97 "$display", "failed." {0 0 0};
T_11.3 ;
    %vpi_call 2 100 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 101 "$display", "Testing complete\012Passed %0d / %0d tests.", v00000173924ebc60_0, v00000173924eb580_0 {0 0 0};
    %vpi_call 2 102 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "gen_register.v";
    "cpumemory.v";
    "alu.v";
    "mux_2_1.v";
    "alu_control.v";
    "control_unit.v";
    "cpu_registers.v";
