#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000874cc0 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v000000000090af40_0 .var "clk", 0 0;
S_000000000089a4e0 .scope module, "DUT" "chip" 2 14, 3 9 0, S_0000000000874cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v000000000090a680_0 .net "alu_op", 1 0, v00000000008a1ce0_0;  1 drivers
v000000000090a860_0 .net "alu_src", 0 0, v00000000008a21e0_0;  1 drivers
v00000000009093c0_0 .net "beq", 0 0, v00000000008a28c0_0;  1 drivers
v00000000009091e0_0 .net "bne", 0 0, v00000000008a2dc0_0;  1 drivers
v0000000000909280_0 .net "clk", 0 0, v000000000090af40_0;  1 drivers
v0000000000909820_0 .net "j", 0 0, v00000000008a2e60_0;  1 drivers
v000000000090ae00_0 .net "mem_r", 0 0, v00000000008a2aa0_0;  1 drivers
v0000000000909320_0 .net "mem_to_reg", 0 0, v00000000008a1420_0;  1 drivers
v0000000000909460_0 .net "mem_w", 0 0, v00000000008a2280_0;  1 drivers
v000000000090a180_0 .net "opcode", 3 0, L_0000000000909780;  1 drivers
v0000000000909640_0 .net "reg_dst", 0 0, v00000000008a14c0_0;  1 drivers
v0000000000909f00_0 .net "reg_w", 0 0, v00000000008a2460_0;  1 drivers
S_000000000089a670 .scope module, "chip_connect" "chipcontrol" 3 16, 4 1 0, S_000000000089a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "reg_w";
    .port_info 5 /OUTPUT 1 "mem_r";
    .port_info 6 /OUTPUT 1 "mem_w";
    .port_info 7 /OUTPUT 1 "beq";
    .port_info 8 /OUTPUT 1 "bne";
    .port_info 9 /OUTPUT 1 "j";
    .port_info 10 /OUTPUT 2 "alu_op";
v00000000008a1ce0_0 .var "alu_op", 1 0;
v00000000008a21e0_0 .var "alu_src", 0 0;
v00000000008a28c0_0 .var "beq", 0 0;
v00000000008a2dc0_0 .var "bne", 0 0;
v00000000008a2e60_0 .var "j", 0 0;
v00000000008a2aa0_0 .var "mem_r", 0 0;
v00000000008a1420_0 .var "mem_to_reg", 0 0;
v00000000008a2280_0 .var "mem_w", 0 0;
v00000000008a2960_0 .net "opcode", 3 0, L_0000000000909780;  alias, 1 drivers
v00000000008a14c0_0 .var "reg_dst", 0 0;
v00000000008a2460_0 .var "reg_w", 0 0;
E_00000000008a6be0 .event edge, v00000000008a2960_0;
S_0000000000888b70 .scope module, "datapath_connect" "datapath" 3 23, 5 1 0, S_000000000089a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /INPUT 1 "reg_dst";
    .port_info 3 /INPUT 1 "alu_src";
    .port_info 4 /INPUT 1 "mem_to_reg";
    .port_info 5 /INPUT 1 "reg_w";
    .port_info 6 /INPUT 1 "mem_r";
    .port_info 7 /INPUT 1 "mem_w";
    .port_info 8 /INPUT 1 "beq";
    .port_info 9 /INPUT 1 "bne";
    .port_info 10 /INPUT 1 "j";
    .port_info 11 /INPUT 2 "alu_op";
L_000000000089e9e0 .functor AND 1, v00000000008a28c0_0, L_000000000091b840, C4<1>, C4<1>;
L_000000000089e200 .functor NOT 1, L_000000000091b840, C4<0>, C4<0>, C4<0>;
L_000000000089e660 .functor AND 1, v00000000008a2dc0_0, L_000000000089e200, C4<1>, C4<1>;
L_000000000089e0b0 .functor OR 1, L_000000000089e9e0, L_000000000089e660, C4<0>, C4<0>;
L_00000000013e0088 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000000907660_0 .net/2u *"_s0", 15 0, L_00000000013e0088;  1 drivers
v00000000009063a0_0 .net *"_s11", 2 0, L_000000000090ac20;  1 drivers
v0000000000907700_0 .net *"_s13", 2 0, L_0000000000909960;  1 drivers
v0000000000906260_0 .net *"_s19", 0 0, L_0000000000909aa0;  1 drivers
v0000000000907f20_0 .net *"_s20", 9 0, L_0000000000909b40;  1 drivers
v0000000000906bc0_0 .net *"_s23", 5 0, L_0000000000909be0;  1 drivers
v0000000000906120_0 .net *"_s31", 2 0, L_000000000090a4a0;  1 drivers
v0000000000907160_0 .net *"_s33", 11 0, L_000000000090a0e0;  1 drivers
L_00000000013e00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000009077a0_0 .net/2u *"_s34", 0 0, L_00000000013e00d0;  1 drivers
v0000000000906ee0_0 .net *"_s38", 0 0, L_000000000089e9e0;  1 drivers
v0000000000907980_0 .net *"_s40", 0 0, L_000000000089e200;  1 drivers
v0000000000907a20_0 .net *"_s42", 0 0, L_000000000089e660;  1 drivers
v0000000000906620_0 .net *"_s44", 0 0, L_000000000089e0b0;  1 drivers
v0000000000907b60_0 .net *"_s46", 15 0, L_000000000090aea0;  1 drivers
v00000000009061c0_0 .net "alu_cnt", 2 0, v00000000008a2320_0;  1 drivers
v0000000000906760_0 .net "alu_op", 1 0, v00000000008a1ce0_0;  alias, 1 drivers
v00000000009068a0_0 .net "alu_out", 15 0, v00000000008a1560_0;  1 drivers
v00000000009072a0_0 .net "alu_src", 0 0, v00000000008a21e0_0;  alias, 1 drivers
v0000000000907340_0 .net "b", 15 0, L_0000000000909c80;  1 drivers
v0000000000907c00_0 .net "beq", 0 0, v00000000008a28c0_0;  alias, 1 drivers
v0000000000906300_0 .net "bne", 0 0, v00000000008a2dc0_0;  alias, 1 drivers
v0000000000907ca0_0 .net "clk", 0 0, v000000000090af40_0;  alias, 1 drivers
v0000000000906940_0 .net "immext", 15 0, L_000000000090a9a0;  1 drivers
v0000000000907de0_0 .net "instruction", 15 0, L_000000000089e3c0;  1 drivers
v0000000000906f80_0 .net "iszero", 0 0, L_000000000091b840;  1 drivers
v00000000009069e0_0 .net "j", 0 0, v00000000008a2e60_0;  alias, 1 drivers
v0000000000906da0_0 .net "mem_r", 0 0, v00000000008a2aa0_0;  alias, 1 drivers
v0000000000906e40_0 .net "mem_read_data", 15 0, L_000000000091bf20;  1 drivers
v0000000000907020_0 .net "mem_to_reg", 0 0, v00000000008a1420_0;  alias, 1 drivers
v00000000009070c0_0 .net "mem_w", 0 0, v00000000008a2280_0;  alias, 1 drivers
v0000000000907200_0 .net "opcode", 3 0, L_0000000000909780;  alias, 1 drivers
v0000000000909500_0 .var "pc", 15 0;
v0000000000909dc0_0 .net "pc_branch", 15 0, L_000000000090a040;  1 drivers
v000000000090a5e0_0 .net "pc_jump", 15 0, L_000000000090a360;  1 drivers
v0000000000909d20_0 .net "pc_next", 15 0, L_000000000090a7c0;  1 drivers
v0000000000909140_0 .net "pc_plus2", 15 0, L_00000000009096e0;  1 drivers
v000000000090a540_0 .net "rd1", 15 0, L_000000000089e6d0;  1 drivers
v000000000090ad60_0 .net "rd2", 15 0, L_000000000089ee40;  1 drivers
v000000000090acc0_0 .net "reg_dst", 0 0, v00000000008a14c0_0;  alias, 1 drivers
v000000000090a400_0 .net "reg_w", 0 0, v00000000008a2460_0;  alias, 1 drivers
v0000000000909e60_0 .net "rs1", 2 0, L_00000000009098c0;  1 drivers
v000000000090a220_0 .net "rs2", 2 0, L_000000000090a2c0;  1 drivers
v00000000009090a0_0 .net "wd", 15 0, L_0000000000909a00;  1 drivers
v00000000009095a0_0 .net "ws", 2 0, L_0000000000909fa0;  1 drivers
L_00000000009096e0 .arith/sum 16, v0000000000909500_0, L_00000000013e0088;
L_0000000000909780 .part L_000000000089e3c0, 12, 4;
L_00000000009098c0 .part L_000000000089e3c0, 9, 3;
L_000000000090a2c0 .part L_000000000089e3c0, 6, 3;
L_000000000090ac20 .part L_000000000089e3c0, 3, 3;
L_0000000000909960 .part L_000000000089e3c0, 6, 3;
L_0000000000909fa0 .functor MUXZ 3, L_0000000000909960, L_000000000090ac20, v00000000008a14c0_0, C4<>;
L_0000000000909a00 .functor MUXZ 16, v00000000008a1560_0, L_000000000091bf20, v00000000008a1420_0, C4<>;
L_0000000000909aa0 .part L_000000000089e3c0, 5, 1;
LS_0000000000909b40_0_0 .concat [ 1 1 1 1], L_0000000000909aa0, L_0000000000909aa0, L_0000000000909aa0, L_0000000000909aa0;
LS_0000000000909b40_0_4 .concat [ 1 1 1 1], L_0000000000909aa0, L_0000000000909aa0, L_0000000000909aa0, L_0000000000909aa0;
LS_0000000000909b40_0_8 .concat [ 1 1 0 0], L_0000000000909aa0, L_0000000000909aa0;
L_0000000000909b40 .concat [ 4 4 2 0], LS_0000000000909b40_0_0, LS_0000000000909b40_0_4, LS_0000000000909b40_0_8;
L_0000000000909be0 .part L_000000000089e3c0, 0, 6;
L_000000000090a9a0 .concat [ 6 10 0 0], L_0000000000909be0, L_0000000000909b40;
L_0000000000909c80 .functor MUXZ 16, L_000000000089ee40, L_000000000090a9a0, v00000000008a21e0_0, C4<>;
L_000000000090a040 .arith/sum 16, L_00000000009096e0, L_000000000090a9a0;
L_000000000090a4a0 .part L_00000000009096e0, 13, 3;
L_000000000090a0e0 .part L_000000000089e3c0, 0, 12;
L_000000000090a360 .concat [ 1 12 3 0], L_00000000013e00d0, L_000000000090a0e0, L_000000000090a4a0;
L_000000000090aea0 .functor MUXZ 16, L_00000000009096e0, L_000000000090a040, L_000000000089e0b0, C4<>;
L_000000000090a7c0 .functor MUXZ 16, L_000000000090aea0, L_000000000090a360, v00000000008a2e60_0, C4<>;
S_0000000000888d00 .scope module, "alu_connect" "alu" 5 54, 6 1 0, S_0000000000888b70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "alu_cnt";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "iszero";
L_00000000013e01a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008a1060_0 .net/2u *"_s0", 15 0, L_00000000013e01a8;  1 drivers
v00000000008a2b40_0 .net *"_s2", 0 0, L_000000000091c9c0;  1 drivers
L_00000000013e01f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000008a1100_0 .net/2u *"_s4", 0 0, L_00000000013e01f0;  1 drivers
L_00000000013e0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000008a11a0_0 .net/2u *"_s6", 0 0, L_00000000013e0238;  1 drivers
v00000000008a2820_0 .net "a", 15 0, L_000000000089e6d0;  alias, 1 drivers
v00000000008a16a0_0 .net "alu_cnt", 2 0, v00000000008a2320_0;  alias, 1 drivers
v00000000008a1b00_0 .net "b", 15 0, L_0000000000909c80;  alias, 1 drivers
v00000000008a1740_0 .net "iszero", 0 0, L_000000000091b840;  alias, 1 drivers
v00000000008a1560_0 .var "result", 15 0;
E_00000000008a6c60 .event edge, v00000000008a16a0_0, v00000000008a2820_0, v00000000008a1b00_0;
L_000000000091c9c0 .cmp/eq 16, v00000000008a1560_0, L_00000000013e01a8;
L_000000000091b840 .functor MUXZ 1, L_00000000013e0238, L_00000000013e01f0, L_000000000091c9c0, C4<>;
S_00000000008820e0 .scope module, "alucontrol_connect" "alucontrol" 5 58, 7 1 0, S_0000000000888b70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /OUTPUT 3 "alu_cnt";
v00000000008a1c40_0 .net *"_s1", 5 0, L_000000000091c6a0;  1 drivers
v00000000008a2320_0 .var "alu_cnt", 2 0;
v00000000008a1240_0 .net "alu_op", 1 0, v00000000008a1ce0_0;  alias, 1 drivers
v00000000008a1e20_0 .net "opcode", 3 0, L_0000000000909780;  alias, 1 drivers
E_00000000008a6ce0 .event edge, L_000000000091c6a0;
L_000000000091c6a0 .concat [ 4 2 0 0], L_0000000000909780, v00000000008a1ce0_0;
S_0000000000882270 .scope module, "dm_connect" "datamemory" 5 48, 8 1 0, S_0000000000888b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "mem_address";
    .port_info 2 /INPUT 16 "mem_write_data";
    .port_info 3 /INPUT 1 "mem_write_enable";
    .port_info 4 /INPUT 1 "mem_read_enable";
    .port_info 5 /OUTPUT 16 "mem_read_data";
v00000000008a1600_0 .net *"_s0", 15 0, L_000000000090ab80;  1 drivers
L_00000000013e0160 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008a1ec0_0 .net/2u *"_s2", 15 0, L_00000000013e0160;  1 drivers
v00000000008a1f60_0 .net "clk", 0 0, v000000000090af40_0;  alias, 1 drivers
v00000000008a2be0_0 .net "mem_address", 15 0, v00000000008a1560_0;  alias, 1 drivers
v00000000008a12e0_0 .net "mem_read_data", 15 0, L_000000000091bf20;  alias, 1 drivers
v00000000008a17e0_0 .net "mem_read_enable", 0 0, v00000000008a2aa0_0;  alias, 1 drivers
v00000000008a2640_0 .net "mem_write_data", 15 0, L_000000000089ee40;  alias, 1 drivers
v00000000008a1880_0 .net "mem_write_enable", 0 0, v00000000008a2280_0;  alias, 1 drivers
v00000000008a26e0 .array "memory", 0 7, 15 0;
E_00000000008a72a0 .event posedge, v00000000008a1f60_0;
L_000000000090ab80 .array/port v00000000008a26e0, v00000000008a1560_0;
L_000000000091bf20 .functor MUXZ 16, L_00000000013e0160, L_000000000090ab80, v00000000008a2aa0_0, C4<>;
S_000000000088cf60 .scope module, "gpr_connect" "gpr" 5 62, 9 1 0, S_0000000000888b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 3 "rs1";
    .port_info 3 /INPUT 3 "rs2";
    .port_info 4 /INPUT 3 "ws";
    .port_info 5 /OUTPUT 16 "rd1";
    .port_info 6 /OUTPUT 16 "rd2";
    .port_info 7 /OUTPUT 16 "wd";
L_000000000089e6d0 .functor BUFZ 16, L_000000000091c240, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000000000089ee40 .functor BUFZ 16, L_000000000091b0c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000000008a1920_0 .net *"_s0", 15 0, L_000000000091c240;  1 drivers
v00000000008a19c0_0 .net *"_s10", 4 0, L_000000000091b2a0;  1 drivers
L_00000000013e02c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000008a2780_0 .net *"_s13", 1 0, L_00000000013e02c8;  1 drivers
v00000000008a1a60_0 .net *"_s2", 4 0, L_000000000091cd80;  1 drivers
L_00000000013e0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000906b20_0 .net *"_s5", 1 0, L_00000000013e0280;  1 drivers
v00000000009066c0_0 .net *"_s8", 15 0, L_000000000091b0c0;  1 drivers
v00000000009073e0_0 .net "clk", 0 0, v000000000090af40_0;  alias, 1 drivers
v0000000000907520 .array "gprarray", 0 7, 15 0;
v0000000000906d00_0 .var/i "i", 31 0;
v0000000000907480_0 .net "rd1", 15 0, L_000000000089e6d0;  alias, 1 drivers
v0000000000907d40_0 .net "rd2", 15 0, L_000000000089ee40;  alias, 1 drivers
v0000000000907840_0 .net "rs1", 2 0, L_00000000009098c0;  alias, 1 drivers
v0000000000906800_0 .net "rs2", 2 0, L_000000000090a2c0;  alias, 1 drivers
v00000000009078e0_0 .net "wd", 15 0, L_0000000000909a00;  alias, 1 drivers
v0000000000907e80_0 .net "we", 0 0, v00000000008a2460_0;  alias, 1 drivers
v0000000000906440_0 .net "ws", 2 0, L_0000000000909fa0;  alias, 1 drivers
L_000000000091c240 .array/port v0000000000907520, L_000000000091cd80;
L_000000000091cd80 .concat [ 3 2 0 0], L_00000000009098c0, L_00000000013e0280;
L_000000000091b0c0 .array/port v0000000000907520, L_000000000091b2a0;
L_000000000091b2a0 .concat [ 3 2 0 0], L_000000000090a2c0, L_00000000013e02c8;
S_000000000088d0f0 .scope module, "im_connect" "instructionmemory" 5 44, 10 1 0, S_0000000000888b70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "pc";
    .port_info 1 /OUTPUT 16 "instruction";
L_000000000089e3c0 .functor BUFZ 16, L_000000000090a720, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000000000906c60_0 .net *"_s0", 15 0, L_000000000090a720;  1 drivers
L_00000000013e0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000009075c0_0 .net/2u *"_s2", 0 0, L_00000000013e0118;  1 drivers
v0000000000906080_0 .net *"_s5", 14 0, L_000000000090aa40;  1 drivers
v00000000009064e0_0 .net *"_s6", 15 0, L_000000000090aae0;  1 drivers
v0000000000907ac0_0 .net "instruction", 15 0, L_000000000089e3c0;  alias, 1 drivers
v0000000000906a80 .array "memory", 0 5, 15 0;
v0000000000906580_0 .net "pc", 15 0, v0000000000909500_0;  1 drivers
L_000000000090a720 .array/port v0000000000906a80, L_000000000090aae0;
L_000000000090aa40 .part v0000000000909500_0, 1, 15;
L_000000000090aae0 .concat [ 15 1 0 0], L_000000000090aa40, L_00000000013e0118;
    .scope S_000000000089a670;
T_0 ;
    %wait E_00000000008a6be0;
    %load/vec4 v00000000008a2960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 1152, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000000008a2e60_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000008a1ce0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000008a2dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a28c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a1420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a21e0_0, 0, 1;
    %store/vec4 v00000000008a14c0_0, 0, 1;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 964, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000000008a2e60_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000008a1ce0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000008a2dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a28c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a1420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a21e0_0, 0, 1;
    %store/vec4 v00000000008a14c0_0, 0, 1;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 548, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000000008a2e60_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000008a1ce0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000008a2dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a28c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a1420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a21e0_0, 0, 1;
    %store/vec4 v00000000008a14c0_0, 0, 1;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 18, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000000008a2e60_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000008a1ce0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000008a2dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a28c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a1420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a21e0_0, 0, 1;
    %store/vec4 v00000000008a14c0_0, 0, 1;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 10, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000000008a2e60_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000008a1ce0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000008a2dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a28c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a1420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a21e0_0, 0, 1;
    %store/vec4 v00000000008a14c0_0, 0, 1;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000000008a2e60_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000000008a1ce0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000008a2dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a28c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a2460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a1420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000008a21e0_0, 0, 1;
    %store/vec4 v00000000008a14c0_0, 0, 1;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000088d0f0;
T_1 ;
    %vpi_call 10 11 "$readmemb", "./memory/instructionmemory.txt", v0000000000906a80 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000000882270;
T_2 ;
    %vpi_call 8 11 "$readmemb", "./memory/datamemory.txt", v00000000008a26e0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000000882270;
T_3 ;
    %wait E_00000000008a72a0;
    %load/vec4 v00000000008a1880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000008a2640_0;
    %ix/getv 3, v00000000008a2be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008a26e0, 0, 4;
T_3.0 ;
    %vpi_call 8 18 "$displayb", &A<v00000000008a26e0, 0> {0 0 0};
    %vpi_call 8 19 "$displayb", &A<v00000000008a26e0, 1> {0 0 0};
    %vpi_call 8 20 "$displayb", &A<v00000000008a26e0, 2> {0 0 0};
    %vpi_call 8 21 "$displayb", &A<v00000000008a26e0, 3> {0 0 0};
    %vpi_call 8 22 "$display", v00000000008a1880_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000888d00;
T_4 ;
    %wait E_00000000008a6c60;
    %load/vec4 v00000000008a16a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %load/vec4 v00000000008a2820_0;
    %load/vec4 v00000000008a1b00_0;
    %add;
    %store/vec4 v00000000008a1560_0, 0, 16;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v00000000008a2820_0;
    %load/vec4 v00000000008a1b00_0;
    %add;
    %store/vec4 v00000000008a1560_0, 0, 16;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v00000000008a2820_0;
    %load/vec4 v00000000008a1b00_0;
    %sub;
    %store/vec4 v00000000008a1560_0, 0, 16;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v00000000008a2820_0;
    %inv;
    %store/vec4 v00000000008a1560_0, 0, 16;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v00000000008a2820_0;
    %ix/getv 4, v00000000008a1b00_0;
    %shiftl 4;
    %store/vec4 v00000000008a1560_0, 0, 16;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v00000000008a2820_0;
    %ix/getv 4, v00000000008a1b00_0;
    %shiftr 4;
    %store/vec4 v00000000008a1560_0, 0, 16;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v00000000008a2820_0;
    %load/vec4 v00000000008a1b00_0;
    %and;
    %store/vec4 v00000000008a1560_0, 0, 16;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v00000000008a2820_0;
    %load/vec4 v00000000008a1b00_0;
    %or;
    %store/vec4 v00000000008a1560_0, 0, 16;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v00000000008a2820_0;
    %load/vec4 v00000000008a1b00_0;
    %cmp/u;
    %jmp/0xz  T_4.10, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000000008a1560_0, 0, 16;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000008a1560_0, 0, 16;
T_4.11 ;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000008820e0;
T_5 ;
    %wait E_00000000008a6ce0;
    %load/vec4 v00000000008a1240_0;
    %load/vec4 v00000000008a1e20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 47, 15, 6;
    %cmp/x;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 31, 15, 6;
    %cmp/x;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/x;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/x;
    %jmp/1 T_5.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_5.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/x;
    %jmp/1 T_5.7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_5.8, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000008a2320_0, 0, 3;
    %jmp T_5.11;
T_5.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000008a2320_0, 0, 3;
    %jmp T_5.11;
T_5.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000008a2320_0, 0, 3;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000008a2320_0, 0, 3;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000008a2320_0, 0, 3;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000008a2320_0, 0, 3;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000008a2320_0, 0, 3;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000008a2320_0, 0, 3;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000008a2320_0, 0, 3;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000008a2320_0, 0, 3;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000008a2320_0, 0, 3;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000088cf60;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000906d00_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000000000906d00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000000000906d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000907520, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000000000906d00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000000906d00_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_000000000088cf60;
T_7 ;
    %wait E_00000000008a72a0;
    %load/vec4 v0000000000907e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000009078e0_0;
    %load/vec4 v0000000000906440_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000907520, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000888b70;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000909500_0, 0;
    %end;
    .thread T_8;
    .scope S_0000000000888b70;
T_9 ;
    %wait E_00000000008a72a0;
    %load/vec4 v0000000000909d20_0;
    %assign/vec4 v0000000000909500_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000874cc0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000090af40_0, 0;
    %vpi_call 2 6 "$dumpfile", "16bitRISC.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars" {0 0 0};
    %delay 30, 0;
    %vpi_call 2 8 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000000000874cc0;
T_11 ;
    %delay 1, 0;
    %load/vec4 v000000000090af40_0;
    %inv;
    %store/vec4 v000000000090af40_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "chip.v";
    "./chipcontrol.v";
    "./datapath.v";
    "./alu.v";
    "./alucontrol.v";
    "./datamemory.v";
    "./gpr.v";
    "./instructionmemory.v";
