   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f30x_spi.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.spi_i2s_deinit,"ax",%progbits
  16              		.align	1
  17              		.global	spi_i2s_deinit
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	spi_i2s_deinit:
  25              	.LFB116:
  26              		.file 1 "../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c"
   1:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
   2:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \file    gd32f30x_spi.c
   3:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief   SPI driver
   4:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
   5:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****    \version 2024-12-20, V3.0.1, firmware for GD32F30x
   6:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
   7:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
   8:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*
   9:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     Copyright (c) 2024, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
  11:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
  14:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****        this list of conditions and the following disclaimer in the documentation 
  18:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****        may be used to endorse or promote products derived from this software without 
  21:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****        specific prior written permission.
  22:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
  23:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  30:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
  34:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
  35:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** #include "gd32f30x_spi.h"
  36:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
  37:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** #define SPI_ERROR_HANDLE(s)           do{}while(1)
  38:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
  39:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /* SPI/I2S parameter initialization mask */
  40:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** #define SPI_INIT_MASK                   ((uint32_t)0x00003040U)  /*!< SPI parameter initialization 
  41:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** #define I2S_INIT_MASK                   ((uint32_t)0x0000F047U)  /*!< I2S parameter initialization 
  42:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
  43:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /* default value */
  44:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** #define SPI_I2SPSC_DEFAULT_VALUE        ((uint32_t)0x00000002U)  /*!< default value of SPI_I2SPSC r
  45:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
  46:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /* I2S clock source selection, multiplication and division mask */
  47:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** #define I2S1_CLOCK_SEL                  ((uint32_t)0x00020000U)  /*!< I2S1 clock source selection *
  48:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** #define I2S2_CLOCK_SEL                  ((uint32_t)0x00040000U)  /*!< I2S2 clock source selection *
  49:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** #define I2S_CLOCK_MUL_MASK              ((uint32_t)0x0000F000U)  /*!< I2S clock multiplication mask
  50:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** #define I2S_CLOCK_DIV_MASK              ((uint32_t)0x000000F0U)  /*!< I2S clock division mask */
  51:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
  52:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
  53:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      reset SPI and I2S 
  54:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
  55:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
  56:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
  57:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
  58:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_i2s_deinit(uint32_t spi_periph)
  59:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
  27              		.loc 1 59 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 82B0     		sub	sp, sp, #8
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
  60:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     switch(spi_periph){
  40              		.loc 1 60 5
  41 0008 7B68     		ldr	r3, [r7, #4]
  42 000a 184A     		ldr	r2, .L8
  43 000c 9342     		cmp	r3, r2
  44 000e 0CD0     		beq	.L2
  45 0010 7B68     		ldr	r3, [r7, #4]
  46 0012 164A     		ldr	r2, .L8
  47 0014 9342     		cmp	r3, r2
  48 0016 23D8     		bhi	.L7
  49 0018 7B68     		ldr	r3, [r7, #4]
  50 001a 154A     		ldr	r2, .L8+4
  51 001c 9342     		cmp	r3, r2
  52 001e 0DD0     		beq	.L4
  53 0020 7B68     		ldr	r3, [r7, #4]
  54 0022 144A     		ldr	r2, .L8+8
  55 0024 9342     		cmp	r3, r2
  56 0026 12D0     		beq	.L5
  61:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI0:
  62:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         /* reset SPI0 */
  63:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         rcu_periph_reset_enable(RCU_SPI0RST);
  64:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         rcu_periph_reset_disable(RCU_SPI0RST);
  65:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
  66:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI1:
  67:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         /* reset SPI1 and I2S1 */
  68:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         rcu_periph_reset_enable(RCU_SPI1RST);
  69:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
  70:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
  71:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI2:
  72:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         /* reset SPI2 and I2S2 */
  73:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         rcu_periph_reset_enable(RCU_SPI2RST);
  74:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
  75:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
  76:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     default :
  77:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
  57              		.loc 1 77 9
  58 0028 1AE0     		b	.L7
  59              	.L2:
  63:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         rcu_periph_reset_disable(RCU_SPI0RST);
  60              		.loc 1 63 9
  61 002a 4FF44370 		mov	r0, #780
  62 002e FFF7FEFF 		bl	rcu_periph_reset_enable
  64:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
  63              		.loc 1 64 9
  64 0032 4FF44370 		mov	r0, #780
  65 0036 FFF7FEFF 		bl	rcu_periph_reset_disable
  65:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI1:
  66              		.loc 1 65 9
  67 003a 12E0     		b	.L6
  68              	.L4:
  68:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
  69              		.loc 1 68 9
  70 003c 40F20E40 		movw	r0, #1038
  71 0040 FFF7FEFF 		bl	rcu_periph_reset_enable
  69:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
  72              		.loc 1 69 9
  73 0044 40F20E40 		movw	r0, #1038
  74 0048 FFF7FEFF 		bl	rcu_periph_reset_disable
  70:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI2:
  75              		.loc 1 70 9
  76 004c 09E0     		b	.L6
  77              	.L5:
  73:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
  78              		.loc 1 73 9
  79 004e 40F20F40 		movw	r0, #1039
  80 0052 FFF7FEFF 		bl	rcu_periph_reset_enable
  74:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
  81              		.loc 1 74 9
  82 0056 40F20F40 		movw	r0, #1039
  83 005a FFF7FEFF 		bl	rcu_periph_reset_disable
  75:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     default :
  84              		.loc 1 75 9
  85 005e 00E0     		b	.L6
  86              	.L7:
  87              		.loc 1 77 9
  88 0060 00BF     		nop
  89              	.L6:
  78:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
  79:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
  90              		.loc 1 79 1
  91 0062 00BF     		nop
  92 0064 0837     		adds	r7, r7, #8
  93              		.cfi_def_cfa_offset 8
  94 0066 BD46     		mov	sp, r7
  95              		.cfi_def_cfa_register 13
  96              		@ sp needed
  97 0068 80BD     		pop	{r7, pc}
  98              	.L9:
  99 006a 00BF     		.align	2
 100              	.L8:
 101 006c 00300140 		.word	1073819648
 102 0070 00380040 		.word	1073756160
 103 0074 003C0040 		.word	1073757184
 104              		.cfi_endproc
 105              	.LFE116:
 107              		.section	.text.spi_struct_para_init,"ax",%progbits
 108              		.align	1
 109              		.global	spi_struct_para_init
 110              		.syntax unified
 111              		.thumb
 112              		.thumb_func
 113              		.fpu softvfp
 115              	spi_struct_para_init:
 116              	.LFB117:
  80:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
  81:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
  82:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      initialize the parameters of SPI struct with default values
  83:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  none
  84:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] spi_parameter_struct: the initialized struct spi_parameter_struct pointer
  85:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
  86:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
  87:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_struct_para_init(spi_parameter_struct *spi_struct)
  88:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 117              		.loc 1 88 1
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 8
 120              		@ frame_needed = 1, uses_anonymous_args = 0
 121              		@ link register save eliminated.
 122 0000 80B4     		push	{r7}
 123              		.cfi_def_cfa_offset 4
 124              		.cfi_offset 7, -4
 125 0002 83B0     		sub	sp, sp, #12
 126              		.cfi_def_cfa_offset 16
 127 0004 00AF     		add	r7, sp, #0
 128              		.cfi_def_cfa_register 7
 129 0006 7860     		str	r0, [r7, #4]
  89:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* configure the structure with default value */
  90:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     spi_struct->device_mode          = SPI_SLAVE;
 130              		.loc 1 90 38
 131 0008 7B68     		ldr	r3, [r7, #4]
 132 000a 0022     		movs	r2, #0
 133 000c 1A60     		str	r2, [r3]
  91:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     spi_struct->trans_mode           = SPI_TRANSMODE_FULLDUPLEX;
 134              		.loc 1 91 38
 135 000e 7B68     		ldr	r3, [r7, #4]
 136 0010 0022     		movs	r2, #0
 137 0012 5A60     		str	r2, [r3, #4]
  92:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     spi_struct->frame_size           = SPI_FRAMESIZE_8BIT;
 138              		.loc 1 92 38
 139 0014 7B68     		ldr	r3, [r7, #4]
 140 0016 0022     		movs	r2, #0
 141 0018 9A60     		str	r2, [r3, #8]
  93:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     spi_struct->nss                  = SPI_NSS_HARD;
 142              		.loc 1 93 38
 143 001a 7B68     		ldr	r3, [r7, #4]
 144 001c 0022     		movs	r2, #0
 145 001e DA60     		str	r2, [r3, #12]
  94:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     spi_struct->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE;
 146              		.loc 1 94 38
 147 0020 7B68     		ldr	r3, [r7, #4]
 148 0022 0022     		movs	r2, #0
 149 0024 5A61     		str	r2, [r3, #20]
  95:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     spi_struct->prescale             = SPI_PSC_2;
 150              		.loc 1 95 38
 151 0026 7B68     		ldr	r3, [r7, #4]
 152 0028 0022     		movs	r2, #0
 153 002a 9A61     		str	r2, [r3, #24]
  96:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     spi_struct->endian               = SPI_ENDIAN_MSB;
 154              		.loc 1 96 38
 155 002c 7B68     		ldr	r3, [r7, #4]
 156 002e 0022     		movs	r2, #0
 157 0030 1A61     		str	r2, [r3, #16]
  97:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 158              		.loc 1 97 1
 159 0032 00BF     		nop
 160 0034 0C37     		adds	r7, r7, #12
 161              		.cfi_def_cfa_offset 4
 162 0036 BD46     		mov	sp, r7
 163              		.cfi_def_cfa_register 13
 164              		@ sp needed
 165 0038 80BC     		pop	{r7}
 166              		.cfi_restore 7
 167              		.cfi_def_cfa_offset 0
 168 003a 7047     		bx	lr
 169              		.cfi_endproc
 170              	.LFE117:
 172              		.section	.text.spi_init,"ax",%progbits
 173              		.align	1
 174              		.global	spi_init
 175              		.syntax unified
 176              		.thumb
 177              		.thumb_func
 178              		.fpu softvfp
 180              	spi_init:
 181              	.LFB118:
  98:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
  99:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 100:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      initialize SPI parameter
 101:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 102:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_struct: SPI parameter initialization stuct members of the structure 
 103:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                             and the member values are shown as below:
 104:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                   device_mode: SPI_MASTER, SPI_SLAVE
 105:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                   trans_mode: SPI_TRANSMODE_FULLDUPLEX, SPI_TRANSMODE_RECEIVEONLY,
 106:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                               SPI_TRANSMODE_BDRECEIVE, SPI_TRANSMODE_BDTRANSMIT
 107:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                   frame_size: SPI_FRAMESIZE_16BIT, SPI_FRAMESIZE_8BIT
 108:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                   nss: SPI_NSS_SOFT, SPI_NSS_HARD
 109:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                   endian: SPI_ENDIAN_MSB, SPI_ENDIAN_LSB
 110:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                   clock_polarity_phase: SPI_CK_PL_LOW_PH_1EDGE, SPI_CK_PL_HIGH_PH_1EDGE
 111:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                                         SPI_CK_PL_LOW_PH_2EDGE, SPI_CK_PL_HIGH_PH_2EDGE
 112:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                   prescale: SPI_PSC_n (n=2,4,8,16,32,64,128,256)
 113:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 114:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 115:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 116:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_init(uint32_t spi_periph, spi_parameter_struct* spi_struct)
 117:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {   
 182              		.loc 1 117 1
 183              		.cfi_startproc
 184              		@ args = 0, pretend = 0, frame = 16
 185              		@ frame_needed = 1, uses_anonymous_args = 0
 186              		@ link register save eliminated.
 187 0000 80B4     		push	{r7}
 188              		.cfi_def_cfa_offset 4
 189              		.cfi_offset 7, -4
 190 0002 85B0     		sub	sp, sp, #20
 191              		.cfi_def_cfa_offset 24
 192 0004 00AF     		add	r7, sp, #0
 193              		.cfi_def_cfa_register 7
 194 0006 7860     		str	r0, [r7, #4]
 195 0008 3960     		str	r1, [r7]
 118:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     uint32_t reg = 0U;
 196              		.loc 1 118 14
 197 000a 0023     		movs	r3, #0
 198 000c FB60     		str	r3, [r7, #12]
 119:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     reg = SPI_CTL0(spi_periph);
 199              		.loc 1 119 11
 200 000e 7B68     		ldr	r3, [r7, #4]
 201              		.loc 1 119 9
 202 0010 1B68     		ldr	r3, [r3]
 203 0012 FB60     		str	r3, [r7, #12]
 120:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     reg &= SPI_INIT_MASK;
 204              		.loc 1 120 9
 205 0014 FB68     		ldr	r3, [r7, #12]
 206 0016 03F44153 		and	r3, r3, #12352
 207 001a FB60     		str	r3, [r7, #12]
 121:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 122:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* select SPI as master or slave */
 123:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     reg |= spi_struct->device_mode;
 208              		.loc 1 123 22
 209 001c 3B68     		ldr	r3, [r7]
 210 001e 1B68     		ldr	r3, [r3]
 211              		.loc 1 123 9
 212 0020 FA68     		ldr	r2, [r7, #12]
 213 0022 1343     		orrs	r3, r3, r2
 214 0024 FB60     		str	r3, [r7, #12]
 124:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* select SPI transfer mode */
 125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     reg |= spi_struct->trans_mode;
 215              		.loc 1 125 22
 216 0026 3B68     		ldr	r3, [r7]
 217 0028 5B68     		ldr	r3, [r3, #4]
 218              		.loc 1 125 9
 219 002a FA68     		ldr	r2, [r7, #12]
 220 002c 1343     		orrs	r3, r3, r2
 221 002e FB60     		str	r3, [r7, #12]
 126:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* select SPI frame size */
 127:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     reg |= spi_struct->frame_size;
 222              		.loc 1 127 22
 223 0030 3B68     		ldr	r3, [r7]
 224 0032 9B68     		ldr	r3, [r3, #8]
 225              		.loc 1 127 9
 226 0034 FA68     		ldr	r2, [r7, #12]
 227 0036 1343     		orrs	r3, r3, r2
 228 0038 FB60     		str	r3, [r7, #12]
 128:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* select SPI NSS use hardware or software */
 129:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     reg |= spi_struct->nss;
 229              		.loc 1 129 22
 230 003a 3B68     		ldr	r3, [r7]
 231 003c DB68     		ldr	r3, [r3, #12]
 232              		.loc 1 129 9
 233 003e FA68     		ldr	r2, [r7, #12]
 234 0040 1343     		orrs	r3, r3, r2
 235 0042 FB60     		str	r3, [r7, #12]
 130:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* select SPI LSB or MSB */
 131:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     reg |= spi_struct->endian;
 236              		.loc 1 131 22
 237 0044 3B68     		ldr	r3, [r7]
 238 0046 1B69     		ldr	r3, [r3, #16]
 239              		.loc 1 131 9
 240 0048 FA68     		ldr	r2, [r7, #12]
 241 004a 1343     		orrs	r3, r3, r2
 242 004c FB60     		str	r3, [r7, #12]
 132:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* select SPI polarity and phase */
 133:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     reg |= spi_struct->clock_polarity_phase;
 243              		.loc 1 133 22
 244 004e 3B68     		ldr	r3, [r7]
 245 0050 5B69     		ldr	r3, [r3, #20]
 246              		.loc 1 133 9
 247 0052 FA68     		ldr	r2, [r7, #12]
 248 0054 1343     		orrs	r3, r3, r2
 249 0056 FB60     		str	r3, [r7, #12]
 134:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* select SPI prescale to adjust transmit speed */
 135:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     reg |= spi_struct->prescale;
 250              		.loc 1 135 22
 251 0058 3B68     		ldr	r3, [r7]
 252 005a 9B69     		ldr	r3, [r3, #24]
 253              		.loc 1 135 9
 254 005c FA68     		ldr	r2, [r7, #12]
 255 005e 1343     		orrs	r3, r3, r2
 256 0060 FB60     		str	r3, [r7, #12]
 136:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 137:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* write to SPI_CTL0 register */
 138:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CTL0(spi_periph) = (uint32_t)reg;
 257              		.loc 1 138 5
 258 0062 7B68     		ldr	r3, [r7, #4]
 259              		.loc 1 138 26
 260 0064 FA68     		ldr	r2, [r7, #12]
 261 0066 1A60     		str	r2, [r3]
 139:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 140:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~SPI_I2SCTL_I2SSEL);
 262              		.loc 1 140 28
 263 0068 7B68     		ldr	r3, [r7, #4]
 264 006a 1C33     		adds	r3, r3, #28
 265 006c 1B68     		ldr	r3, [r3]
 266 006e 7A68     		ldr	r2, [r7, #4]
 267 0070 1C32     		adds	r2, r2, #28
 268 0072 23F40063 		bic	r3, r3, #2048
 269 0076 1360     		str	r3, [r2]
 141:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 270              		.loc 1 141 1
 271 0078 00BF     		nop
 272 007a 1437     		adds	r7, r7, #20
 273              		.cfi_def_cfa_offset 4
 274 007c BD46     		mov	sp, r7
 275              		.cfi_def_cfa_register 13
 276              		@ sp needed
 277 007e 80BC     		pop	{r7}
 278              		.cfi_restore 7
 279              		.cfi_def_cfa_offset 0
 280 0080 7047     		bx	lr
 281              		.cfi_endproc
 282              	.LFE118:
 284              		.section	.text.spi_enable,"ax",%progbits
 285              		.align	1
 286              		.global	spi_enable
 287              		.syntax unified
 288              		.thumb
 289              		.thumb_func
 290              		.fpu softvfp
 292              	spi_enable:
 293              	.LFB119:
 142:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 144:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      enable SPI
 145:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 146:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 147:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 148:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 149:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_enable(uint32_t spi_periph)
 150:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 294              		.loc 1 150 1
 295              		.cfi_startproc
 296              		@ args = 0, pretend = 0, frame = 8
 297              		@ frame_needed = 1, uses_anonymous_args = 0
 298              		@ link register save eliminated.
 299 0000 80B4     		push	{r7}
 300              		.cfi_def_cfa_offset 4
 301              		.cfi_offset 7, -4
 302 0002 83B0     		sub	sp, sp, #12
 303              		.cfi_def_cfa_offset 16
 304 0004 00AF     		add	r7, sp, #0
 305              		.cfi_def_cfa_register 7
 306 0006 7860     		str	r0, [r7, #4]
 151:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_SPIEN;
 307              		.loc 1 151 26
 308 0008 7B68     		ldr	r3, [r7, #4]
 309 000a 1A68     		ldr	r2, [r3]
 310 000c 7B68     		ldr	r3, [r7, #4]
 311 000e 42F04002 		orr	r2, r2, #64
 312 0012 1A60     		str	r2, [r3]
 152:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 313              		.loc 1 152 1
 314 0014 00BF     		nop
 315 0016 0C37     		adds	r7, r7, #12
 316              		.cfi_def_cfa_offset 4
 317 0018 BD46     		mov	sp, r7
 318              		.cfi_def_cfa_register 13
 319              		@ sp needed
 320 001a 80BC     		pop	{r7}
 321              		.cfi_restore 7
 322              		.cfi_def_cfa_offset 0
 323 001c 7047     		bx	lr
 324              		.cfi_endproc
 325              	.LFE119:
 327              		.section	.text.spi_disable,"ax",%progbits
 328              		.align	1
 329              		.global	spi_disable
 330              		.syntax unified
 331              		.thumb
 332              		.thumb_func
 333              		.fpu softvfp
 335              	spi_disable:
 336              	.LFB120:
 153:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 154:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 155:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      disable SPI 
 156:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 157:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 158:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 159:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 160:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_disable(uint32_t spi_periph)
 161:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 337              		.loc 1 161 1
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 8
 340              		@ frame_needed = 1, uses_anonymous_args = 0
 341              		@ link register save eliminated.
 342 0000 80B4     		push	{r7}
 343              		.cfi_def_cfa_offset 4
 344              		.cfi_offset 7, -4
 345 0002 83B0     		sub	sp, sp, #12
 346              		.cfi_def_cfa_offset 16
 347 0004 00AF     		add	r7, sp, #0
 348              		.cfi_def_cfa_register 7
 349 0006 7860     		str	r0, [r7, #4]
 162:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_SPIEN);
 350              		.loc 1 162 26
 351 0008 7B68     		ldr	r3, [r7, #4]
 352 000a 1A68     		ldr	r2, [r3]
 353 000c 7B68     		ldr	r3, [r7, #4]
 354 000e 22F04002 		bic	r2, r2, #64
 355 0012 1A60     		str	r2, [r3]
 163:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 356              		.loc 1 163 1
 357 0014 00BF     		nop
 358 0016 0C37     		adds	r7, r7, #12
 359              		.cfi_def_cfa_offset 4
 360 0018 BD46     		mov	sp, r7
 361              		.cfi_def_cfa_register 13
 362              		@ sp needed
 363 001a 80BC     		pop	{r7}
 364              		.cfi_restore 7
 365              		.cfi_def_cfa_offset 0
 366 001c 7047     		bx	lr
 367              		.cfi_endproc
 368              	.LFE120:
 370              		.section	.text.i2s_init,"ax",%progbits
 371              		.align	1
 372              		.global	i2s_init
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 376              		.fpu softvfp
 378              	i2s_init:
 379              	.LFB121:
 164:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 165:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 166:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      initialize I2S parameter 
 167:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 168:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  i2s_mode: I2S operation mode
 169:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 only one parameter can be selected which is shown as below:
 170:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_MODE_SLAVETX: I2S slave transmit mode
 171:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_MODE_SLAVERX: I2S slave receive mode
 172:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_MODE_MASTERTX: I2S master transmit mode
 173:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_MODE_MASTERRX: I2S master receive mode
 174:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  i2s_standard: I2S standard
 175:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 only one parameter can be selected which is shown as below:
 176:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_STD_PHILLIPS: I2S phillips standard
 177:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_STD_MSB: I2S MSB standard
 178:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_STD_LSB: I2S LSB standard
 179:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_STD_PCMSHORT: I2S PCM short standard
 180:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_STD_PCMLONG: I2S PCM long standard
 181:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  i2s_ckpl: I2S idle state clock polarity
 182:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 only one parameter can be selected which is shown as below:
 183:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_CKPL_LOW: I2S clock polarity low level
 184:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_CKPL_HIGH: I2S clock polarity high level
 185:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 186:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 187:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 188:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void i2s_init(uint32_t spi_periph, uint32_t i2s_mode, uint32_t i2s_standard, uint32_t i2s_ckpl)
 189:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 380              		.loc 1 189 1
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 24
 383              		@ frame_needed = 1, uses_anonymous_args = 0
 384              		@ link register save eliminated.
 385 0000 80B4     		push	{r7}
 386              		.cfi_def_cfa_offset 4
 387              		.cfi_offset 7, -4
 388 0002 87B0     		sub	sp, sp, #28
 389              		.cfi_def_cfa_offset 32
 390 0004 00AF     		add	r7, sp, #0
 391              		.cfi_def_cfa_register 7
 392 0006 F860     		str	r0, [r7, #12]
 393 0008 B960     		str	r1, [r7, #8]
 394 000a 7A60     		str	r2, [r7, #4]
 395 000c 3B60     		str	r3, [r7]
 190:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     uint32_t reg= 0U;
 396              		.loc 1 190 14
 397 000e 0023     		movs	r3, #0
 398 0010 7B61     		str	r3, [r7, #20]
 191:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     reg = SPI_I2SCTL(spi_periph);
 399              		.loc 1 191 11
 400 0012 FB68     		ldr	r3, [r7, #12]
 401 0014 1C33     		adds	r3, r3, #28
 402              		.loc 1 191 9
 403 0016 1B68     		ldr	r3, [r3]
 404 0018 7B61     		str	r3, [r7, #20]
 192:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     reg &= I2S_INIT_MASK;
 405              		.loc 1 192 9
 406 001a 7A69     		ldr	r2, [r7, #20]
 407 001c 4FF24703 		movw	r3, #61511
 408 0020 1340     		ands	r3, r3, r2
 409 0022 7B61     		str	r3, [r7, #20]
 193:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 194:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* enable I2S mode */
 195:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     reg |= (uint32_t)SPI_I2SCTL_I2SSEL; 
 410              		.loc 1 195 9
 411 0024 7B69     		ldr	r3, [r7, #20]
 412 0026 43F40063 		orr	r3, r3, #2048
 413 002a 7B61     		str	r3, [r7, #20]
 196:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* select I2S mode */
 197:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     reg |= (uint32_t)i2s_mode;
 414              		.loc 1 197 9
 415 002c 7A69     		ldr	r2, [r7, #20]
 416 002e BB68     		ldr	r3, [r7, #8]
 417 0030 1343     		orrs	r3, r3, r2
 418 0032 7B61     		str	r3, [r7, #20]
 198:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* select I2S standard */
 199:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     reg |= (uint32_t)i2s_standard;
 419              		.loc 1 199 9
 420 0034 7A69     		ldr	r2, [r7, #20]
 421 0036 7B68     		ldr	r3, [r7, #4]
 422 0038 1343     		orrs	r3, r3, r2
 423 003a 7B61     		str	r3, [r7, #20]
 200:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* select I2S polarity */
 201:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     reg |= (uint32_t)i2s_ckpl;
 424              		.loc 1 201 9
 425 003c 7A69     		ldr	r2, [r7, #20]
 426 003e 3B68     		ldr	r3, [r7]
 427 0040 1343     		orrs	r3, r3, r2
 428 0042 7B61     		str	r3, [r7, #20]
 202:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 203:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* write to SPI_I2SCTL register */
 204:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_I2SCTL(spi_periph) = (uint32_t)reg;
 429              		.loc 1 204 5
 430 0044 FB68     		ldr	r3, [r7, #12]
 431 0046 1C33     		adds	r3, r3, #28
 432 0048 1A46     		mov	r2, r3
 433              		.loc 1 204 28
 434 004a 7B69     		ldr	r3, [r7, #20]
 435 004c 1360     		str	r3, [r2]
 205:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 436              		.loc 1 205 1
 437 004e 00BF     		nop
 438 0050 1C37     		adds	r7, r7, #28
 439              		.cfi_def_cfa_offset 4
 440 0052 BD46     		mov	sp, r7
 441              		.cfi_def_cfa_register 13
 442              		@ sp needed
 443 0054 80BC     		pop	{r7}
 444              		.cfi_restore 7
 445              		.cfi_def_cfa_offset 0
 446 0056 7047     		bx	lr
 447              		.cfi_endproc
 448              	.LFE121:
 450              		.section	.text.i2s_psc_config,"ax",%progbits
 451              		.align	1
 452              		.global	i2s_psc_config
 453              		.syntax unified
 454              		.thumb
 455              		.thumb_func
 456              		.fpu softvfp
 458              	i2s_psc_config:
 459              	.LFB122:
 206:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 207:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 208:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      configure I2S prescaler 
 209:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 210:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  i2s_audiosample: I2S audio sample rate
 211:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 only one parameter can be selected which is shown as below:
 212:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_AUDIOSAMPLE_8K: audio sample rate is 8KHz
 213:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_AUDIOSAMPLE_11K: audio sample rate is 11KHz
 214:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_AUDIOSAMPLE_16K: audio sample rate is 16KHz
 215:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_AUDIOSAMPLE_22K: audio sample rate is 22KHz
 216:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_AUDIOSAMPLE_32K: audio sample rate is 32KHz
 217:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_AUDIOSAMPLE_44K: audio sample rate is 44KHz
 218:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_AUDIOSAMPLE_48K: audio sample rate is 48KHz
 219:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_AUDIOSAMPLE_96K: audio sample rate is 96KHz
 220:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_AUDIOSAMPLE_192K: audio sample rate is 192KHz
 221:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  i2s_frameformat: I2S data length and channel length
 222:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 only one parameter can be selected which is shown as below:
 223:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH16B: I2S data length is 16 bit and channel length is 16 b
 224:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH32B: I2S data length is 16 bit and channel length is 32 b
 225:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_FRAMEFORMAT_DT24B_CH32B: I2S data length is 24 bit and channel length is 32 b
 226:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_FRAMEFORMAT_DT32B_CH32B: I2S data length is 32 bit and channel length is 32 b
 227:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  i2s_mckout: I2S master clock output
 228:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 only one parameter can be selected which is shown as below:
 229:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_MCKOUT_ENABLE: I2S master clock output enable
 230:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_MCKOUT_DISABLE: I2S master clock output disable
 231:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 232:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 233:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 234:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void i2s_psc_config(uint32_t spi_periph, uint32_t i2s_audiosample, uint32_t i2s_frameformat, uint32
 235:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 460              		.loc 1 235 1
 461              		.cfi_startproc
 462              		@ args = 0, pretend = 0, frame = 32
 463              		@ frame_needed = 1, uses_anonymous_args = 0
 464 0000 80B5     		push	{r7, lr}
 465              		.cfi_def_cfa_offset 8
 466              		.cfi_offset 7, -8
 467              		.cfi_offset 14, -4
 468 0002 88B0     		sub	sp, sp, #32
 469              		.cfi_def_cfa_offset 40
 470 0004 00AF     		add	r7, sp, #0
 471              		.cfi_def_cfa_register 7
 472 0006 F860     		str	r0, [r7, #12]
 473 0008 B960     		str	r1, [r7, #8]
 474 000a 7A60     		str	r2, [r7, #4]
 475 000c 3B60     		str	r3, [r7]
 236:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     uint32_t i2sdiv = 2U, i2sof = 0U;
 476              		.loc 1 236 14
 477 000e 0223     		movs	r3, #2
 478 0010 FB61     		str	r3, [r7, #28]
 479              		.loc 1 236 27
 480 0012 0023     		movs	r3, #0
 481 0014 BB61     		str	r3, [r7, #24]
 237:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     uint32_t clks = 0U;
 482              		.loc 1 237 14
 483 0016 0023     		movs	r3, #0
 484 0018 7B61     		str	r3, [r7, #20]
 238:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     uint32_t i2sclock = 0U;
 485              		.loc 1 238 14
 486 001a 0023     		movs	r3, #0
 487 001c 3B61     		str	r3, [r7, #16]
 239:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     
 240:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** #ifdef GD32F30X_CL
 241:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     uint32_t pll2mf_4 = 0U;
 242:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** #endif /* GD32F30X_CL */
 243:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     
 244:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****      /* judge whether the audiosample is 0 */
 245:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     if(0U == i2s_audiosample){
 488              		.loc 1 245 7
 489 001e BB68     		ldr	r3, [r7, #8]
 490 0020 002B     		cmp	r3, #0
 491 0022 00D1     		bne	.L16
 492              	.L17:
 246:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         SPI_ERROR_HANDLE("the parameter can not be 0 \r\n");
 493              		.loc 1 246 9 discriminator 1
 494 0024 FEE7     		b	.L17
 495              	.L16:
 247:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 248:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* deinit SPI_I2SPSC register */
 249:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_I2SPSC(spi_periph) = SPI_I2SPSC_DEFAULT_VALUE;
 496              		.loc 1 249 5
 497 0026 FB68     		ldr	r3, [r7, #12]
 498 0028 2033     		adds	r3, r3, #32
 499 002a 1A46     		mov	r2, r3
 500              		.loc 1 249 28
 501 002c 0223     		movs	r3, #2
 502 002e 1360     		str	r3, [r2]
 250:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 251:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** #ifdef GD32F30X_CL
 252:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* get the I2S clock source */
 253:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     if(((uint32_t)spi_periph) == SPI1){
 254:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         /* I2S1 clock source selection */
 255:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         clks = I2S1_CLOCK_SEL;
 256:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }else{
 257:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         /* I2S2 clock source selection */
 258:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         clks = I2S2_CLOCK_SEL;
 259:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 260:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     
 261:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     if(0U != (RCU_CFG1 & clks)){
 262:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         /* get RCU PLL2 clock multiplication factor */
 263:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         clks = (uint32_t)((RCU_CFG1 & I2S_CLOCK_MUL_MASK) >> 12U);
 264:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         
 265:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         pll2mf_4 = RCU_CFG1 & RCU_CFG1_PLL2MF_4;
 266:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         
 267:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         if( 0U == pll2mf_4){
 268:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****             if((clks > 5U) && (clks < 15U)){
 269:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 /* multiplier is between 8 and 16 */
 270:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 clks += 2U;
 271:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****             }else{
 272:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 if(15U == clks){
 273:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                     /* multiplier is 20 */
 274:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                     clks = 20U;
 275:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 }
 276:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****             }
 277:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         }else{
 278:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****             if(clks < 15U){
 279:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 /* multiplier is between 18 and 32 */
 280:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 clks += 18U;
 281:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****             }else{
 282:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 if(15U == clks){
 283:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                     /* multiplier is 40 */
 284:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                     clks = 40U;
 285:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 }
 286:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****             }
 287:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         }
 288:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 289:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         /* get the PREDV1 value */
 290:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         i2sclock = (uint32_t)(((RCU_CFG1 & I2S_CLOCK_DIV_MASK) >> 4U) + 1U);
 291:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         /* calculate i2sclock based on PLL2 and PREDV1 */
 292:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         i2sclock = (uint32_t)((HXTAL_VALUE / i2sclock) * clks * 2U); 
 293:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }else{
 294:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         /* get system clock */
 295:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         i2sclock = rcu_clock_freq_get(CK_SYS);
 296:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 297:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** #else
 298:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* get system clock */
 299:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     i2sclock = rcu_clock_freq_get(CK_SYS);
 503              		.loc 1 299 16
 504 0030 0020     		movs	r0, #0
 505 0032 FFF7FEFF 		bl	rcu_clock_freq_get
 506 0036 3861     		str	r0, [r7, #16]
 300:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** #endif /* GD32F30X_CL */ 
 301:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     
 302:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* config the prescaler depending on the mclk output state, the frame format and audio sample r
 303:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     if(I2S_MCKOUT_ENABLE == i2s_mckout){
 507              		.loc 1 303 7
 508 0038 3B68     		ldr	r3, [r7]
 509 003a B3F5007F 		cmp	r3, #512
 510 003e 0BD1     		bne	.L18
 304:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         clks = (uint32_t)(((i2sclock / 256U) * 10U) / i2s_audiosample);
 511              		.loc 1 304 38
 512 0040 3B69     		ldr	r3, [r7, #16]
 513 0042 1A0A     		lsrs	r2, r3, #8
 514              		.loc 1 304 46
 515 0044 1346     		mov	r3, r2
 516 0046 9B00     		lsls	r3, r3, #2
 517 0048 1344     		add	r3, r3, r2
 518 004a 5B00     		lsls	r3, r3, #1
 519 004c 1A46     		mov	r2, r3
 520              		.loc 1 304 14
 521 004e BB68     		ldr	r3, [r7, #8]
 522 0050 B2FBF3F3 		udiv	r3, r2, r3
 523 0054 7B61     		str	r3, [r7, #20]
 524 0056 19E0     		b	.L19
 525              	.L18:
 305:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }else{
 306:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         if(I2S_FRAMEFORMAT_DT16B_CH16B == i2s_frameformat){
 526              		.loc 1 306 11
 527 0058 7B68     		ldr	r3, [r7, #4]
 528 005a 002B     		cmp	r3, #0
 529 005c 0BD1     		bne	.L20
 307:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****             clks = (uint32_t)(((i2sclock / 32U) *10U ) / i2s_audiosample);
 530              		.loc 1 307 42
 531 005e 3B69     		ldr	r3, [r7, #16]
 532 0060 5A09     		lsrs	r2, r3, #5
 533              		.loc 1 307 49
 534 0062 1346     		mov	r3, r2
 535 0064 9B00     		lsls	r3, r3, #2
 536 0066 1344     		add	r3, r3, r2
 537 0068 5B00     		lsls	r3, r3, #1
 538 006a 1A46     		mov	r2, r3
 539              		.loc 1 307 18
 540 006c BB68     		ldr	r3, [r7, #8]
 541 006e B2FBF3F3 		udiv	r3, r2, r3
 542 0072 7B61     		str	r3, [r7, #20]
 543 0074 0AE0     		b	.L19
 544              	.L20:
 308:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         }else{
 309:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****             clks = (uint32_t)(((i2sclock / 64U) *10U ) / i2s_audiosample);
 545              		.loc 1 309 42
 546 0076 3B69     		ldr	r3, [r7, #16]
 547 0078 9A09     		lsrs	r2, r3, #6
 548              		.loc 1 309 49
 549 007a 1346     		mov	r3, r2
 550 007c 9B00     		lsls	r3, r3, #2
 551 007e 1344     		add	r3, r3, r2
 552 0080 5B00     		lsls	r3, r3, #1
 553 0082 1A46     		mov	r2, r3
 554              		.loc 1 309 18
 555 0084 BB68     		ldr	r3, [r7, #8]
 556 0086 B2FBF3F3 		udiv	r3, r2, r3
 557 008a 7B61     		str	r3, [r7, #20]
 558              	.L19:
 310:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         }
 311:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 312:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     
 313:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* remove the floating point */
 314:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     clks   = (clks + 5U) / 10U;
 559              		.loc 1 314 20
 560 008c 7B69     		ldr	r3, [r7, #20]
 561 008e 0533     		adds	r3, r3, #5
 562              		.loc 1 314 12
 563 0090 1C4A     		ldr	r2, .L23
 564 0092 A2FB0323 		umull	r2, r3, r2, r3
 565 0096 DB08     		lsrs	r3, r3, #3
 566 0098 7B61     		str	r3, [r7, #20]
 315:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     i2sof  = (clks & 0x00000001U);
 567              		.loc 1 315 12
 568 009a 7B69     		ldr	r3, [r7, #20]
 569 009c 03F00103 		and	r3, r3, #1
 570 00a0 BB61     		str	r3, [r7, #24]
 316:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     i2sdiv = ((clks - i2sof) / 2U);
 571              		.loc 1 316 21
 572 00a2 7A69     		ldr	r2, [r7, #20]
 573 00a4 BB69     		ldr	r3, [r7, #24]
 574 00a6 D31A     		subs	r3, r2, r3
 575              		.loc 1 316 12
 576 00a8 5B08     		lsrs	r3, r3, #1
 577 00aa FB61     		str	r3, [r7, #28]
 317:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     i2sof  = (i2sof << 8U);
 578              		.loc 1 317 12
 579 00ac BB69     		ldr	r3, [r7, #24]
 580 00ae 1B02     		lsls	r3, r3, #8
 581 00b0 BB61     		str	r3, [r7, #24]
 318:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 319:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* set the default values */
 320:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     if((i2sdiv < 2U) || (i2sdiv > 255U)){
 582              		.loc 1 320 7
 583 00b2 FB69     		ldr	r3, [r7, #28]
 584 00b4 012B     		cmp	r3, #1
 585 00b6 02D9     		bls	.L21
 586              		.loc 1 320 22 discriminator 1
 587 00b8 FB69     		ldr	r3, [r7, #28]
 588 00ba FF2B     		cmp	r3, #255
 589 00bc 03D9     		bls	.L22
 590              	.L21:
 321:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         i2sdiv = 2U;
 591              		.loc 1 321 16
 592 00be 0223     		movs	r3, #2
 593 00c0 FB61     		str	r3, [r7, #28]
 322:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         i2sof = 0U;
 594              		.loc 1 322 15
 595 00c2 0023     		movs	r3, #0
 596 00c4 BB61     		str	r3, [r7, #24]
 597              	.L22:
 323:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 324:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 325:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* configure SPI_I2SPSC */
 326:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_I2SPSC(spi_periph) = (uint32_t)(i2sdiv | i2sof | i2s_mckout);
 598              		.loc 1 326 48
 599 00c6 FA69     		ldr	r2, [r7, #28]
 600 00c8 BB69     		ldr	r3, [r7, #24]
 601 00ca 1A43     		orrs	r2, r2, r3
 602              		.loc 1 326 5
 603 00cc FB68     		ldr	r3, [r7, #12]
 604 00ce 2033     		adds	r3, r3, #32
 605 00d0 1946     		mov	r1, r3
 606              		.loc 1 326 56
 607 00d2 3B68     		ldr	r3, [r7]
 608 00d4 1343     		orrs	r3, r3, r2
 609              		.loc 1 326 28
 610 00d6 0B60     		str	r3, [r1]
 327:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 328:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* clear SPI_I2SCTL_DTLEN and SPI_I2SCTL_CHLEN bits */
 329:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~(SPI_I2SCTL_DTLEN | SPI_I2SCTL_CHLEN));
 611              		.loc 1 329 28
 612 00d8 FB68     		ldr	r3, [r7, #12]
 613 00da 1C33     		adds	r3, r3, #28
 614 00dc 1B68     		ldr	r3, [r3]
 615 00de FA68     		ldr	r2, [r7, #12]
 616 00e0 1C32     		adds	r2, r2, #28
 617 00e2 23F00703 		bic	r3, r3, #7
 618 00e6 1360     		str	r3, [r2]
 330:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* configure data frame format */
 331:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_I2SCTL(spi_periph) |= (uint32_t)i2s_frameformat;
 619              		.loc 1 331 28
 620 00e8 FB68     		ldr	r3, [r7, #12]
 621 00ea 1C33     		adds	r3, r3, #28
 622 00ec 1A68     		ldr	r2, [r3]
 623 00ee FB68     		ldr	r3, [r7, #12]
 624 00f0 1C33     		adds	r3, r3, #28
 625 00f2 1946     		mov	r1, r3
 626 00f4 7B68     		ldr	r3, [r7, #4]
 627 00f6 1343     		orrs	r3, r3, r2
 628 00f8 0B60     		str	r3, [r1]
 332:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 629              		.loc 1 332 1
 630 00fa 00BF     		nop
 631 00fc 2037     		adds	r7, r7, #32
 632              		.cfi_def_cfa_offset 8
 633 00fe BD46     		mov	sp, r7
 634              		.cfi_def_cfa_register 13
 635              		@ sp needed
 636 0100 80BD     		pop	{r7, pc}
 637              	.L24:
 638 0102 00BF     		.align	2
 639              	.L23:
 640 0104 CDCCCCCC 		.word	-858993459
 641              		.cfi_endproc
 642              	.LFE122:
 644              		.section	.text.i2s_enable,"ax",%progbits
 645              		.align	1
 646              		.global	i2s_enable
 647              		.syntax unified
 648              		.thumb
 649              		.thumb_func
 650              		.fpu softvfp
 652              	i2s_enable:
 653              	.LFB123:
 333:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 334:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 335:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      enable I2S 
 336:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 337:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 338:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 339:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 340:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void i2s_enable(uint32_t spi_periph)
 341:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 654              		.loc 1 341 1
 655              		.cfi_startproc
 656              		@ args = 0, pretend = 0, frame = 8
 657              		@ frame_needed = 1, uses_anonymous_args = 0
 658              		@ link register save eliminated.
 659 0000 80B4     		push	{r7}
 660              		.cfi_def_cfa_offset 4
 661              		.cfi_offset 7, -4
 662 0002 83B0     		sub	sp, sp, #12
 663              		.cfi_def_cfa_offset 16
 664 0004 00AF     		add	r7, sp, #0
 665              		.cfi_def_cfa_register 7
 666 0006 7860     		str	r0, [r7, #4]
 342:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_I2SCTL(spi_periph) |= (uint32_t)SPI_I2SCTL_I2SEN;
 667              		.loc 1 342 28
 668 0008 7B68     		ldr	r3, [r7, #4]
 669 000a 1C33     		adds	r3, r3, #28
 670 000c 1B68     		ldr	r3, [r3]
 671 000e 7A68     		ldr	r2, [r7, #4]
 672 0010 1C32     		adds	r2, r2, #28
 673 0012 43F48063 		orr	r3, r3, #1024
 674 0016 1360     		str	r3, [r2]
 343:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 675              		.loc 1 343 1
 676 0018 00BF     		nop
 677 001a 0C37     		adds	r7, r7, #12
 678              		.cfi_def_cfa_offset 4
 679 001c BD46     		mov	sp, r7
 680              		.cfi_def_cfa_register 13
 681              		@ sp needed
 682 001e 80BC     		pop	{r7}
 683              		.cfi_restore 7
 684              		.cfi_def_cfa_offset 0
 685 0020 7047     		bx	lr
 686              		.cfi_endproc
 687              	.LFE123:
 689              		.section	.text.i2s_disable,"ax",%progbits
 690              		.align	1
 691              		.global	i2s_disable
 692              		.syntax unified
 693              		.thumb
 694              		.thumb_func
 695              		.fpu softvfp
 697              	i2s_disable:
 698              	.LFB124:
 344:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 345:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 346:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      disable I2S 
 347:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 348:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 349:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 350:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 351:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void i2s_disable(uint32_t spi_periph)
 352:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 699              		.loc 1 352 1
 700              		.cfi_startproc
 701              		@ args = 0, pretend = 0, frame = 8
 702              		@ frame_needed = 1, uses_anonymous_args = 0
 703              		@ link register save eliminated.
 704 0000 80B4     		push	{r7}
 705              		.cfi_def_cfa_offset 4
 706              		.cfi_offset 7, -4
 707 0002 83B0     		sub	sp, sp, #12
 708              		.cfi_def_cfa_offset 16
 709 0004 00AF     		add	r7, sp, #0
 710              		.cfi_def_cfa_register 7
 711 0006 7860     		str	r0, [r7, #4]
 353:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~SPI_I2SCTL_I2SEN);
 712              		.loc 1 353 28
 713 0008 7B68     		ldr	r3, [r7, #4]
 714 000a 1C33     		adds	r3, r3, #28
 715 000c 1B68     		ldr	r3, [r3]
 716 000e 7A68     		ldr	r2, [r7, #4]
 717 0010 1C32     		adds	r2, r2, #28
 718 0012 23F48063 		bic	r3, r3, #1024
 719 0016 1360     		str	r3, [r2]
 354:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 720              		.loc 1 354 1
 721 0018 00BF     		nop
 722 001a 0C37     		adds	r7, r7, #12
 723              		.cfi_def_cfa_offset 4
 724 001c BD46     		mov	sp, r7
 725              		.cfi_def_cfa_register 13
 726              		@ sp needed
 727 001e 80BC     		pop	{r7}
 728              		.cfi_restore 7
 729              		.cfi_def_cfa_offset 0
 730 0020 7047     		bx	lr
 731              		.cfi_endproc
 732              	.LFE124:
 734              		.section	.text.spi_nss_output_enable,"ax",%progbits
 735              		.align	1
 736              		.global	spi_nss_output_enable
 737              		.syntax unified
 738              		.thumb
 739              		.thumb_func
 740              		.fpu softvfp
 742              	spi_nss_output_enable:
 743              	.LFB125:
 355:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 356:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 357:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      enable SPI NSS output 
 358:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 359:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 360:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 361:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 362:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_nss_output_enable(uint32_t spi_periph)
 363:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 744              		.loc 1 363 1
 745              		.cfi_startproc
 746              		@ args = 0, pretend = 0, frame = 8
 747              		@ frame_needed = 1, uses_anonymous_args = 0
 748              		@ link register save eliminated.
 749 0000 80B4     		push	{r7}
 750              		.cfi_def_cfa_offset 4
 751              		.cfi_offset 7, -4
 752 0002 83B0     		sub	sp, sp, #12
 753              		.cfi_def_cfa_offset 16
 754 0004 00AF     		add	r7, sp, #0
 755              		.cfi_def_cfa_register 7
 756 0006 7860     		str	r0, [r7, #4]
 364:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_NSSDRV;
 757              		.loc 1 364 26
 758 0008 7B68     		ldr	r3, [r7, #4]
 759 000a 0433     		adds	r3, r3, #4
 760 000c 1B68     		ldr	r3, [r3]
 761 000e 7A68     		ldr	r2, [r7, #4]
 762 0010 0432     		adds	r2, r2, #4
 763 0012 43F00403 		orr	r3, r3, #4
 764 0016 1360     		str	r3, [r2]
 365:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 765              		.loc 1 365 1
 766 0018 00BF     		nop
 767 001a 0C37     		adds	r7, r7, #12
 768              		.cfi_def_cfa_offset 4
 769 001c BD46     		mov	sp, r7
 770              		.cfi_def_cfa_register 13
 771              		@ sp needed
 772 001e 80BC     		pop	{r7}
 773              		.cfi_restore 7
 774              		.cfi_def_cfa_offset 0
 775 0020 7047     		bx	lr
 776              		.cfi_endproc
 777              	.LFE125:
 779              		.section	.text.spi_nss_output_disable,"ax",%progbits
 780              		.align	1
 781              		.global	spi_nss_output_disable
 782              		.syntax unified
 783              		.thumb
 784              		.thumb_func
 785              		.fpu softvfp
 787              	spi_nss_output_disable:
 788              	.LFB126:
 366:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 367:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 368:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      disable SPI NSS output 
 369:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 370:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 371:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 372:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 373:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_nss_output_disable(uint32_t spi_periph)
 374:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 789              		.loc 1 374 1
 790              		.cfi_startproc
 791              		@ args = 0, pretend = 0, frame = 8
 792              		@ frame_needed = 1, uses_anonymous_args = 0
 793              		@ link register save eliminated.
 794 0000 80B4     		push	{r7}
 795              		.cfi_def_cfa_offset 4
 796              		.cfi_offset 7, -4
 797 0002 83B0     		sub	sp, sp, #12
 798              		.cfi_def_cfa_offset 16
 799 0004 00AF     		add	r7, sp, #0
 800              		.cfi_def_cfa_register 7
 801 0006 7860     		str	r0, [r7, #4]
 375:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_NSSDRV);
 802              		.loc 1 375 26
 803 0008 7B68     		ldr	r3, [r7, #4]
 804 000a 0433     		adds	r3, r3, #4
 805 000c 1B68     		ldr	r3, [r3]
 806 000e 7A68     		ldr	r2, [r7, #4]
 807 0010 0432     		adds	r2, r2, #4
 808 0012 23F00403 		bic	r3, r3, #4
 809 0016 1360     		str	r3, [r2]
 376:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 810              		.loc 1 376 1
 811 0018 00BF     		nop
 812 001a 0C37     		adds	r7, r7, #12
 813              		.cfi_def_cfa_offset 4
 814 001c BD46     		mov	sp, r7
 815              		.cfi_def_cfa_register 13
 816              		@ sp needed
 817 001e 80BC     		pop	{r7}
 818              		.cfi_restore 7
 819              		.cfi_def_cfa_offset 0
 820 0020 7047     		bx	lr
 821              		.cfi_endproc
 822              	.LFE126:
 824              		.section	.text.spi_nss_internal_high,"ax",%progbits
 825              		.align	1
 826              		.global	spi_nss_internal_high
 827              		.syntax unified
 828              		.thumb
 829              		.thumb_func
 830              		.fpu softvfp
 832              	spi_nss_internal_high:
 833              	.LFB127:
 377:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 378:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 379:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      SPI NSS pin high level in software mode
 380:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 381:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 382:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 383:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 384:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_nss_internal_high(uint32_t spi_periph)
 385:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 834              		.loc 1 385 1
 835              		.cfi_startproc
 836              		@ args = 0, pretend = 0, frame = 8
 837              		@ frame_needed = 1, uses_anonymous_args = 0
 838              		@ link register save eliminated.
 839 0000 80B4     		push	{r7}
 840              		.cfi_def_cfa_offset 4
 841              		.cfi_offset 7, -4
 842 0002 83B0     		sub	sp, sp, #12
 843              		.cfi_def_cfa_offset 16
 844 0004 00AF     		add	r7, sp, #0
 845              		.cfi_def_cfa_register 7
 846 0006 7860     		str	r0, [r7, #4]
 386:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_SWNSS;
 847              		.loc 1 386 26
 848 0008 7B68     		ldr	r3, [r7, #4]
 849 000a 1A68     		ldr	r2, [r3]
 850 000c 7B68     		ldr	r3, [r7, #4]
 851 000e 42F48072 		orr	r2, r2, #256
 852 0012 1A60     		str	r2, [r3]
 387:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 853              		.loc 1 387 1
 854 0014 00BF     		nop
 855 0016 0C37     		adds	r7, r7, #12
 856              		.cfi_def_cfa_offset 4
 857 0018 BD46     		mov	sp, r7
 858              		.cfi_def_cfa_register 13
 859              		@ sp needed
 860 001a 80BC     		pop	{r7}
 861              		.cfi_restore 7
 862              		.cfi_def_cfa_offset 0
 863 001c 7047     		bx	lr
 864              		.cfi_endproc
 865              	.LFE127:
 867              		.section	.text.spi_nss_internal_low,"ax",%progbits
 868              		.align	1
 869              		.global	spi_nss_internal_low
 870              		.syntax unified
 871              		.thumb
 872              		.thumb_func
 873              		.fpu softvfp
 875              	spi_nss_internal_low:
 876              	.LFB128:
 388:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 389:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 390:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      SPI NSS pin low level in software mode
 391:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 392:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 393:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 394:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 395:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_nss_internal_low(uint32_t spi_periph)
 396:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 877              		.loc 1 396 1
 878              		.cfi_startproc
 879              		@ args = 0, pretend = 0, frame = 8
 880              		@ frame_needed = 1, uses_anonymous_args = 0
 881              		@ link register save eliminated.
 882 0000 80B4     		push	{r7}
 883              		.cfi_def_cfa_offset 4
 884              		.cfi_offset 7, -4
 885 0002 83B0     		sub	sp, sp, #12
 886              		.cfi_def_cfa_offset 16
 887 0004 00AF     		add	r7, sp, #0
 888              		.cfi_def_cfa_register 7
 889 0006 7860     		str	r0, [r7, #4]
 397:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_SWNSS);
 890              		.loc 1 397 26
 891 0008 7B68     		ldr	r3, [r7, #4]
 892 000a 1A68     		ldr	r2, [r3]
 893 000c 7B68     		ldr	r3, [r7, #4]
 894 000e 22F48072 		bic	r2, r2, #256
 895 0012 1A60     		str	r2, [r3]
 398:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 896              		.loc 1 398 1
 897 0014 00BF     		nop
 898 0016 0C37     		adds	r7, r7, #12
 899              		.cfi_def_cfa_offset 4
 900 0018 BD46     		mov	sp, r7
 901              		.cfi_def_cfa_register 13
 902              		@ sp needed
 903 001a 80BC     		pop	{r7}
 904              		.cfi_restore 7
 905              		.cfi_def_cfa_offset 0
 906 001c 7047     		bx	lr
 907              		.cfi_endproc
 908              	.LFE128:
 910              		.section	.text.spi_dma_enable,"ax",%progbits
 911              		.align	1
 912              		.global	spi_dma_enable
 913              		.syntax unified
 914              		.thumb
 915              		.thumb_func
 916              		.fpu softvfp
 918              	spi_dma_enable:
 919              	.LFB129:
 399:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 400:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 401:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      enable SPI DMA send or receive 
 402:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 403:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  dma: SPI DMA mode
 404:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 only one parameter can be selected which is shown as below:
 405:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_DMA_TRANSMIT: SPI transmit data use DMA
 406:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_DMA_RECEIVE: SPI receive data use DMA
 407:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 408:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 409:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 410:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_dma_enable(uint32_t spi_periph, uint8_t dma)
 411:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 920              		.loc 1 411 1
 921              		.cfi_startproc
 922              		@ args = 0, pretend = 0, frame = 8
 923              		@ frame_needed = 1, uses_anonymous_args = 0
 924              		@ link register save eliminated.
 925 0000 80B4     		push	{r7}
 926              		.cfi_def_cfa_offset 4
 927              		.cfi_offset 7, -4
 928 0002 83B0     		sub	sp, sp, #12
 929              		.cfi_def_cfa_offset 16
 930 0004 00AF     		add	r7, sp, #0
 931              		.cfi_def_cfa_register 7
 932 0006 7860     		str	r0, [r7, #4]
 933 0008 0B46     		mov	r3, r1
 934 000a FB70     		strb	r3, [r7, #3]
 412:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     if(SPI_DMA_TRANSMIT == dma){
 935              		.loc 1 412 7
 936 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 937 000e 002B     		cmp	r3, #0
 938 0010 08D1     		bne	.L32
 413:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_DMATEN;
 939              		.loc 1 413 30
 940 0012 7B68     		ldr	r3, [r7, #4]
 941 0014 0433     		adds	r3, r3, #4
 942 0016 1B68     		ldr	r3, [r3]
 943 0018 7A68     		ldr	r2, [r7, #4]
 944 001a 0432     		adds	r2, r2, #4
 945 001c 43F00203 		orr	r3, r3, #2
 946 0020 1360     		str	r3, [r2]
 414:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }else{
 415:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_DMAREN;
 416:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 417:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 947              		.loc 1 417 1
 948 0022 07E0     		b	.L34
 949              	.L32:
 415:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 950              		.loc 1 415 30
 951 0024 7B68     		ldr	r3, [r7, #4]
 952 0026 0433     		adds	r3, r3, #4
 953 0028 1B68     		ldr	r3, [r3]
 954 002a 7A68     		ldr	r2, [r7, #4]
 955 002c 0432     		adds	r2, r2, #4
 956 002e 43F00103 		orr	r3, r3, #1
 957 0032 1360     		str	r3, [r2]
 958              	.L34:
 959              		.loc 1 417 1
 960 0034 00BF     		nop
 961 0036 0C37     		adds	r7, r7, #12
 962              		.cfi_def_cfa_offset 4
 963 0038 BD46     		mov	sp, r7
 964              		.cfi_def_cfa_register 13
 965              		@ sp needed
 966 003a 80BC     		pop	{r7}
 967              		.cfi_restore 7
 968              		.cfi_def_cfa_offset 0
 969 003c 7047     		bx	lr
 970              		.cfi_endproc
 971              	.LFE129:
 973              		.section	.text.spi_dma_disable,"ax",%progbits
 974              		.align	1
 975              		.global	spi_dma_disable
 976              		.syntax unified
 977              		.thumb
 978              		.thumb_func
 979              		.fpu softvfp
 981              	spi_dma_disable:
 982              	.LFB130:
 418:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 419:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 420:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      disable SPI DMA send or receive 
 421:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 422:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  dma: SPI DMA mode
 423:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 only one parameter can be selected which is shown as below:
 424:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_DMA_TRANSMIT: SPI transmit data use DMA
 425:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_DMA_RECEIVE: SPI receive data use DMA
 426:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 427:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 428:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 429:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_dma_disable(uint32_t spi_periph, uint8_t dma)
 430:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 983              		.loc 1 430 1
 984              		.cfi_startproc
 985              		@ args = 0, pretend = 0, frame = 8
 986              		@ frame_needed = 1, uses_anonymous_args = 0
 987              		@ link register save eliminated.
 988 0000 80B4     		push	{r7}
 989              		.cfi_def_cfa_offset 4
 990              		.cfi_offset 7, -4
 991 0002 83B0     		sub	sp, sp, #12
 992              		.cfi_def_cfa_offset 16
 993 0004 00AF     		add	r7, sp, #0
 994              		.cfi_def_cfa_register 7
 995 0006 7860     		str	r0, [r7, #4]
 996 0008 0B46     		mov	r3, r1
 997 000a FB70     		strb	r3, [r7, #3]
 431:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     if(SPI_DMA_TRANSMIT == dma){
 998              		.loc 1 431 7
 999 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1000 000e 002B     		cmp	r3, #0
 1001 0010 08D1     		bne	.L36
 432:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_DMATEN);
 1002              		.loc 1 432 30
 1003 0012 7B68     		ldr	r3, [r7, #4]
 1004 0014 0433     		adds	r3, r3, #4
 1005 0016 1B68     		ldr	r3, [r3]
 1006 0018 7A68     		ldr	r2, [r7, #4]
 1007 001a 0432     		adds	r2, r2, #4
 1008 001c 23F00203 		bic	r3, r3, #2
 1009 0020 1360     		str	r3, [r2]
 433:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }else{
 434:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_DMAREN);
 435:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 436:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1010              		.loc 1 436 1
 1011 0022 07E0     		b	.L38
 1012              	.L36:
 434:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 1013              		.loc 1 434 30
 1014 0024 7B68     		ldr	r3, [r7, #4]
 1015 0026 0433     		adds	r3, r3, #4
 1016 0028 1B68     		ldr	r3, [r3]
 1017 002a 7A68     		ldr	r2, [r7, #4]
 1018 002c 0432     		adds	r2, r2, #4
 1019 002e 23F00103 		bic	r3, r3, #1
 1020 0032 1360     		str	r3, [r2]
 1021              	.L38:
 1022              		.loc 1 436 1
 1023 0034 00BF     		nop
 1024 0036 0C37     		adds	r7, r7, #12
 1025              		.cfi_def_cfa_offset 4
 1026 0038 BD46     		mov	sp, r7
 1027              		.cfi_def_cfa_register 13
 1028              		@ sp needed
 1029 003a 80BC     		pop	{r7}
 1030              		.cfi_restore 7
 1031              		.cfi_def_cfa_offset 0
 1032 003c 7047     		bx	lr
 1033              		.cfi_endproc
 1034              	.LFE130:
 1036              		.section	.text.spi_i2s_data_frame_format_config,"ax",%progbits
 1037              		.align	1
 1038              		.global	spi_i2s_data_frame_format_config
 1039              		.syntax unified
 1040              		.thumb
 1041              		.thumb_func
 1042              		.fpu softvfp
 1044              	spi_i2s_data_frame_format_config:
 1045              	.LFB131:
 437:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 438:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 439:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      configure SPI/I2S data frame format
 440:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 441:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  frame_format: SPI frame size
 442:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 only one parameter can be selected which is shown as below:
 443:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_FRAMESIZE_16BIT: SPI frame size is 16 bits
 444:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_FRAMESIZE_8BIT: SPI frame size is 8 bits
 445:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 446:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 447:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 448:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_i2s_data_frame_format_config(uint32_t spi_periph, uint16_t frame_format)
 449:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1046              		.loc 1 449 1
 1047              		.cfi_startproc
 1048              		@ args = 0, pretend = 0, frame = 8
 1049              		@ frame_needed = 1, uses_anonymous_args = 0
 1050              		@ link register save eliminated.
 1051 0000 80B4     		push	{r7}
 1052              		.cfi_def_cfa_offset 4
 1053              		.cfi_offset 7, -4
 1054 0002 83B0     		sub	sp, sp, #12
 1055              		.cfi_def_cfa_offset 16
 1056 0004 00AF     		add	r7, sp, #0
 1057              		.cfi_def_cfa_register 7
 1058 0006 7860     		str	r0, [r7, #4]
 1059 0008 0B46     		mov	r3, r1
 1060 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 450:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* clear SPI_CTL0_FF16 bit */
 451:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_FF16);
 1061              		.loc 1 451 26
 1062 000c 7B68     		ldr	r3, [r7, #4]
 1063 000e 1A68     		ldr	r2, [r3]
 1064 0010 7B68     		ldr	r3, [r7, #4]
 1065 0012 22F40062 		bic	r2, r2, #2048
 1066 0016 1A60     		str	r2, [r3]
 452:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* confige SPI_CTL0_FF16 bit */
 453:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)frame_format;
 1067              		.loc 1 453 26
 1068 0018 7B68     		ldr	r3, [r7, #4]
 1069 001a 1968     		ldr	r1, [r3]
 1070              		.loc 1 453 29
 1071 001c 7A88     		ldrh	r2, [r7, #2]
 1072              		.loc 1 453 26
 1073 001e 7B68     		ldr	r3, [r7, #4]
 1074 0020 0A43     		orrs	r2, r2, r1
 1075 0022 1A60     		str	r2, [r3]
 454:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1076              		.loc 1 454 1
 1077 0024 00BF     		nop
 1078 0026 0C37     		adds	r7, r7, #12
 1079              		.cfi_def_cfa_offset 4
 1080 0028 BD46     		mov	sp, r7
 1081              		.cfi_def_cfa_register 13
 1082              		@ sp needed
 1083 002a 80BC     		pop	{r7}
 1084              		.cfi_restore 7
 1085              		.cfi_def_cfa_offset 0
 1086 002c 7047     		bx	lr
 1087              		.cfi_endproc
 1088              	.LFE131:
 1090              		.section	.text.spi_i2s_data_transmit,"ax",%progbits
 1091              		.align	1
 1092              		.global	spi_i2s_data_transmit
 1093              		.syntax unified
 1094              		.thumb
 1095              		.thumb_func
 1096              		.fpu softvfp
 1098              	spi_i2s_data_transmit:
 1099              	.LFB132:
 455:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 456:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 457:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      SPI transmit data
 458:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 459:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  data: 16-bit data
 460:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 461:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 462:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 463:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_i2s_data_transmit(uint32_t spi_periph, uint16_t data)
 464:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1100              		.loc 1 464 1
 1101              		.cfi_startproc
 1102              		@ args = 0, pretend = 0, frame = 8
 1103              		@ frame_needed = 1, uses_anonymous_args = 0
 1104              		@ link register save eliminated.
 1105 0000 80B4     		push	{r7}
 1106              		.cfi_def_cfa_offset 4
 1107              		.cfi_offset 7, -4
 1108 0002 83B0     		sub	sp, sp, #12
 1109              		.cfi_def_cfa_offset 16
 1110 0004 00AF     		add	r7, sp, #0
 1111              		.cfi_def_cfa_register 7
 1112 0006 7860     		str	r0, [r7, #4]
 1113 0008 0B46     		mov	r3, r1
 1114 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 465:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_DATA(spi_periph) = (uint32_t)data;
 1115              		.loc 1 465 5
 1116 000c 7B68     		ldr	r3, [r7, #4]
 1117 000e 0C33     		adds	r3, r3, #12
 1118 0010 1A46     		mov	r2, r3
 1119              		.loc 1 465 28
 1120 0012 7B88     		ldrh	r3, [r7, #2]
 1121              		.loc 1 465 26
 1122 0014 1360     		str	r3, [r2]
 466:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1123              		.loc 1 466 1
 1124 0016 00BF     		nop
 1125 0018 0C37     		adds	r7, r7, #12
 1126              		.cfi_def_cfa_offset 4
 1127 001a BD46     		mov	sp, r7
 1128              		.cfi_def_cfa_register 13
 1129              		@ sp needed
 1130 001c 80BC     		pop	{r7}
 1131              		.cfi_restore 7
 1132              		.cfi_def_cfa_offset 0
 1133 001e 7047     		bx	lr
 1134              		.cfi_endproc
 1135              	.LFE132:
 1137              		.section	.text.spi_i2s_data_receive,"ax",%progbits
 1138              		.align	1
 1139              		.global	spi_i2s_data_receive
 1140              		.syntax unified
 1141              		.thumb
 1142              		.thumb_func
 1143              		.fpu softvfp
 1145              	spi_i2s_data_receive:
 1146              	.LFB133:
 467:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 468:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 469:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      SPI receive data
 470:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 471:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 472:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     16-bit data
 473:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 474:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** uint16_t spi_i2s_data_receive(uint32_t spi_periph)
 475:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1147              		.loc 1 475 1
 1148              		.cfi_startproc
 1149              		@ args = 0, pretend = 0, frame = 8
 1150              		@ frame_needed = 1, uses_anonymous_args = 0
 1151              		@ link register save eliminated.
 1152 0000 80B4     		push	{r7}
 1153              		.cfi_def_cfa_offset 4
 1154              		.cfi_offset 7, -4
 1155 0002 83B0     		sub	sp, sp, #12
 1156              		.cfi_def_cfa_offset 16
 1157 0004 00AF     		add	r7, sp, #0
 1158              		.cfi_def_cfa_register 7
 1159 0006 7860     		str	r0, [r7, #4]
 476:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     return ((uint16_t)SPI_DATA(spi_periph));
 1160              		.loc 1 476 23
 1161 0008 7B68     		ldr	r3, [r7, #4]
 1162 000a 0C33     		adds	r3, r3, #12
 1163 000c 1B68     		ldr	r3, [r3]
 1164              		.loc 1 476 13
 1165 000e 9BB2     		uxth	r3, r3
 477:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1166              		.loc 1 477 1
 1167 0010 1846     		mov	r0, r3
 1168 0012 0C37     		adds	r7, r7, #12
 1169              		.cfi_def_cfa_offset 4
 1170 0014 BD46     		mov	sp, r7
 1171              		.cfi_def_cfa_register 13
 1172              		@ sp needed
 1173 0016 80BC     		pop	{r7}
 1174              		.cfi_restore 7
 1175              		.cfi_def_cfa_offset 0
 1176 0018 7047     		bx	lr
 1177              		.cfi_endproc
 1178              	.LFE133:
 1180              		.section	.text.spi_bidirectional_transfer_config,"ax",%progbits
 1181              		.align	1
 1182              		.global	spi_bidirectional_transfer_config
 1183              		.syntax unified
 1184              		.thumb
 1185              		.thumb_func
 1186              		.fpu softvfp
 1188              	spi_bidirectional_transfer_config:
 1189              	.LFB134:
 478:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 479:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 480:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      configure SPI bidirectional transfer direction
 481:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 482:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  transfer_direction: SPI transfer direction
 483:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 only one parameter can be selected which is shown as below:
 484:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_BIDIRECTIONAL_TRANSMIT: SPI work in transmit-only mode
 485:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_BIDIRECTIONAL_RECEIVE: SPI work in receive-only mode
 486:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 487:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 488:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_bidirectional_transfer_config(uint32_t spi_periph, uint32_t transfer_direction)
 489:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1190              		.loc 1 489 1
 1191              		.cfi_startproc
 1192              		@ args = 0, pretend = 0, frame = 8
 1193              		@ frame_needed = 1, uses_anonymous_args = 0
 1194              		@ link register save eliminated.
 1195 0000 80B4     		push	{r7}
 1196              		.cfi_def_cfa_offset 4
 1197              		.cfi_offset 7, -4
 1198 0002 83B0     		sub	sp, sp, #12
 1199              		.cfi_def_cfa_offset 16
 1200 0004 00AF     		add	r7, sp, #0
 1201              		.cfi_def_cfa_register 7
 1202 0006 7860     		str	r0, [r7, #4]
 1203 0008 3960     		str	r1, [r7]
 490:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     if(SPI_BIDIRECTIONAL_TRANSMIT == transfer_direction){
 1204              		.loc 1 490 7
 1205 000a 3B68     		ldr	r3, [r7]
 1206 000c B3F5804F 		cmp	r3, #16384
 1207 0010 06D1     		bne	.L44
 491:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         /* set the transmit only mode */
 492:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         SPI_CTL0(spi_periph) |= (uint32_t)SPI_BIDIRECTIONAL_TRANSMIT;
 1208              		.loc 1 492 30
 1209 0012 7B68     		ldr	r3, [r7, #4]
 1210 0014 1A68     		ldr	r2, [r3]
 1211 0016 7B68     		ldr	r3, [r7, #4]
 1212 0018 42F48042 		orr	r2, r2, #16384
 1213 001c 1A60     		str	r2, [r3]
 493:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }else{
 494:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         /* set the receive only mode */
 495:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         SPI_CTL0(spi_periph) &= SPI_BIDIRECTIONAL_RECEIVE;
 496:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 497:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1214              		.loc 1 497 1
 1215 001e 05E0     		b	.L46
 1216              	.L44:
 495:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 1217              		.loc 1 495 30
 1218 0020 7B68     		ldr	r3, [r7, #4]
 1219 0022 1A68     		ldr	r2, [r3]
 1220 0024 7B68     		ldr	r3, [r7, #4]
 1221 0026 22F48042 		bic	r2, r2, #16384
 1222 002a 1A60     		str	r2, [r3]
 1223              	.L46:
 1224              		.loc 1 497 1
 1225 002c 00BF     		nop
 1226 002e 0C37     		adds	r7, r7, #12
 1227              		.cfi_def_cfa_offset 4
 1228 0030 BD46     		mov	sp, r7
 1229              		.cfi_def_cfa_register 13
 1230              		@ sp needed
 1231 0032 80BC     		pop	{r7}
 1232              		.cfi_restore 7
 1233              		.cfi_def_cfa_offset 0
 1234 0034 7047     		bx	lr
 1235              		.cfi_endproc
 1236              	.LFE134:
 1238              		.section	.text.spi_i2s_format_error_clear,"ax",%progbits
 1239              		.align	1
 1240              		.global	spi_i2s_format_error_clear
 1241              		.syntax unified
 1242              		.thumb
 1243              		.thumb_func
 1244              		.fpu softvfp
 1246              	spi_i2s_format_error_clear:
 1247              	.LFB135:
 498:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 499:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 500:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      clear SPI/I2S format error flag status
 501:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 502:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  flag: SPI/I2S frame format error flag 
 503:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_FLAG_FERR: only for SPI work in TI mode
 504:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_FLAG_FERR: for I2S
 505:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 506:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 507:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 508:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_i2s_format_error_clear(uint32_t spi_periph, uint32_t flag)
 509:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1248              		.loc 1 509 1
 1249              		.cfi_startproc
 1250              		@ args = 0, pretend = 0, frame = 8
 1251              		@ frame_needed = 1, uses_anonymous_args = 0
 1252              		@ link register save eliminated.
 1253 0000 80B4     		push	{r7}
 1254              		.cfi_def_cfa_offset 4
 1255              		.cfi_offset 7, -4
 1256 0002 83B0     		sub	sp, sp, #12
 1257              		.cfi_def_cfa_offset 16
 1258 0004 00AF     		add	r7, sp, #0
 1259              		.cfi_def_cfa_register 7
 1260 0006 7860     		str	r0, [r7, #4]
 1261 0008 3960     		str	r1, [r7]
 510:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_STAT(spi_periph) = (uint32_t)(~flag);
 1262              		.loc 1 510 5
 1263 000a 7B68     		ldr	r3, [r7, #4]
 1264 000c 0833     		adds	r3, r3, #8
 1265 000e 1A46     		mov	r2, r3
 1266              		.loc 1 510 39
 1267 0010 3B68     		ldr	r3, [r7]
 1268 0012 DB43     		mvns	r3, r3
 1269              		.loc 1 510 26
 1270 0014 1360     		str	r3, [r2]
 511:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1271              		.loc 1 511 1
 1272 0016 00BF     		nop
 1273 0018 0C37     		adds	r7, r7, #12
 1274              		.cfi_def_cfa_offset 4
 1275 001a BD46     		mov	sp, r7
 1276              		.cfi_def_cfa_register 13
 1277              		@ sp needed
 1278 001c 80BC     		pop	{r7}
 1279              		.cfi_restore 7
 1280              		.cfi_def_cfa_offset 0
 1281 001e 7047     		bx	lr
 1282              		.cfi_endproc
 1283              	.LFE135:
 1285              		.section	.text.spi_crc_polynomial_set,"ax",%progbits
 1286              		.align	1
 1287              		.global	spi_crc_polynomial_set
 1288              		.syntax unified
 1289              		.thumb
 1290              		.thumb_func
 1291              		.fpu softvfp
 1293              	spi_crc_polynomial_set:
 1294              	.LFB136:
 512:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 513:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 514:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      set SPI CRC polynomial 
 515:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 516:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  crc_poly: CRC polynomial value
 517:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 518:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 519:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 520:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_crc_polynomial_set(uint32_t spi_periph,uint16_t crc_poly)
 521:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1295              		.loc 1 521 1
 1296              		.cfi_startproc
 1297              		@ args = 0, pretend = 0, frame = 8
 1298              		@ frame_needed = 1, uses_anonymous_args = 0
 1299              		@ link register save eliminated.
 1300 0000 80B4     		push	{r7}
 1301              		.cfi_def_cfa_offset 4
 1302              		.cfi_offset 7, -4
 1303 0002 83B0     		sub	sp, sp, #12
 1304              		.cfi_def_cfa_offset 16
 1305 0004 00AF     		add	r7, sp, #0
 1306              		.cfi_def_cfa_register 7
 1307 0006 7860     		str	r0, [r7, #4]
 1308 0008 0B46     		mov	r3, r1
 1309 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 522:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* set SPI CRC polynomial */
 523:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CRCPOLY(spi_periph) = (uint32_t)crc_poly;
 1310              		.loc 1 523 5
 1311 000c 7B68     		ldr	r3, [r7, #4]
 1312 000e 1033     		adds	r3, r3, #16
 1313 0010 1A46     		mov	r2, r3
 1314              		.loc 1 523 31
 1315 0012 7B88     		ldrh	r3, [r7, #2]
 1316              		.loc 1 523 29
 1317 0014 1360     		str	r3, [r2]
 524:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1318              		.loc 1 524 1
 1319 0016 00BF     		nop
 1320 0018 0C37     		adds	r7, r7, #12
 1321              		.cfi_def_cfa_offset 4
 1322 001a BD46     		mov	sp, r7
 1323              		.cfi_def_cfa_register 13
 1324              		@ sp needed
 1325 001c 80BC     		pop	{r7}
 1326              		.cfi_restore 7
 1327              		.cfi_def_cfa_offset 0
 1328 001e 7047     		bx	lr
 1329              		.cfi_endproc
 1330              	.LFE136:
 1332              		.section	.text.spi_crc_polynomial_get,"ax",%progbits
 1333              		.align	1
 1334              		.global	spi_crc_polynomial_get
 1335              		.syntax unified
 1336              		.thumb
 1337              		.thumb_func
 1338              		.fpu softvfp
 1340              	spi_crc_polynomial_get:
 1341              	.LFB137:
 525:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 526:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 527:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      get SPI CRC polynomial 
 528:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 529:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 530:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     16-bit CRC polynomial
 531:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 532:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** uint16_t spi_crc_polynomial_get(uint32_t spi_periph)
 533:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1342              		.loc 1 533 1
 1343              		.cfi_startproc
 1344              		@ args = 0, pretend = 0, frame = 8
 1345              		@ frame_needed = 1, uses_anonymous_args = 0
 1346              		@ link register save eliminated.
 1347 0000 80B4     		push	{r7}
 1348              		.cfi_def_cfa_offset 4
 1349              		.cfi_offset 7, -4
 1350 0002 83B0     		sub	sp, sp, #12
 1351              		.cfi_def_cfa_offset 16
 1352 0004 00AF     		add	r7, sp, #0
 1353              		.cfi_def_cfa_register 7
 1354 0006 7860     		str	r0, [r7, #4]
 534:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     return ((uint16_t)SPI_CRCPOLY(spi_periph));
 1355              		.loc 1 534 23
 1356 0008 7B68     		ldr	r3, [r7, #4]
 1357 000a 1033     		adds	r3, r3, #16
 1358 000c 1B68     		ldr	r3, [r3]
 1359              		.loc 1 534 13
 1360 000e 9BB2     		uxth	r3, r3
 535:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1361              		.loc 1 535 1
 1362 0010 1846     		mov	r0, r3
 1363 0012 0C37     		adds	r7, r7, #12
 1364              		.cfi_def_cfa_offset 4
 1365 0014 BD46     		mov	sp, r7
 1366              		.cfi_def_cfa_register 13
 1367              		@ sp needed
 1368 0016 80BC     		pop	{r7}
 1369              		.cfi_restore 7
 1370              		.cfi_def_cfa_offset 0
 1371 0018 7047     		bx	lr
 1372              		.cfi_endproc
 1373              	.LFE137:
 1375              		.section	.text.spi_crc_on,"ax",%progbits
 1376              		.align	1
 1377              		.global	spi_crc_on
 1378              		.syntax unified
 1379              		.thumb
 1380              		.thumb_func
 1381              		.fpu softvfp
 1383              	spi_crc_on:
 1384              	.LFB138:
 536:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 537:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*
 538:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      turn on CRC function 
 539:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 540:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 541:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 542:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 543:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_crc_on(uint32_t spi_periph)
 544:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1385              		.loc 1 544 1
 1386              		.cfi_startproc
 1387              		@ args = 0, pretend = 0, frame = 8
 1388              		@ frame_needed = 1, uses_anonymous_args = 0
 1389              		@ link register save eliminated.
 1390 0000 80B4     		push	{r7}
 1391              		.cfi_def_cfa_offset 4
 1392              		.cfi_offset 7, -4
 1393 0002 83B0     		sub	sp, sp, #12
 1394              		.cfi_def_cfa_offset 16
 1395 0004 00AF     		add	r7, sp, #0
 1396              		.cfi_def_cfa_register 7
 1397 0006 7860     		str	r0, [r7, #4]
 545:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCEN;
 1398              		.loc 1 545 26
 1399 0008 7B68     		ldr	r3, [r7, #4]
 1400 000a 1A68     		ldr	r2, [r3]
 1401 000c 7B68     		ldr	r3, [r7, #4]
 1402 000e 42F40052 		orr	r2, r2, #8192
 1403 0012 1A60     		str	r2, [r3]
 546:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1404              		.loc 1 546 1
 1405 0014 00BF     		nop
 1406 0016 0C37     		adds	r7, r7, #12
 1407              		.cfi_def_cfa_offset 4
 1408 0018 BD46     		mov	sp, r7
 1409              		.cfi_def_cfa_register 13
 1410              		@ sp needed
 1411 001a 80BC     		pop	{r7}
 1412              		.cfi_restore 7
 1413              		.cfi_def_cfa_offset 0
 1414 001c 7047     		bx	lr
 1415              		.cfi_endproc
 1416              	.LFE138:
 1418              		.section	.text.spi_crc_off,"ax",%progbits
 1419              		.align	1
 1420              		.global	spi_crc_off
 1421              		.syntax unified
 1422              		.thumb
 1423              		.thumb_func
 1424              		.fpu softvfp
 1426              	spi_crc_off:
 1427              	.LFB139:
 547:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 548:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 549:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      turn off CRC function 
 550:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 551:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 552:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 553:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 554:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_crc_off(uint32_t spi_periph)
 555:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1428              		.loc 1 555 1
 1429              		.cfi_startproc
 1430              		@ args = 0, pretend = 0, frame = 8
 1431              		@ frame_needed = 1, uses_anonymous_args = 0
 1432              		@ link register save eliminated.
 1433 0000 80B4     		push	{r7}
 1434              		.cfi_def_cfa_offset 4
 1435              		.cfi_offset 7, -4
 1436 0002 83B0     		sub	sp, sp, #12
 1437              		.cfi_def_cfa_offset 16
 1438 0004 00AF     		add	r7, sp, #0
 1439              		.cfi_def_cfa_register 7
 1440 0006 7860     		str	r0, [r7, #4]
 556:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_CRCEN);
 1441              		.loc 1 556 26
 1442 0008 7B68     		ldr	r3, [r7, #4]
 1443 000a 1A68     		ldr	r2, [r3]
 1444 000c 7B68     		ldr	r3, [r7, #4]
 1445 000e 22F40052 		bic	r2, r2, #8192
 1446 0012 1A60     		str	r2, [r3]
 557:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1447              		.loc 1 557 1
 1448 0014 00BF     		nop
 1449 0016 0C37     		adds	r7, r7, #12
 1450              		.cfi_def_cfa_offset 4
 1451 0018 BD46     		mov	sp, r7
 1452              		.cfi_def_cfa_register 13
 1453              		@ sp needed
 1454 001a 80BC     		pop	{r7}
 1455              		.cfi_restore 7
 1456              		.cfi_def_cfa_offset 0
 1457 001c 7047     		bx	lr
 1458              		.cfi_endproc
 1459              	.LFE139:
 1461              		.section	.text.spi_crc_next,"ax",%progbits
 1462              		.align	1
 1463              		.global	spi_crc_next
 1464              		.syntax unified
 1465              		.thumb
 1466              		.thumb_func
 1467              		.fpu softvfp
 1469              	spi_crc_next:
 1470              	.LFB140:
 558:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 559:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 560:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      SPI next data is CRC value
 561:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 562:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 563:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 564:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 565:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_crc_next(uint32_t spi_periph)
 566:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1471              		.loc 1 566 1
 1472              		.cfi_startproc
 1473              		@ args = 0, pretend = 0, frame = 8
 1474              		@ frame_needed = 1, uses_anonymous_args = 0
 1475              		@ link register save eliminated.
 1476 0000 80B4     		push	{r7}
 1477              		.cfi_def_cfa_offset 4
 1478              		.cfi_offset 7, -4
 1479 0002 83B0     		sub	sp, sp, #12
 1480              		.cfi_def_cfa_offset 16
 1481 0004 00AF     		add	r7, sp, #0
 1482              		.cfi_def_cfa_register 7
 1483 0006 7860     		str	r0, [r7, #4]
 567:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCNT;
 1484              		.loc 1 567 26
 1485 0008 7B68     		ldr	r3, [r7, #4]
 1486 000a 1A68     		ldr	r2, [r3]
 1487 000c 7B68     		ldr	r3, [r7, #4]
 1488 000e 42F48052 		orr	r2, r2, #4096
 1489 0012 1A60     		str	r2, [r3]
 568:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1490              		.loc 1 568 1
 1491 0014 00BF     		nop
 1492 0016 0C37     		adds	r7, r7, #12
 1493              		.cfi_def_cfa_offset 4
 1494 0018 BD46     		mov	sp, r7
 1495              		.cfi_def_cfa_register 13
 1496              		@ sp needed
 1497 001a 80BC     		pop	{r7}
 1498              		.cfi_restore 7
 1499              		.cfi_def_cfa_offset 0
 1500 001c 7047     		bx	lr
 1501              		.cfi_endproc
 1502              	.LFE140:
 1504              		.section	.text.spi_crc_get,"ax",%progbits
 1505              		.align	1
 1506              		.global	spi_crc_get
 1507              		.syntax unified
 1508              		.thumb
 1509              		.thumb_func
 1510              		.fpu softvfp
 1512              	spi_crc_get:
 1513              	.LFB141:
 569:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 570:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 571:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      get SPI CRC send value or receive value
 572:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 573:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  crc: SPI crc value
 574:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 only one parameter can be selected which is shown as below:
 575:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_CRC_TX: get transmit crc value
 576:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_CRC_RX: get receive crc value
 577:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 578:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     16-bit CRC value
 579:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 580:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** uint16_t spi_crc_get(uint32_t spi_periph,uint8_t crc)
 581:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1514              		.loc 1 581 1
 1515              		.cfi_startproc
 1516              		@ args = 0, pretend = 0, frame = 8
 1517              		@ frame_needed = 1, uses_anonymous_args = 0
 1518              		@ link register save eliminated.
 1519 0000 80B4     		push	{r7}
 1520              		.cfi_def_cfa_offset 4
 1521              		.cfi_offset 7, -4
 1522 0002 83B0     		sub	sp, sp, #12
 1523              		.cfi_def_cfa_offset 16
 1524 0004 00AF     		add	r7, sp, #0
 1525              		.cfi_def_cfa_register 7
 1526 0006 7860     		str	r0, [r7, #4]
 1527 0008 0B46     		mov	r3, r1
 1528 000a FB70     		strb	r3, [r7, #3]
 582:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     if(SPI_CRC_TX == crc){
 1529              		.loc 1 582 7
 1530 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1531 000e 002B     		cmp	r3, #0
 1532 0010 04D1     		bne	.L55
 583:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         return ((uint16_t)(SPI_TCRC(spi_periph)));
 1533              		.loc 1 583 28
 1534 0012 7B68     		ldr	r3, [r7, #4]
 1535 0014 1833     		adds	r3, r3, #24
 1536 0016 1B68     		ldr	r3, [r3]
 1537              		.loc 1 583 17
 1538 0018 9BB2     		uxth	r3, r3
 1539 001a 03E0     		b	.L56
 1540              	.L55:
 584:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }else{
 585:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         return ((uint16_t)(SPI_RCRC(spi_periph)));
 1541              		.loc 1 585 28
 1542 001c 7B68     		ldr	r3, [r7, #4]
 1543 001e 1433     		adds	r3, r3, #20
 1544 0020 1B68     		ldr	r3, [r3]
 1545              		.loc 1 585 17
 1546 0022 9BB2     		uxth	r3, r3
 1547              	.L56:
 586:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 587:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1548              		.loc 1 587 1
 1549 0024 1846     		mov	r0, r3
 1550 0026 0C37     		adds	r7, r7, #12
 1551              		.cfi_def_cfa_offset 4
 1552 0028 BD46     		mov	sp, r7
 1553              		.cfi_def_cfa_register 13
 1554              		@ sp needed
 1555 002a 80BC     		pop	{r7}
 1556              		.cfi_restore 7
 1557              		.cfi_def_cfa_offset 0
 1558 002c 7047     		bx	lr
 1559              		.cfi_endproc
 1560              	.LFE141:
 1562              		.section	.text.spi_crc_error_clear,"ax",%progbits
 1563              		.align	1
 1564              		.global	spi_crc_error_clear
 1565              		.syntax unified
 1566              		.thumb
 1567              		.thumb_func
 1568              		.fpu softvfp
 1570              	spi_crc_error_clear:
 1571              	.LFB142:
 588:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 589:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 590:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      clear SPI CRC error flag status
 591:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 592:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 593:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 594:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 595:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_crc_error_clear(uint32_t spi_periph)
 596:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1572              		.loc 1 596 1
 1573              		.cfi_startproc
 1574              		@ args = 0, pretend = 0, frame = 8
 1575              		@ frame_needed = 1, uses_anonymous_args = 0
 1576              		@ link register save eliminated.
 1577 0000 80B4     		push	{r7}
 1578              		.cfi_def_cfa_offset 4
 1579              		.cfi_offset 7, -4
 1580 0002 83B0     		sub	sp, sp, #12
 1581              		.cfi_def_cfa_offset 16
 1582 0004 00AF     		add	r7, sp, #0
 1583              		.cfi_def_cfa_register 7
 1584 0006 7860     		str	r0, [r7, #4]
 597:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_STAT(spi_periph) = (uint32_t)(~SPI_FLAG_CRCERR);
 1585              		.loc 1 597 5
 1586 0008 7B68     		ldr	r3, [r7, #4]
 1587 000a 0833     		adds	r3, r3, #8
 1588 000c 1A46     		mov	r2, r3
 1589              		.loc 1 597 26
 1590 000e 6FF01003 		mvn	r3, #16
 1591 0012 1360     		str	r3, [r2]
 598:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1592              		.loc 1 598 1
 1593 0014 00BF     		nop
 1594 0016 0C37     		adds	r7, r7, #12
 1595              		.cfi_def_cfa_offset 4
 1596 0018 BD46     		mov	sp, r7
 1597              		.cfi_def_cfa_register 13
 1598              		@ sp needed
 1599 001a 80BC     		pop	{r7}
 1600              		.cfi_restore 7
 1601              		.cfi_def_cfa_offset 0
 1602 001c 7047     		bx	lr
 1603              		.cfi_endproc
 1604              	.LFE142:
 1606              		.section	.text.spi_ti_mode_enable,"ax",%progbits
 1607              		.align	1
 1608              		.global	spi_ti_mode_enable
 1609              		.syntax unified
 1610              		.thumb
 1611              		.thumb_func
 1612              		.fpu softvfp
 1614              	spi_ti_mode_enable:
 1615              	.LFB143:
 599:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 600:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 601:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      enable SPI TI mode
 602:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 603:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 604:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 605:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 606:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_ti_mode_enable(uint32_t spi_periph)
 607:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1616              		.loc 1 607 1
 1617              		.cfi_startproc
 1618              		@ args = 0, pretend = 0, frame = 8
 1619              		@ frame_needed = 1, uses_anonymous_args = 0
 1620              		@ link register save eliminated.
 1621 0000 80B4     		push	{r7}
 1622              		.cfi_def_cfa_offset 4
 1623              		.cfi_offset 7, -4
 1624 0002 83B0     		sub	sp, sp, #12
 1625              		.cfi_def_cfa_offset 16
 1626 0004 00AF     		add	r7, sp, #0
 1627              		.cfi_def_cfa_register 7
 1628 0006 7860     		str	r0, [r7, #4]
 608:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_TMOD;
 1629              		.loc 1 608 26
 1630 0008 7B68     		ldr	r3, [r7, #4]
 1631 000a 0433     		adds	r3, r3, #4
 1632 000c 1B68     		ldr	r3, [r3]
 1633 000e 7A68     		ldr	r2, [r7, #4]
 1634 0010 0432     		adds	r2, r2, #4
 1635 0012 43F01003 		orr	r3, r3, #16
 1636 0016 1360     		str	r3, [r2]
 609:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1637              		.loc 1 609 1
 1638 0018 00BF     		nop
 1639 001a 0C37     		adds	r7, r7, #12
 1640              		.cfi_def_cfa_offset 4
 1641 001c BD46     		mov	sp, r7
 1642              		.cfi_def_cfa_register 13
 1643              		@ sp needed
 1644 001e 80BC     		pop	{r7}
 1645              		.cfi_restore 7
 1646              		.cfi_def_cfa_offset 0
 1647 0020 7047     		bx	lr
 1648              		.cfi_endproc
 1649              	.LFE143:
 1651              		.section	.text.spi_ti_mode_disable,"ax",%progbits
 1652              		.align	1
 1653              		.global	spi_ti_mode_disable
 1654              		.syntax unified
 1655              		.thumb
 1656              		.thumb_func
 1657              		.fpu softvfp
 1659              	spi_ti_mode_disable:
 1660              	.LFB144:
 610:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 611:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 612:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      disable SPI TI mode
 613:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 614:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 615:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 616:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 617:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_ti_mode_disable(uint32_t spi_periph)
 618:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1661              		.loc 1 618 1
 1662              		.cfi_startproc
 1663              		@ args = 0, pretend = 0, frame = 8
 1664              		@ frame_needed = 1, uses_anonymous_args = 0
 1665              		@ link register save eliminated.
 1666 0000 80B4     		push	{r7}
 1667              		.cfi_def_cfa_offset 4
 1668              		.cfi_offset 7, -4
 1669 0002 83B0     		sub	sp, sp, #12
 1670              		.cfi_def_cfa_offset 16
 1671 0004 00AF     		add	r7, sp, #0
 1672              		.cfi_def_cfa_register 7
 1673 0006 7860     		str	r0, [r7, #4]
 619:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_TMOD);
 1674              		.loc 1 619 26
 1675 0008 7B68     		ldr	r3, [r7, #4]
 1676 000a 0433     		adds	r3, r3, #4
 1677 000c 1B68     		ldr	r3, [r3]
 1678 000e 7A68     		ldr	r2, [r7, #4]
 1679 0010 0432     		adds	r2, r2, #4
 1680 0012 23F01003 		bic	r3, r3, #16
 1681 0016 1360     		str	r3, [r2]
 620:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1682              		.loc 1 620 1
 1683 0018 00BF     		nop
 1684 001a 0C37     		adds	r7, r7, #12
 1685              		.cfi_def_cfa_offset 4
 1686 001c BD46     		mov	sp, r7
 1687              		.cfi_def_cfa_register 13
 1688              		@ sp needed
 1689 001e 80BC     		pop	{r7}
 1690              		.cfi_restore 7
 1691              		.cfi_def_cfa_offset 0
 1692 0020 7047     		bx	lr
 1693              		.cfi_endproc
 1694              	.LFE144:
 1696              		.section	.text.spi_nssp_mode_enable,"ax",%progbits
 1697              		.align	1
 1698              		.global	spi_nssp_mode_enable
 1699              		.syntax unified
 1700              		.thumb
 1701              		.thumb_func
 1702              		.fpu softvfp
 1704              	spi_nssp_mode_enable:
 1705              	.LFB145:
 621:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 622:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 623:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      enable SPI NSS pulse mode
 624:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 625:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 626:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 627:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 628:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_nssp_mode_enable(uint32_t spi_periph)
 629:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1706              		.loc 1 629 1
 1707              		.cfi_startproc
 1708              		@ args = 0, pretend = 0, frame = 8
 1709              		@ frame_needed = 1, uses_anonymous_args = 0
 1710              		@ link register save eliminated.
 1711 0000 80B4     		push	{r7}
 1712              		.cfi_def_cfa_offset 4
 1713              		.cfi_offset 7, -4
 1714 0002 83B0     		sub	sp, sp, #12
 1715              		.cfi_def_cfa_offset 16
 1716 0004 00AF     		add	r7, sp, #0
 1717              		.cfi_def_cfa_register 7
 1718 0006 7860     		str	r0, [r7, #4]
 630:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_NSSP;
 1719              		.loc 1 630 26
 1720 0008 7B68     		ldr	r3, [r7, #4]
 1721 000a 0433     		adds	r3, r3, #4
 1722 000c 1B68     		ldr	r3, [r3]
 1723 000e 7A68     		ldr	r2, [r7, #4]
 1724 0010 0432     		adds	r2, r2, #4
 1725 0012 43F00803 		orr	r3, r3, #8
 1726 0016 1360     		str	r3, [r2]
 631:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1727              		.loc 1 631 1
 1728 0018 00BF     		nop
 1729 001a 0C37     		adds	r7, r7, #12
 1730              		.cfi_def_cfa_offset 4
 1731 001c BD46     		mov	sp, r7
 1732              		.cfi_def_cfa_register 13
 1733              		@ sp needed
 1734 001e 80BC     		pop	{r7}
 1735              		.cfi_restore 7
 1736              		.cfi_def_cfa_offset 0
 1737 0020 7047     		bx	lr
 1738              		.cfi_endproc
 1739              	.LFE145:
 1741              		.section	.text.spi_nssp_mode_disable,"ax",%progbits
 1742              		.align	1
 1743              		.global	spi_nssp_mode_disable
 1744              		.syntax unified
 1745              		.thumb
 1746              		.thumb_func
 1747              		.fpu softvfp
 1749              	spi_nssp_mode_disable:
 1750              	.LFB146:
 632:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 633:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 634:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      disable SPI NSS pulse mode
 635:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 636:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 637:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 638:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 639:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_nssp_mode_disable(uint32_t spi_periph)
 640:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1751              		.loc 1 640 1
 1752              		.cfi_startproc
 1753              		@ args = 0, pretend = 0, frame = 8
 1754              		@ frame_needed = 1, uses_anonymous_args = 0
 1755              		@ link register save eliminated.
 1756 0000 80B4     		push	{r7}
 1757              		.cfi_def_cfa_offset 4
 1758              		.cfi_offset 7, -4
 1759 0002 83B0     		sub	sp, sp, #12
 1760              		.cfi_def_cfa_offset 16
 1761 0004 00AF     		add	r7, sp, #0
 1762              		.cfi_def_cfa_register 7
 1763 0006 7860     		str	r0, [r7, #4]
 641:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_NSSP);
 1764              		.loc 1 641 26
 1765 0008 7B68     		ldr	r3, [r7, #4]
 1766 000a 0433     		adds	r3, r3, #4
 1767 000c 1B68     		ldr	r3, [r3]
 1768 000e 7A68     		ldr	r2, [r7, #4]
 1769 0010 0432     		adds	r2, r2, #4
 1770 0012 23F00803 		bic	r3, r3, #8
 1771 0016 1360     		str	r3, [r2]
 642:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1772              		.loc 1 642 1
 1773 0018 00BF     		nop
 1774 001a 0C37     		adds	r7, r7, #12
 1775              		.cfi_def_cfa_offset 4
 1776 001c BD46     		mov	sp, r7
 1777              		.cfi_def_cfa_register 13
 1778              		@ sp needed
 1779 001e 80BC     		pop	{r7}
 1780              		.cfi_restore 7
 1781              		.cfi_def_cfa_offset 0
 1782 0020 7047     		bx	lr
 1783              		.cfi_endproc
 1784              	.LFE146:
 1786              		.section	.text.spi_quad_enable,"ax",%progbits
 1787              		.align	1
 1788              		.global	spi_quad_enable
 1789              		.syntax unified
 1790              		.thumb
 1791              		.thumb_func
 1792              		.fpu softvfp
 1794              	spi_quad_enable:
 1795              	.LFB147:
 643:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 644:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 645:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      enable quad wire SPI
 646:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(only x=0)
 647:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 648:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 649:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 650:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_quad_enable(uint32_t spi_periph)
 651:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1796              		.loc 1 651 1
 1797              		.cfi_startproc
 1798              		@ args = 0, pretend = 0, frame = 8
 1799              		@ frame_needed = 1, uses_anonymous_args = 0
 1800              		@ link register save eliminated.
 1801 0000 80B4     		push	{r7}
 1802              		.cfi_def_cfa_offset 4
 1803              		.cfi_offset 7, -4
 1804 0002 83B0     		sub	sp, sp, #12
 1805              		.cfi_def_cfa_offset 16
 1806 0004 00AF     		add	r7, sp, #0
 1807              		.cfi_def_cfa_register 7
 1808 0006 7860     		str	r0, [r7, #4]
 652:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_QCTL(spi_periph) |= (uint32_t)SPI_QCTL_QMOD;
 1809              		.loc 1 652 26
 1810 0008 7B68     		ldr	r3, [r7, #4]
 1811 000a 8033     		adds	r3, r3, #128
 1812 000c 1B68     		ldr	r3, [r3]
 1813 000e 7A68     		ldr	r2, [r7, #4]
 1814 0010 8032     		adds	r2, r2, #128
 1815 0012 43F00103 		orr	r3, r3, #1
 1816 0016 1360     		str	r3, [r2]
 653:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1817              		.loc 1 653 1
 1818 0018 00BF     		nop
 1819 001a 0C37     		adds	r7, r7, #12
 1820              		.cfi_def_cfa_offset 4
 1821 001c BD46     		mov	sp, r7
 1822              		.cfi_def_cfa_register 13
 1823              		@ sp needed
 1824 001e 80BC     		pop	{r7}
 1825              		.cfi_restore 7
 1826              		.cfi_def_cfa_offset 0
 1827 0020 7047     		bx	lr
 1828              		.cfi_endproc
 1829              	.LFE147:
 1831              		.section	.text.spi_quad_disable,"ax",%progbits
 1832              		.align	1
 1833              		.global	spi_quad_disable
 1834              		.syntax unified
 1835              		.thumb
 1836              		.thumb_func
 1837              		.fpu softvfp
 1839              	spi_quad_disable:
 1840              	.LFB148:
 654:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 655:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 656:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      disable quad wire SPI 
 657:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(only x=0)
 658:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 659:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 660:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 661:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_quad_disable(uint32_t spi_periph)
 662:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1841              		.loc 1 662 1
 1842              		.cfi_startproc
 1843              		@ args = 0, pretend = 0, frame = 8
 1844              		@ frame_needed = 1, uses_anonymous_args = 0
 1845              		@ link register save eliminated.
 1846 0000 80B4     		push	{r7}
 1847              		.cfi_def_cfa_offset 4
 1848              		.cfi_offset 7, -4
 1849 0002 83B0     		sub	sp, sp, #12
 1850              		.cfi_def_cfa_offset 16
 1851 0004 00AF     		add	r7, sp, #0
 1852              		.cfi_def_cfa_register 7
 1853 0006 7860     		str	r0, [r7, #4]
 663:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_QCTL(spi_periph) &= (uint32_t)(~SPI_QCTL_QMOD);
 1854              		.loc 1 663 26
 1855 0008 7B68     		ldr	r3, [r7, #4]
 1856 000a 8033     		adds	r3, r3, #128
 1857 000c 1B68     		ldr	r3, [r3]
 1858 000e 7A68     		ldr	r2, [r7, #4]
 1859 0010 8032     		adds	r2, r2, #128
 1860 0012 23F00103 		bic	r3, r3, #1
 1861 0016 1360     		str	r3, [r2]
 664:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1862              		.loc 1 664 1
 1863 0018 00BF     		nop
 1864 001a 0C37     		adds	r7, r7, #12
 1865              		.cfi_def_cfa_offset 4
 1866 001c BD46     		mov	sp, r7
 1867              		.cfi_def_cfa_register 13
 1868              		@ sp needed
 1869 001e 80BC     		pop	{r7}
 1870              		.cfi_restore 7
 1871              		.cfi_def_cfa_offset 0
 1872 0020 7047     		bx	lr
 1873              		.cfi_endproc
 1874              	.LFE148:
 1876              		.section	.text.spi_quad_write_enable,"ax",%progbits
 1877              		.align	1
 1878              		.global	spi_quad_write_enable
 1879              		.syntax unified
 1880              		.thumb
 1881              		.thumb_func
 1882              		.fpu softvfp
 1884              	spi_quad_write_enable:
 1885              	.LFB149:
 665:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 666:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 667:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      enable quad wire SPI write 
 668:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(only x=0)
 669:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 670:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 671:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 672:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_quad_write_enable(uint32_t spi_periph)
 673:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1886              		.loc 1 673 1
 1887              		.cfi_startproc
 1888              		@ args = 0, pretend = 0, frame = 8
 1889              		@ frame_needed = 1, uses_anonymous_args = 0
 1890              		@ link register save eliminated.
 1891 0000 80B4     		push	{r7}
 1892              		.cfi_def_cfa_offset 4
 1893              		.cfi_offset 7, -4
 1894 0002 83B0     		sub	sp, sp, #12
 1895              		.cfi_def_cfa_offset 16
 1896 0004 00AF     		add	r7, sp, #0
 1897              		.cfi_def_cfa_register 7
 1898 0006 7860     		str	r0, [r7, #4]
 674:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_QCTL(spi_periph) &= (uint32_t)(~SPI_QCTL_QRD);
 1899              		.loc 1 674 26
 1900 0008 7B68     		ldr	r3, [r7, #4]
 1901 000a 8033     		adds	r3, r3, #128
 1902 000c 1B68     		ldr	r3, [r3]
 1903 000e 7A68     		ldr	r2, [r7, #4]
 1904 0010 8032     		adds	r2, r2, #128
 1905 0012 23F00203 		bic	r3, r3, #2
 1906 0016 1360     		str	r3, [r2]
 675:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1907              		.loc 1 675 1
 1908 0018 00BF     		nop
 1909 001a 0C37     		adds	r7, r7, #12
 1910              		.cfi_def_cfa_offset 4
 1911 001c BD46     		mov	sp, r7
 1912              		.cfi_def_cfa_register 13
 1913              		@ sp needed
 1914 001e 80BC     		pop	{r7}
 1915              		.cfi_restore 7
 1916              		.cfi_def_cfa_offset 0
 1917 0020 7047     		bx	lr
 1918              		.cfi_endproc
 1919              	.LFE149:
 1921              		.section	.text.spi_quad_read_enable,"ax",%progbits
 1922              		.align	1
 1923              		.global	spi_quad_read_enable
 1924              		.syntax unified
 1925              		.thumb
 1926              		.thumb_func
 1927              		.fpu softvfp
 1929              	spi_quad_read_enable:
 1930              	.LFB150:
 676:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 677:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 678:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      enable quad wire SPI read 
 679:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(only x=0)
 680:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 681:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 682:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 683:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_quad_read_enable(uint32_t spi_periph)
 684:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1931              		.loc 1 684 1
 1932              		.cfi_startproc
 1933              		@ args = 0, pretend = 0, frame = 8
 1934              		@ frame_needed = 1, uses_anonymous_args = 0
 1935              		@ link register save eliminated.
 1936 0000 80B4     		push	{r7}
 1937              		.cfi_def_cfa_offset 4
 1938              		.cfi_offset 7, -4
 1939 0002 83B0     		sub	sp, sp, #12
 1940              		.cfi_def_cfa_offset 16
 1941 0004 00AF     		add	r7, sp, #0
 1942              		.cfi_def_cfa_register 7
 1943 0006 7860     		str	r0, [r7, #4]
 685:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_QCTL(spi_periph) |= (uint32_t)SPI_QCTL_QRD;
 1944              		.loc 1 685 26
 1945 0008 7B68     		ldr	r3, [r7, #4]
 1946 000a 8033     		adds	r3, r3, #128
 1947 000c 1B68     		ldr	r3, [r3]
 1948 000e 7A68     		ldr	r2, [r7, #4]
 1949 0010 8032     		adds	r2, r2, #128
 1950 0012 43F00203 		orr	r3, r3, #2
 1951 0016 1360     		str	r3, [r2]
 686:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1952              		.loc 1 686 1
 1953 0018 00BF     		nop
 1954 001a 0C37     		adds	r7, r7, #12
 1955              		.cfi_def_cfa_offset 4
 1956 001c BD46     		mov	sp, r7
 1957              		.cfi_def_cfa_register 13
 1958              		@ sp needed
 1959 001e 80BC     		pop	{r7}
 1960              		.cfi_restore 7
 1961              		.cfi_def_cfa_offset 0
 1962 0020 7047     		bx	lr
 1963              		.cfi_endproc
 1964              	.LFE150:
 1966              		.section	.text.spi_quad_io23_output_enable,"ax",%progbits
 1967              		.align	1
 1968              		.global	spi_quad_io23_output_enable
 1969              		.syntax unified
 1970              		.thumb
 1971              		.thumb_func
 1972              		.fpu softvfp
 1974              	spi_quad_io23_output_enable:
 1975              	.LFB151:
 687:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 688:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 689:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      enable SPI_IO2 and SPI_IO3 pin output 
 690:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(only x=0)
 691:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 692:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 693:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 694:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_quad_io23_output_enable(uint32_t spi_periph)
 695:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 1976              		.loc 1 695 1
 1977              		.cfi_startproc
 1978              		@ args = 0, pretend = 0, frame = 8
 1979              		@ frame_needed = 1, uses_anonymous_args = 0
 1980              		@ link register save eliminated.
 1981 0000 80B4     		push	{r7}
 1982              		.cfi_def_cfa_offset 4
 1983              		.cfi_offset 7, -4
 1984 0002 83B0     		sub	sp, sp, #12
 1985              		.cfi_def_cfa_offset 16
 1986 0004 00AF     		add	r7, sp, #0
 1987              		.cfi_def_cfa_register 7
 1988 0006 7860     		str	r0, [r7, #4]
 696:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_QCTL(spi_periph) |= (uint32_t)SPI_QCTL_IO23_DRV;
 1989              		.loc 1 696 26
 1990 0008 7B68     		ldr	r3, [r7, #4]
 1991 000a 8033     		adds	r3, r3, #128
 1992 000c 1B68     		ldr	r3, [r3]
 1993 000e 7A68     		ldr	r2, [r7, #4]
 1994 0010 8032     		adds	r2, r2, #128
 1995 0012 43F00403 		orr	r3, r3, #4
 1996 0016 1360     		str	r3, [r2]
 697:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 1997              		.loc 1 697 1
 1998 0018 00BF     		nop
 1999 001a 0C37     		adds	r7, r7, #12
 2000              		.cfi_def_cfa_offset 4
 2001 001c BD46     		mov	sp, r7
 2002              		.cfi_def_cfa_register 13
 2003              		@ sp needed
 2004 001e 80BC     		pop	{r7}
 2005              		.cfi_restore 7
 2006              		.cfi_def_cfa_offset 0
 2007 0020 7047     		bx	lr
 2008              		.cfi_endproc
 2009              	.LFE151:
 2011              		.section	.text.spi_quad_io23_output_disable,"ax",%progbits
 2012              		.align	1
 2013              		.global	spi_quad_io23_output_disable
 2014              		.syntax unified
 2015              		.thumb
 2016              		.thumb_func
 2017              		.fpu softvfp
 2019              	spi_quad_io23_output_disable:
 2020              	.LFB152:
 698:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 699:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****  /*!
 700:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      disable SPI_IO2 and SPI_IO3 pin output 
 701:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(only x=0)
 702:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 703:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 704:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 705:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****  void spi_quad_io23_output_disable(uint32_t spi_periph)
 706:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 2021              		.loc 1 706 1
 2022              		.cfi_startproc
 2023              		@ args = 0, pretend = 0, frame = 8
 2024              		@ frame_needed = 1, uses_anonymous_args = 0
 2025              		@ link register save eliminated.
 2026 0000 80B4     		push	{r7}
 2027              		.cfi_def_cfa_offset 4
 2028              		.cfi_offset 7, -4
 2029 0002 83B0     		sub	sp, sp, #12
 2030              		.cfi_def_cfa_offset 16
 2031 0004 00AF     		add	r7, sp, #0
 2032              		.cfi_def_cfa_register 7
 2033 0006 7860     		str	r0, [r7, #4]
 707:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     SPI_QCTL(spi_periph) &= (uint32_t)(~SPI_QCTL_IO23_DRV);
 2034              		.loc 1 707 26
 2035 0008 7B68     		ldr	r3, [r7, #4]
 2036 000a 8033     		adds	r3, r3, #128
 2037 000c 1B68     		ldr	r3, [r3]
 2038 000e 7A68     		ldr	r2, [r7, #4]
 2039 0010 8032     		adds	r2, r2, #128
 2040 0012 23F00403 		bic	r3, r3, #4
 2041 0016 1360     		str	r3, [r2]
 708:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 2042              		.loc 1 708 1
 2043 0018 00BF     		nop
 2044 001a 0C37     		adds	r7, r7, #12
 2045              		.cfi_def_cfa_offset 4
 2046 001c BD46     		mov	sp, r7
 2047              		.cfi_def_cfa_register 13
 2048              		@ sp needed
 2049 001e 80BC     		pop	{r7}
 2050              		.cfi_restore 7
 2051              		.cfi_def_cfa_offset 0
 2052 0020 7047     		bx	lr
 2053              		.cfi_endproc
 2054              	.LFE152:
 2056              		.section	.text.spi_i2s_interrupt_enable,"ax",%progbits
 2057              		.align	1
 2058              		.global	spi_i2s_interrupt_enable
 2059              		.syntax unified
 2060              		.thumb
 2061              		.thumb_func
 2062              		.fpu softvfp
 2064              	spi_i2s_interrupt_enable:
 2065              	.LFB153:
 709:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 710:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      enable SPI and I2S interrupt 
 712:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 713:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  interrupt: SPI/I2S interrupt
 714:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 only one parameter can be selected which is shown as below:
 715:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_I2S_INT_TBE: transmit buffer empty interrupt
 716:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_I2S_INT_RBNE: receive buffer not empty interrupt
 717:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_I2S_INT_ERR: CRC error,configuration error,reception overrun error,
 718:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                                    transmission underrun error and format error interrupt
 719:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 720:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 721:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 722:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_i2s_interrupt_enable(uint32_t spi_periph, uint8_t interrupt)
 723:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 2066              		.loc 1 723 1
 2067              		.cfi_startproc
 2068              		@ args = 0, pretend = 0, frame = 8
 2069              		@ frame_needed = 1, uses_anonymous_args = 0
 2070              		@ link register save eliminated.
 2071 0000 80B4     		push	{r7}
 2072              		.cfi_def_cfa_offset 4
 2073              		.cfi_offset 7, -4
 2074 0002 83B0     		sub	sp, sp, #12
 2075              		.cfi_def_cfa_offset 16
 2076 0004 00AF     		add	r7, sp, #0
 2077              		.cfi_def_cfa_register 7
 2078 0006 7860     		str	r0, [r7, #4]
 2079 0008 0B46     		mov	r3, r1
 2080 000a FB70     		strb	r3, [r7, #3]
 724:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     switch(interrupt){
 2081              		.loc 1 724 5
 2082 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2083 000e 022B     		cmp	r3, #2
 2084 0010 18D0     		beq	.L69
 2085 0012 022B     		cmp	r3, #2
 2086 0014 1FDC     		bgt	.L74
 2087 0016 002B     		cmp	r3, #0
 2088 0018 02D0     		beq	.L71
 2089 001a 012B     		cmp	r3, #1
 2090 001c 09D0     		beq	.L72
 725:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 726:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI_I2S_INT_TBE:
 727:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_TBEIE;
 728:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 729:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 730:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI_I2S_INT_RBNE:
 731:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_RBNEIE;
 732:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 733:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* SPI/I2S error */
 734:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI_I2S_INT_ERR:
 735:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_ERRIE;
 736:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 737:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     default:
 738:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 2091              		.loc 1 738 9
 2092 001e 1AE0     		b	.L74
 2093              	.L71:
 727:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 2094              		.loc 1 727 30
 2095 0020 7B68     		ldr	r3, [r7, #4]
 2096 0022 0433     		adds	r3, r3, #4
 2097 0024 1B68     		ldr	r3, [r3]
 2098 0026 7A68     		ldr	r2, [r7, #4]
 2099 0028 0432     		adds	r2, r2, #4
 2100 002a 43F08003 		orr	r3, r3, #128
 2101 002e 1360     		str	r3, [r2]
 728:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 2102              		.loc 1 728 9
 2103 0030 12E0     		b	.L73
 2104              	.L72:
 731:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 2105              		.loc 1 731 30
 2106 0032 7B68     		ldr	r3, [r7, #4]
 2107 0034 0433     		adds	r3, r3, #4
 2108 0036 1B68     		ldr	r3, [r3]
 2109 0038 7A68     		ldr	r2, [r7, #4]
 2110 003a 0432     		adds	r2, r2, #4
 2111 003c 43F04003 		orr	r3, r3, #64
 2112 0040 1360     		str	r3, [r2]
 732:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* SPI/I2S error */
 2113              		.loc 1 732 9
 2114 0042 09E0     		b	.L73
 2115              	.L69:
 735:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 2116              		.loc 1 735 30
 2117 0044 7B68     		ldr	r3, [r7, #4]
 2118 0046 0433     		adds	r3, r3, #4
 2119 0048 1B68     		ldr	r3, [r3]
 2120 004a 7A68     		ldr	r2, [r7, #4]
 2121 004c 0432     		adds	r2, r2, #4
 2122 004e 43F02003 		orr	r3, r3, #32
 2123 0052 1360     		str	r3, [r2]
 736:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     default:
 2124              		.loc 1 736 9
 2125 0054 00E0     		b	.L73
 2126              	.L74:
 2127              		.loc 1 738 9
 2128 0056 00BF     		nop
 2129              	.L73:
 739:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 740:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 2130              		.loc 1 740 1
 2131 0058 00BF     		nop
 2132 005a 0C37     		adds	r7, r7, #12
 2133              		.cfi_def_cfa_offset 4
 2134 005c BD46     		mov	sp, r7
 2135              		.cfi_def_cfa_register 13
 2136              		@ sp needed
 2137 005e 80BC     		pop	{r7}
 2138              		.cfi_restore 7
 2139              		.cfi_def_cfa_offset 0
 2140 0060 7047     		bx	lr
 2141              		.cfi_endproc
 2142              	.LFE153:
 2144              		.section	.text.spi_i2s_interrupt_disable,"ax",%progbits
 2145              		.align	1
 2146              		.global	spi_i2s_interrupt_disable
 2147              		.syntax unified
 2148              		.thumb
 2149              		.thumb_func
 2150              		.fpu softvfp
 2152              	spi_i2s_interrupt_disable:
 2153              	.LFB154:
 741:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 742:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 743:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      disable SPI and I2S interrupt 
 744:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 745:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  interrupt: SPI/I2S interrupt
 746:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 only one parameter can be selected which is shown as below:
 747:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_I2S_INT_TBE: transmit buffer empty interrupt
 748:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_I2S_INT_RBNE: receive buffer not empty interrupt
 749:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_I2S_INT_ERR: CRC error,configuration error,reception overrun error,
 750:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                                    transmission underrun error and format error interrupt
 751:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 752:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     none
 753:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 754:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** void spi_i2s_interrupt_disable(uint32_t spi_periph, uint8_t interrupt)
 755:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 2154              		.loc 1 755 1
 2155              		.cfi_startproc
 2156              		@ args = 0, pretend = 0, frame = 8
 2157              		@ frame_needed = 1, uses_anonymous_args = 0
 2158              		@ link register save eliminated.
 2159 0000 80B4     		push	{r7}
 2160              		.cfi_def_cfa_offset 4
 2161              		.cfi_offset 7, -4
 2162 0002 83B0     		sub	sp, sp, #12
 2163              		.cfi_def_cfa_offset 16
 2164 0004 00AF     		add	r7, sp, #0
 2165              		.cfi_def_cfa_register 7
 2166 0006 7860     		str	r0, [r7, #4]
 2167 0008 0B46     		mov	r3, r1
 2168 000a FB70     		strb	r3, [r7, #3]
 756:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     switch(interrupt){
 2169              		.loc 1 756 5
 2170 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2171 000e 022B     		cmp	r3, #2
 2172 0010 18D0     		beq	.L76
 2173 0012 022B     		cmp	r3, #2
 2174 0014 1FDC     		bgt	.L81
 2175 0016 002B     		cmp	r3, #0
 2176 0018 02D0     		beq	.L78
 2177 001a 012B     		cmp	r3, #1
 2178 001c 09D0     		beq	.L79
 757:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 758:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI_I2S_INT_TBE:
 759:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_TBEIE);
 760:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 761:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 762:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI_I2S_INT_RBNE:
 763:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_RBNEIE);
 764:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 765:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* SPI/I2S error */
 766:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI_I2S_INT_ERR:
 767:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_ERRIE);
 768:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 769:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     default :
 770:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 2179              		.loc 1 770 9
 2180 001e 1AE0     		b	.L81
 2181              	.L78:
 759:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 2182              		.loc 1 759 30
 2183 0020 7B68     		ldr	r3, [r7, #4]
 2184 0022 0433     		adds	r3, r3, #4
 2185 0024 1B68     		ldr	r3, [r3]
 2186 0026 7A68     		ldr	r2, [r7, #4]
 2187 0028 0432     		adds	r2, r2, #4
 2188 002a 23F08003 		bic	r3, r3, #128
 2189 002e 1360     		str	r3, [r2]
 760:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 2190              		.loc 1 760 9
 2191 0030 12E0     		b	.L80
 2192              	.L79:
 763:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 2193              		.loc 1 763 30
 2194 0032 7B68     		ldr	r3, [r7, #4]
 2195 0034 0433     		adds	r3, r3, #4
 2196 0036 1B68     		ldr	r3, [r3]
 2197 0038 7A68     		ldr	r2, [r7, #4]
 2198 003a 0432     		adds	r2, r2, #4
 2199 003c 23F04003 		bic	r3, r3, #64
 2200 0040 1360     		str	r3, [r2]
 764:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* SPI/I2S error */
 2201              		.loc 1 764 9
 2202 0042 09E0     		b	.L80
 2203              	.L76:
 767:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 2204              		.loc 1 767 30
 2205 0044 7B68     		ldr	r3, [r7, #4]
 2206 0046 0433     		adds	r3, r3, #4
 2207 0048 1B68     		ldr	r3, [r3]
 2208 004a 7A68     		ldr	r2, [r7, #4]
 2209 004c 0432     		adds	r2, r2, #4
 2210 004e 23F02003 		bic	r3, r3, #32
 2211 0052 1360     		str	r3, [r2]
 768:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     default :
 2212              		.loc 1 768 9
 2213 0054 00E0     		b	.L80
 2214              	.L81:
 2215              		.loc 1 770 9
 2216 0056 00BF     		nop
 2217              	.L80:
 771:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 772:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 2218              		.loc 1 772 1
 2219 0058 00BF     		nop
 2220 005a 0C37     		adds	r7, r7, #12
 2221              		.cfi_def_cfa_offset 4
 2222 005c BD46     		mov	sp, r7
 2223              		.cfi_def_cfa_register 13
 2224              		@ sp needed
 2225 005e 80BC     		pop	{r7}
 2226              		.cfi_restore 7
 2227              		.cfi_def_cfa_offset 0
 2228 0060 7047     		bx	lr
 2229              		.cfi_endproc
 2230              	.LFE154:
 2232              		.section	.text.spi_i2s_interrupt_flag_get,"ax",%progbits
 2233              		.align	1
 2234              		.global	spi_i2s_interrupt_flag_get
 2235              		.syntax unified
 2236              		.thumb
 2237              		.thumb_func
 2238              		.fpu softvfp
 2240              	spi_i2s_interrupt_flag_get:
 2241              	.LFB155:
 773:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 774:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 775:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      get SPI and I2S interrupt flag status
 776:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 777:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  interrupt: SPI/I2S interrupt flag status
 778:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 only one parameter can be selected which is shown as below:
 779:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_I2S_INT_FLAG_TBE: transmit buffer empty interrupt flag
 780:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_I2S_INT_FLAG_RBNE: receive buffer not empty interrupt flag
 781:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_I2S_INT_FLAG_RXORERR: overrun interrupt flag
 782:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_INT_FLAG_CONFERR: config error interrupt flag
 783:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_INT_FLAG_CRCERR: CRC error interrupt flag
 784:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_INT_FLAG_TXURERR: underrun error interrupt flag
 785:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_I2S_INT_FLAG_FERR: format error interrupt flag
 786:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 787:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     FlagStatus: SET or RESET
 788:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 789:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** FlagStatus spi_i2s_interrupt_flag_get(uint32_t spi_periph, uint8_t interrupt)
 790:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 2242              		.loc 1 790 1
 2243              		.cfi_startproc
 2244              		@ args = 0, pretend = 0, frame = 16
 2245              		@ frame_needed = 1, uses_anonymous_args = 0
 2246              		@ link register save eliminated.
 2247 0000 80B4     		push	{r7}
 2248              		.cfi_def_cfa_offset 4
 2249              		.cfi_offset 7, -4
 2250 0002 85B0     		sub	sp, sp, #20
 2251              		.cfi_def_cfa_offset 24
 2252 0004 00AF     		add	r7, sp, #0
 2253              		.cfi_def_cfa_register 7
 2254 0006 7860     		str	r0, [r7, #4]
 2255 0008 0B46     		mov	r3, r1
 2256 000a FB70     		strb	r3, [r7, #3]
 791:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     uint32_t reg1 = SPI_STAT(spi_periph);
 2257              		.loc 1 791 21
 2258 000c 7B68     		ldr	r3, [r7, #4]
 2259 000e 0833     		adds	r3, r3, #8
 2260              		.loc 1 791 14
 2261 0010 1B68     		ldr	r3, [r3]
 2262 0012 FB60     		str	r3, [r7, #12]
 792:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     uint32_t reg2 = SPI_CTL1(spi_periph);
 2263              		.loc 1 792 21
 2264 0014 7B68     		ldr	r3, [r7, #4]
 2265 0016 0433     		adds	r3, r3, #4
 2266              		.loc 1 792 14
 2267 0018 1B68     		ldr	r3, [r3]
 2268 001a BB60     		str	r3, [r7, #8]
 793:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 794:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     switch(interrupt){
 2269              		.loc 1 794 5
 2270 001c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2271 001e 062B     		cmp	r3, #6
 2272 0020 4FD8     		bhi	.L95
 2273 0022 01A2     		adr	r2, .L85
 2274 0024 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2275              		.p2align 2
 2276              	.L85:
 2277 0028 45000000 		.word	.L91+1
 2278 002c 57000000 		.word	.L90+1
 2279 0030 69000000 		.word	.L89+1
 2280 0034 7B000000 		.word	.L88+1
 2281 0038 8D000000 		.word	.L87+1
 2282 003c 9F000000 		.word	.L86+1
 2283 0040 B1000000 		.word	.L84+1
 2284              		.p2align 1
 2285              	.L91:
 795:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 796:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI_I2S_INT_FLAG_TBE:
 797:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         reg1 = reg1 & SPI_STAT_TBE;
 2286              		.loc 1 797 14
 2287 0044 FB68     		ldr	r3, [r7, #12]
 2288 0046 03F00203 		and	r3, r3, #2
 2289 004a FB60     		str	r3, [r7, #12]
 798:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         reg2 = reg2 & SPI_CTL1_TBEIE;
 2290              		.loc 1 798 14
 2291 004c BB68     		ldr	r3, [r7, #8]
 2292 004e 03F08003 		and	r3, r3, #128
 2293 0052 BB60     		str	r3, [r7, #8]
 799:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 2294              		.loc 1 799 9
 2295 0054 36E0     		b	.L92
 2296              	.L90:
 800:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 801:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI_I2S_INT_FLAG_RBNE:
 802:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         reg1 = reg1 & SPI_STAT_RBNE;
 2297              		.loc 1 802 14
 2298 0056 FB68     		ldr	r3, [r7, #12]
 2299 0058 03F00103 		and	r3, r3, #1
 2300 005c FB60     		str	r3, [r7, #12]
 803:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 2301              		.loc 1 803 14
 2302 005e BB68     		ldr	r3, [r7, #8]
 2303 0060 03F04003 		and	r3, r3, #64
 2304 0064 BB60     		str	r3, [r7, #8]
 804:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 2305              		.loc 1 804 9
 2306 0066 2DE0     		b	.L92
 2307              	.L89:
 805:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* SPI/I2S overrun interrupt */
 806:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI_I2S_INT_FLAG_RXORERR:
 807:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         reg1 = reg1 & SPI_STAT_RXORERR;
 2308              		.loc 1 807 14
 2309 0068 FB68     		ldr	r3, [r7, #12]
 2310 006a 03F04003 		and	r3, r3, #64
 2311 006e FB60     		str	r3, [r7, #12]
 808:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 2312              		.loc 1 808 14
 2313 0070 BB68     		ldr	r3, [r7, #8]
 2314 0072 03F02003 		and	r3, r3, #32
 2315 0076 BB60     		str	r3, [r7, #8]
 809:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 2316              		.loc 1 809 9
 2317 0078 24E0     		b	.L92
 2318              	.L88:
 810:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* SPI config error interrupt */
 811:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI_INT_FLAG_CONFERR:
 812:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         reg1 = reg1 & SPI_STAT_CONFERR;
 2319              		.loc 1 812 14
 2320 007a FB68     		ldr	r3, [r7, #12]
 2321 007c 03F02003 		and	r3, r3, #32
 2322 0080 FB60     		str	r3, [r7, #12]
 813:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 2323              		.loc 1 813 14
 2324 0082 BB68     		ldr	r3, [r7, #8]
 2325 0084 03F02003 		and	r3, r3, #32
 2326 0088 BB60     		str	r3, [r7, #8]
 814:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 2327              		.loc 1 814 9
 2328 008a 1BE0     		b	.L92
 2329              	.L87:
 815:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* SPI CRC error interrupt */
 816:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI_INT_FLAG_CRCERR:
 817:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         reg1 = reg1 & SPI_STAT_CRCERR;
 2330              		.loc 1 817 14
 2331 008c FB68     		ldr	r3, [r7, #12]
 2332 008e 03F01003 		and	r3, r3, #16
 2333 0092 FB60     		str	r3, [r7, #12]
 818:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 2334              		.loc 1 818 14
 2335 0094 BB68     		ldr	r3, [r7, #8]
 2336 0096 03F02003 		and	r3, r3, #32
 2337 009a BB60     		str	r3, [r7, #8]
 819:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 2338              		.loc 1 819 9
 2339 009c 12E0     		b	.L92
 2340              	.L86:
 820:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* I2S underrun error interrupt */
 821:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case I2S_INT_FLAG_TXURERR:
 822:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         reg1 = reg1 & SPI_STAT_TXURERR;
 2341              		.loc 1 822 14
 2342 009e FB68     		ldr	r3, [r7, #12]
 2343 00a0 03F00803 		and	r3, r3, #8
 2344 00a4 FB60     		str	r3, [r7, #12]
 823:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 2345              		.loc 1 823 14
 2346 00a6 BB68     		ldr	r3, [r7, #8]
 2347 00a8 03F02003 		and	r3, r3, #32
 2348 00ac BB60     		str	r3, [r7, #8]
 824:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 2349              		.loc 1 824 9
 2350 00ae 09E0     		b	.L92
 2351              	.L84:
 825:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /* SPI/I2S format error interrupt */
 826:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     case SPI_I2S_INT_FLAG_FERR:
 827:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         reg1 = reg1 & SPI_STAT_FERR;
 2352              		.loc 1 827 14
 2353 00b0 FB68     		ldr	r3, [r7, #12]
 2354 00b2 03F48073 		and	r3, r3, #256
 2355 00b6 FB60     		str	r3, [r7, #12]
 828:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 2356              		.loc 1 828 14
 2357 00b8 BB68     		ldr	r3, [r7, #8]
 2358 00ba 03F02003 		and	r3, r3, #32
 2359 00be BB60     		str	r3, [r7, #8]
 829:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 2360              		.loc 1 829 9
 2361 00c0 00E0     		b	.L92
 2362              	.L95:
 830:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     default :
 831:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         break;
 2363              		.loc 1 831 9
 2364 00c2 00BF     		nop
 2365              	.L92:
 832:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 833:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     /*get SPI/I2S interrupt flag status */
 834:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     if(reg1 && reg2){
 2366              		.loc 1 834 7
 2367 00c4 FB68     		ldr	r3, [r7, #12]
 2368 00c6 002B     		cmp	r3, #0
 2369 00c8 04D0     		beq	.L93
 2370              		.loc 1 834 13 discriminator 1
 2371 00ca BB68     		ldr	r3, [r7, #8]
 2372 00cc 002B     		cmp	r3, #0
 2373 00ce 01D0     		beq	.L93
 835:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         return SET;
 2374              		.loc 1 835 16
 2375 00d0 0123     		movs	r3, #1
 2376 00d2 00E0     		b	.L94
 2377              	.L93:
 836:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }else{
 837:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         return RESET;
 2378              		.loc 1 837 16
 2379 00d4 0023     		movs	r3, #0
 2380              	.L94:
 838:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 839:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 2381              		.loc 1 839 1
 2382 00d6 1846     		mov	r0, r3
 2383 00d8 1437     		adds	r7, r7, #20
 2384              		.cfi_def_cfa_offset 4
 2385 00da BD46     		mov	sp, r7
 2386              		.cfi_def_cfa_register 13
 2387              		@ sp needed
 2388 00dc 80BC     		pop	{r7}
 2389              		.cfi_restore 7
 2390              		.cfi_def_cfa_offset 0
 2391 00de 7047     		bx	lr
 2392              		.cfi_endproc
 2393              	.LFE155:
 2395              		.section	.text.spi_i2s_flag_get,"ax",%progbits
 2396              		.align	1
 2397              		.global	spi_i2s_flag_get
 2398              		.syntax unified
 2399              		.thumb
 2400              		.thumb_func
 2401              		.fpu softvfp
 2403              	spi_i2s_flag_get:
 2404              	.LFB156:
 840:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** 
 841:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** /*!
 842:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \brief      get SPI and I2S flag status
 843:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 844:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[in]  flag: SPI/I2S flag status
 845:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****                 only one parameter can be selected which is shown as below:
 846:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_FLAG_TBE: transmit buffer empty flag
 847:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_FLAG_RBNE: receive buffer not empty flag
 848:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_FLAG_TRANS: transmit on-going flag
 849:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_FLAG_RXORERR: receive overrun error flag
 850:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_FLAG_CONFERR: mode config error flag
 851:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_FLAG_CRCERR: CRC error flag
 852:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        SPI_FLAG_FERR: format error flag
 853:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_FLAG_TBE: transmit buffer empty flag
 854:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_FLAG_RBNE: receive buffer not empty flag
 855:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_FLAG_TRANS: transmit on-going flag
 856:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_FLAG_RXORERR: overrun error flag
 857:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_FLAG_TXURERR: underrun error flag
 858:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_FLAG_CH: channel side flag
 859:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****       \arg        I2S_FLAG_FERR: format error flag
 860:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \param[out] none
 861:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     \retval     FlagStatus: SET or RESET
 862:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** */
 863:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** FlagStatus spi_i2s_flag_get(uint32_t spi_periph, uint32_t flag)
 864:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** {
 2405              		.loc 1 864 1
 2406              		.cfi_startproc
 2407              		@ args = 0, pretend = 0, frame = 8
 2408              		@ frame_needed = 1, uses_anonymous_args = 0
 2409              		@ link register save eliminated.
 2410 0000 80B4     		push	{r7}
 2411              		.cfi_def_cfa_offset 4
 2412              		.cfi_offset 7, -4
 2413 0002 83B0     		sub	sp, sp, #12
 2414              		.cfi_def_cfa_offset 16
 2415 0004 00AF     		add	r7, sp, #0
 2416              		.cfi_def_cfa_register 7
 2417 0006 7860     		str	r0, [r7, #4]
 2418 0008 3960     		str	r1, [r7]
 865:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     if(SPI_STAT(spi_periph) & flag){
 2419              		.loc 1 865 8
 2420 000a 7B68     		ldr	r3, [r7, #4]
 2421 000c 0833     		adds	r3, r3, #8
 2422 000e 1A68     		ldr	r2, [r3]
 2423              		.loc 1 865 29
 2424 0010 3B68     		ldr	r3, [r7]
 2425 0012 1340     		ands	r3, r3, r2
 2426              		.loc 1 865 7
 2427 0014 002B     		cmp	r3, #0
 2428 0016 01D0     		beq	.L97
 866:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         return SET;
 2429              		.loc 1 866 16
 2430 0018 0123     		movs	r3, #1
 2431 001a 00E0     		b	.L98
 2432              	.L97:
 867:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }else{
 868:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****         return RESET;
 2433              		.loc 1 868 16
 2434 001c 0023     		movs	r3, #0
 2435              	.L98:
 869:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c ****     }
 870:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_spi.c **** }
 2436              		.loc 1 870 1
 2437 001e 1846     		mov	r0, r3
 2438 0020 0C37     		adds	r7, r7, #12
 2439              		.cfi_def_cfa_offset 4
 2440 0022 BD46     		mov	sp, r7
 2441              		.cfi_def_cfa_register 13
 2442              		@ sp needed
 2443 0024 80BC     		pop	{r7}
 2444              		.cfi_restore 7
 2445              		.cfi_def_cfa_offset 0
 2446 0026 7047     		bx	lr
 2447              		.cfi_endproc
 2448              	.LFE156:
 2450              		.text
 2451              	.Letext0:
 2452              		.file 2 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 2453              		.file 3 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 2454              		.file 4 "../Firmware/CMSIS/core_cm4.h"
 2455              		.file 5 "../Firmware/CMSIS/GD/GD32F30x/Include/system_gd32f30x.h"
 2456              		.file 6 "../Firmware/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 2457              		.file 7 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
 2458              		.file 8 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_spi.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_spi.c
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:16     .text.spi_i2s_deinit:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:24     .text.spi_i2s_deinit:00000000 spi_i2s_deinit
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:101    .text.spi_i2s_deinit:0000006c $d
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:108    .text.spi_struct_para_init:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:115    .text.spi_struct_para_init:00000000 spi_struct_para_init
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:173    .text.spi_init:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:180    .text.spi_init:00000000 spi_init
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:285    .text.spi_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:292    .text.spi_enable:00000000 spi_enable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:328    .text.spi_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:335    .text.spi_disable:00000000 spi_disable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:371    .text.i2s_init:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:378    .text.i2s_init:00000000 i2s_init
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:451    .text.i2s_psc_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:458    .text.i2s_psc_config:00000000 i2s_psc_config
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:640    .text.i2s_psc_config:00000104 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:645    .text.i2s_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:652    .text.i2s_enable:00000000 i2s_enable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:690    .text.i2s_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:697    .text.i2s_disable:00000000 i2s_disable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:735    .text.spi_nss_output_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:742    .text.spi_nss_output_enable:00000000 spi_nss_output_enable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:780    .text.spi_nss_output_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:787    .text.spi_nss_output_disable:00000000 spi_nss_output_disable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:825    .text.spi_nss_internal_high:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:832    .text.spi_nss_internal_high:00000000 spi_nss_internal_high
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:868    .text.spi_nss_internal_low:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:875    .text.spi_nss_internal_low:00000000 spi_nss_internal_low
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:911    .text.spi_dma_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:918    .text.spi_dma_enable:00000000 spi_dma_enable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:974    .text.spi_dma_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:981    .text.spi_dma_disable:00000000 spi_dma_disable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1037   .text.spi_i2s_data_frame_format_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1044   .text.spi_i2s_data_frame_format_config:00000000 spi_i2s_data_frame_format_config
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1091   .text.spi_i2s_data_transmit:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1098   .text.spi_i2s_data_transmit:00000000 spi_i2s_data_transmit
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1138   .text.spi_i2s_data_receive:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1145   .text.spi_i2s_data_receive:00000000 spi_i2s_data_receive
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1181   .text.spi_bidirectional_transfer_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1188   .text.spi_bidirectional_transfer_config:00000000 spi_bidirectional_transfer_config
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1239   .text.spi_i2s_format_error_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1246   .text.spi_i2s_format_error_clear:00000000 spi_i2s_format_error_clear
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1286   .text.spi_crc_polynomial_set:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1293   .text.spi_crc_polynomial_set:00000000 spi_crc_polynomial_set
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1333   .text.spi_crc_polynomial_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1340   .text.spi_crc_polynomial_get:00000000 spi_crc_polynomial_get
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1376   .text.spi_crc_on:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1383   .text.spi_crc_on:00000000 spi_crc_on
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1419   .text.spi_crc_off:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1426   .text.spi_crc_off:00000000 spi_crc_off
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1462   .text.spi_crc_next:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1469   .text.spi_crc_next:00000000 spi_crc_next
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1505   .text.spi_crc_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1512   .text.spi_crc_get:00000000 spi_crc_get
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1563   .text.spi_crc_error_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1570   .text.spi_crc_error_clear:00000000 spi_crc_error_clear
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1607   .text.spi_ti_mode_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1614   .text.spi_ti_mode_enable:00000000 spi_ti_mode_enable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1652   .text.spi_ti_mode_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1659   .text.spi_ti_mode_disable:00000000 spi_ti_mode_disable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1697   .text.spi_nssp_mode_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1704   .text.spi_nssp_mode_enable:00000000 spi_nssp_mode_enable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1742   .text.spi_nssp_mode_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1749   .text.spi_nssp_mode_disable:00000000 spi_nssp_mode_disable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1787   .text.spi_quad_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1794   .text.spi_quad_enable:00000000 spi_quad_enable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1832   .text.spi_quad_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1839   .text.spi_quad_disable:00000000 spi_quad_disable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1877   .text.spi_quad_write_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1884   .text.spi_quad_write_enable:00000000 spi_quad_write_enable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1922   .text.spi_quad_read_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1929   .text.spi_quad_read_enable:00000000 spi_quad_read_enable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1967   .text.spi_quad_io23_output_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:1974   .text.spi_quad_io23_output_enable:00000000 spi_quad_io23_output_enable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:2012   .text.spi_quad_io23_output_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:2019   .text.spi_quad_io23_output_disable:00000000 spi_quad_io23_output_disable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:2057   .text.spi_i2s_interrupt_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:2064   .text.spi_i2s_interrupt_enable:00000000 spi_i2s_interrupt_enable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:2145   .text.spi_i2s_interrupt_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:2152   .text.spi_i2s_interrupt_disable:00000000 spi_i2s_interrupt_disable
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:2233   .text.spi_i2s_interrupt_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:2240   .text.spi_i2s_interrupt_flag_get:00000000 spi_i2s_interrupt_flag_get
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:2277   .text.spi_i2s_interrupt_flag_get:00000028 $d
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:2284   .text.spi_i2s_interrupt_flag_get:00000044 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:2396   .text.spi_i2s_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccMvu1ny.s:2403   .text.spi_i2s_flag_get:00000000 spi_i2s_flag_get
                           .group:00000000 wm4.0.0b2cbd0a579afdcbc37120f4ceb86892
                           .group:00000000 wm4.gd32f30x.h.39.a203e36f89dbb1753b66e1e665732b11
                           .group:00000000 wm4.core_cm4.h.47.434d5634a5df7142236685d6945e71d7
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.43.bf657009d9c246d6ac6e7b120cdd899a
                           .group:00000000 wm4.core_cm4.h.196.6f0a9ac4bbc7fecc10f22e6a71f29e52
                           .group:00000000 wm4.system_gd32f30x.h.38.120525a84dcd3d76a4734e6bcde7b49c
                           .group:00000000 wm4.gd32f30x.h.294.5e6753de52124d3e3ab34f8aafd628cc
                           .group:00000000 wm4.gd32f30x_rcu.h.41.eb7011467c51e1274d4ea5dfbe3b7403
                           .group:00000000 wm4.gd32f30x_adc.h.36.124b47377c29d63ea85a6515ff99e7d0
                           .group:00000000 wm4.gd32f30x_can.h.36.85eb2b9bdffce148e9f2cf53e35a47f8
                           .group:00000000 wm4.gd32f30x_crc.h.36.3e50e7397bf79ecca0d280169ab2b7e1
                           .group:00000000 wm4.gd32f30x_ctc.h.36.42aeab0e42f8a7b6cc58608cdc08a712
                           .group:00000000 wm4.gd32f30x_dac.h.36.f867e713911fc6770d5f38223b88a122
                           .group:00000000 wm4.gd32f30x_dbg.h.36.4d3777753862ded915f1f9e71f4c290a
                           .group:00000000 wm4.gd32f30x_dma.h.36.00aa3536820feed4ebeab0c0060e7723
                           .group:00000000 wm4.gd32f30x_exti.h.36.64affc4e75ae7f53393e90b0bfc38f38
                           .group:00000000 wm4.gd32f30x_fmc.h.37.17b3f65aacec1755989aca30031b6a7c
                           .group:00000000 wm4.gd32f30x_fwdgt.h.36.1e7c1bfe259ede52150f5b1c58591a95
                           .group:00000000 wm4.gd32f30x_gpio.h.36.faffc48a681d1163918cf519d3cc7454
                           .group:00000000 wm4.gd32f30x_i2c.h.36.5765e4fd7e67145781f52c3602fdf526
                           .group:00000000 wm4.gd32f30x_pmu.h.37.9dd0def5d1159a6e20d49fadc0da3d91
                           .group:00000000 wm4.gd32f30x_bkp.h.36.74dcfa31c344ae6ddc6f3a850e1b1f1c
                           .group:00000000 wm4.gd32f30x_rtc.h.37.6e2dc4b1c1143d8443b19d8b8578e187
                           .group:00000000 wm4.gd32f30x_sdio.h.36.6dde0ac1ffebc8ac87750ca48ebf5355
                           .group:00000000 wm4.gd32f30x_timer.h.36.aa3a076608594e31d0be360d6248cd0c
                           .group:00000000 wm4.gd32f30x_usart.h.36.c16033d6419d9317c5e1d5c9a4db894a
                           .group:00000000 wm4.gd32f30x_wwdgt.h.37.074fc90df4806e0bcba242ad61cb154f
                           .group:00000000 wm4.gd32f30x_misc.h.36.ca5ec56efc9d42fdcdbc33fa419c4320
                           .group:00000000 wm4.gd32f30x_enet.h.36.7f39b2eaaae239e349e809a8bdf838ed
                           .group:00000000 wm4.gd32f30x_exmc.h.36.6a5eb51a45aba96edb0f318836bccfc7
                           .group:00000000 wm4.gd32f30x_spi.h.41.6c341f5eef24ec20413a9f7cc5ef80cb

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_clock_freq_get
