
../repos/sgerbino-table-2fdd8d0/bin/table_callback_test:     file format elf32-littlearm


Disassembly of section .init:

00011e98 <.init>:
   11e98:	push	{r3, lr}
   11e9c:	bl	11f90 <_start@@Base+0x3c>
   11ea0:	pop	{r3, pc}

Disassembly of section .plt:

00011ea4 <strcmp@plt-0x14>:
   11ea4:	push	{lr}		; (str lr, [sp, #-4]!)
   11ea8:	ldr	lr, [pc, #4]	; 11eb4 <strcmp@plt-0x4>
   11eac:	add	lr, pc, lr
   11eb0:	ldr	pc, [lr, #8]!
   11eb4:	andeq	r3, r1, ip, asr #2

00011eb8 <strcmp@plt>:
   11eb8:	add	ip, pc, #0, 12
   11ebc:	add	ip, ip, #77824	; 0x13000
   11ec0:	ldr	pc, [ip, #332]!	; 0x14c

00011ec4 <printf@plt>:
   11ec4:	add	ip, pc, #0, 12
   11ec8:	add	ip, ip, #77824	; 0x13000
   11ecc:	ldr	pc, [ip, #324]!	; 0x144

00011ed0 <free@plt>:
   11ed0:	add	ip, pc, #0, 12
   11ed4:	add	ip, ip, #77824	; 0x13000
   11ed8:	ldr	pc, [ip, #316]!	; 0x13c

00011edc <realloc@plt>:
   11edc:	add	ip, pc, #0, 12
   11ee0:	add	ip, ip, #77824	; 0x13000
   11ee4:	ldr	pc, [ip, #308]!	; 0x134

00011ee8 <strcpy@plt>:
   11ee8:	add	ip, pc, #0, 12
   11eec:	add	ip, ip, #77824	; 0x13000
   11ef0:	ldr	pc, [ip, #300]!	; 0x12c

00011ef4 <puts@plt>:
   11ef4:	add	ip, pc, #0, 12
   11ef8:	add	ip, ip, #77824	; 0x13000
   11efc:	ldr	pc, [ip, #292]!	; 0x124

00011f00 <malloc@plt>:
   11f00:	add	ip, pc, #0, 12
   11f04:	add	ip, ip, #77824	; 0x13000
   11f08:	ldr	pc, [ip, #284]!	; 0x11c

00011f0c <__libc_start_main@plt>:
   11f0c:	add	ip, pc, #0, 12
   11f10:	add	ip, ip, #77824	; 0x13000
   11f14:	ldr	pc, [ip, #276]!	; 0x114

00011f18 <__gmon_start__@plt>:
   11f18:	add	ip, pc, #0, 12
   11f1c:	add	ip, ip, #77824	; 0x13000
   11f20:	ldr	pc, [ip, #268]!	; 0x10c

00011f24 <strlen@plt>:
   11f24:	add	ip, pc, #0, 12
   11f28:	add	ip, ip, #77824	; 0x13000
   11f2c:	ldr	pc, [ip, #260]!	; 0x104

00011f30 <snprintf@plt>:
   11f30:	add	ip, pc, #0, 12
   11f34:	add	ip, ip, #77824	; 0x13000
   11f38:	ldr	pc, [ip, #252]!	; 0xfc

00011f3c <__isoc99_sscanf@plt>:
   11f3c:	add	ip, pc, #0, 12
   11f40:	add	ip, ip, #77824	; 0x13000
   11f44:	ldr	pc, [ip, #244]!	; 0xf4

00011f48 <abort@plt>:
   11f48:	add	ip, pc, #0, 12
   11f4c:	add	ip, ip, #77824	; 0x13000
   11f50:	ldr	pc, [ip, #236]!	; 0xec

Disassembly of section .text:

00011f54 <_start@@Base>:
   11f54:	mov	fp, #0
   11f58:	mov	lr, #0
   11f5c:	pop	{r1}		; (ldr r1, [sp], #4)
   11f60:	mov	r2, sp
   11f64:	push	{r2}		; (str r2, [sp, #-4]!)
   11f68:	push	{r0}		; (str r0, [sp, #-4]!)
   11f6c:	ldr	ip, [pc, #16]	; 11f84 <_start@@Base+0x30>
   11f70:	push	{ip}		; (str ip, [sp, #-4]!)
   11f74:	ldr	r0, [pc, #12]	; 11f88 <_start@@Base+0x34>
   11f78:	ldr	r3, [pc, #12]	; 11f8c <_start@@Base+0x38>
   11f7c:	bl	11f0c <__libc_start_main@plt>
   11f80:	bl	11f48 <abort@plt>
   11f84:			; <UNDEFINED> instruction: 0x00014bb8
   11f88:	andeq	r2, r1, r4, asr #32
   11f8c:	andeq	r4, r1, r8, asr fp
   11f90:	ldr	r3, [pc, #20]	; 11fac <_start@@Base+0x58>
   11f94:	ldr	r2, [pc, #20]	; 11fb0 <_start@@Base+0x5c>
   11f98:	add	r3, pc, r3
   11f9c:	ldr	r2, [r3, r2]
   11fa0:	cmp	r2, #0
   11fa4:	bxeq	lr
   11fa8:	b	11f18 <__gmon_start__@plt>
   11fac:	andeq	r3, r1, r0, rrx
   11fb0:	andeq	r0, r0, r0, asr #32
   11fb4:	ldr	r0, [pc, #24]	; 11fd4 <_start@@Base+0x80>
   11fb8:	ldr	r3, [pc, #24]	; 11fd8 <_start@@Base+0x84>
   11fbc:	cmp	r3, r0
   11fc0:	bxeq	lr
   11fc4:	ldr	r3, [pc, #16]	; 11fdc <_start@@Base+0x88>
   11fc8:	cmp	r3, #0
   11fcc:	bxeq	lr
   11fd0:	bx	r3
   11fd4:	andeq	r5, r2, ip, asr #32
   11fd8:	andeq	r5, r2, ip, asr #32
   11fdc:	andeq	r0, r0, r0
   11fe0:	ldr	r0, [pc, #36]	; 1200c <_start@@Base+0xb8>
   11fe4:	ldr	r1, [pc, #36]	; 12010 <_start@@Base+0xbc>
   11fe8:	sub	r1, r1, r0
   11fec:	asr	r1, r1, #2
   11ff0:	add	r1, r1, r1, lsr #31
   11ff4:	asrs	r1, r1, #1
   11ff8:	bxeq	lr
   11ffc:	ldr	r3, [pc, #16]	; 12014 <_start@@Base+0xc0>
   12000:	cmp	r3, #0
   12004:	bxeq	lr
   12008:	bx	r3
   1200c:	andeq	r5, r2, ip, asr #32
   12010:	andeq	r5, r2, ip, asr #32
   12014:	andeq	r0, r0, r0
   12018:	push	{r4, lr}
   1201c:	ldr	r4, [pc, #24]	; 1203c <_start@@Base+0xe8>
   12020:	ldrb	r3, [r4]
   12024:	cmp	r3, #0
   12028:	popne	{r4, pc}
   1202c:	bl	11fb4 <_start@@Base+0x60>
   12030:	mov	r3, #1
   12034:	strb	r3, [r4]
   12038:	pop	{r4, pc}
   1203c:	andeq	r5, r2, ip, asr #32
   12040:	b	11fe0 <_start@@Base+0x8c>

00012044 <main@@Base>:
   12044:	push	{r4, r5, r6, sl, fp, lr}
   12048:	add	fp, sp, #16
   1204c:	sub	sp, sp, #64	; 0x40
   12050:	add	r5, sp, #8
   12054:	mov	r4, #0
   12058:	mov	r0, r5
   1205c:	str	r4, [sp, #4]
   12060:	bl	121ec <table_init@@Base>
   12064:	movw	r1, #8584	; 0x2188
   12068:	add	r2, sp, #4
   1206c:	mov	r0, r5
   12070:	mvn	r3, #0
   12074:	movt	r1, #1
   12078:	bl	12878 <table_register_callback@@Base>
   1207c:	mov	r0, r5
   12080:	bl	1387c <table_add_row@@Base>
   12084:	mov	r5, r0
   12088:	ldrb	r0, [sp, #4]
   1208c:	tst	r0, #2
   12090:	bne	120a4 <main@@Base+0x60>
   12094:	movw	r0, #19600	; 0x4c90
   12098:	movt	r0, #1
   1209c:	bl	11ef4 <puts@plt>
   120a0:	mvn	r4, #0
   120a4:	movw	r1, #19412	; 0x4bd4
   120a8:	add	r0, sp, #8
   120ac:	mov	r2, #0
   120b0:	movt	r1, #1
   120b4:	bl	12c54 <table_add_column@@Base>
   120b8:	mov	r6, r0
   120bc:	ldrb	r0, [sp, #4]
   120c0:	tst	r0, #8
   120c4:	bne	120d8 <main@@Base+0x94>
   120c8:	movw	r0, #19648	; 0x4cc0
   120cc:	movt	r0, #1
   120d0:	bl	11ef4 <puts@plt>
   120d4:	mvn	r4, #0
   120d8:	add	r0, sp, #8
   120dc:	mov	r1, r5
   120e0:	mov	r2, r6
   120e4:	mov	r3, #42	; 0x2a
   120e8:	bl	13d78 <table_set_int@@Base>
   120ec:	ldrb	r0, [sp, #4]
   120f0:	tst	r0, #1
   120f4:	bne	12108 <main@@Base+0xc4>
   120f8:	movw	r0, #19415	; 0x4bd7
   120fc:	movt	r0, #1
   12100:	bl	11ec4 <printf@plt>
   12104:	mvn	r4, #0
   12108:	add	r0, sp, #8
   1210c:	mov	r1, r5
   12110:	bl	1392c <table_remove_row@@Base>
   12114:	ldrb	r0, [sp, #4]
   12118:	tst	r0, #4
   1211c:	bne	12130 <main@@Base+0xec>
   12120:	movw	r0, #19459	; 0x4c03
   12124:	movt	r0, #1
   12128:	bl	11ec4 <printf@plt>
   1212c:	mvn	r4, #0
   12130:	add	r0, sp, #8
   12134:	mov	r1, r6
   12138:	bl	12d6c <table_remove_column@@Base>
   1213c:	ldrb	r0, [sp, #4]
   12140:	tst	r0, #16
   12144:	bne	12158 <main@@Base+0x114>
   12148:	movw	r0, #19501	; 0x4c2d
   1214c:	movt	r0, #1
   12150:	bl	11ec4 <printf@plt>
   12154:	mvn	r4, #0
   12158:	add	r0, sp, #8
   1215c:	bl	12248 <table_destroy@@Base>
   12160:	ldrb	r0, [sp, #4]
   12164:	tst	r0, #64	; 0x40
   12168:	bne	1217c <main@@Base+0x138>
   1216c:	movw	r0, #19546	; 0x4c5a
   12170:	movt	r0, #1
   12174:	bl	11ec4 <printf@plt>
   12178:	mvn	r4, #0
   1217c:	mov	r0, r4
   12180:	sub	sp, fp, #16
   12184:	pop	{r4, r5, r6, sl, fp, pc}
   12188:	ldr	r0, [sp]
   1218c:	ldr	r1, [r0]
   12190:	orr	r1, r1, r3
   12194:	str	r1, [r0]
   12198:	bx	lr

0001219c <table_new@@Base>:
   1219c:	push	{fp, lr}
   121a0:	mov	fp, sp
   121a4:	mov	r0, #56	; 0x38
   121a8:	bl	11f00 <malloc@plt>
   121ac:	mov	r1, #0
   121b0:	mov	r2, #10
   121b4:	mov	r3, #20
   121b8:	vmov.i32	q8, #0	; 0x00000000
   121bc:	str	r1, [r0]
   121c0:	stmib	r0, {r1, r2}
   121c4:	str	r1, [r0, #12]
   121c8:	str	r1, [r0, #16]
   121cc:	str	r1, [r0, #20]
   121d0:	str	r3, [r0, #24]
   121d4:	str	r1, [r0, #28]
   121d8:	str	r2, [r0, #48]	; 0x30
   121dc:	str	r1, [r0, #52]	; 0x34
   121e0:	add	r1, r0, #32
   121e4:	vst1.32	{d16-d17}, [r1]
   121e8:	pop	{fp, pc}

000121ec <table_init@@Base>:
   121ec:	mov	r1, #0
   121f0:	mov	r2, #10
   121f4:	mov	r3, #20
   121f8:	vmov.i32	q8, #0	; 0x00000000
   121fc:	str	r1, [r0]
   12200:	stmib	r0, {r1, r2}
   12204:	str	r1, [r0, #12]
   12208:	str	r1, [r0, #16]
   1220c:	str	r1, [r0, #20]
   12210:	str	r3, [r0, #24]
   12214:	str	r1, [r0, #28]
   12218:	str	r2, [r0, #48]	; 0x30
   1221c:	str	r1, [r0, #52]	; 0x34
   12220:	add	r0, r0, #32
   12224:	vst1.32	{d16-d17}, [r0]
   12228:	bx	lr

0001222c <table_delete@@Base>:
   1222c:	push	{r4, sl, fp, lr}
   12230:	add	fp, sp, #8
   12234:	mov	r4, r0
   12238:	bl	12248 <table_destroy@@Base>
   1223c:	mov	r0, r4
   12240:	pop	{r4, sl, fp, lr}
   12244:	b	11ed0 <free@plt>

00012248 <table_destroy@@Base>:
   12248:	cmp	r0, #0
   1224c:	bxeq	lr
   12250:	push	{r4, r5, r6, sl, fp, lr}
   12254:	add	fp, sp, #16
   12258:	mvn	r1, #0
   1225c:	mvn	r2, #0
   12260:	mov	r3, #64	; 0x40
   12264:	mov	r4, r0
   12268:	bl	12ad8 <table_notify@@Base>
   1226c:	mov	r0, r4
   12270:	bl	13874 <table_get_row_length@@Base>
   12274:	cmp	r0, #1
   12278:	blt	1229c <table_destroy@@Base+0x54>
   1227c:	mov	r5, r0
   12280:	mov	r6, #0
   12284:	mov	r0, r4
   12288:	mov	r1, r6
   1228c:	bl	1381c <table_row_destroy@@Base>
   12290:	add	r6, r6, #1
   12294:	cmp	r5, r6
   12298:	bne	12284 <table_destroy@@Base+0x3c>
   1229c:	ldr	r0, [r4, #16]
   122a0:	cmp	r0, #0
   122a4:	beq	122ac <table_destroy@@Base+0x64>
   122a8:	bl	11ed0 <free@plt>
   122ac:	mov	r0, r4
   122b0:	bl	12bcc <table_get_column_length@@Base>
   122b4:	cmp	r0, #1
   122b8:	blt	122dc <table_destroy@@Base+0x94>
   122bc:	mov	r5, r0
   122c0:	mov	r6, #0
   122c4:	mov	r0, r4
   122c8:	mov	r1, r6
   122cc:	bl	12bb4 <table_column_destroy@@Base>
   122d0:	add	r6, r6, #1
   122d4:	cmp	r5, r6
   122d8:	bne	122c4 <table_destroy@@Base+0x7c>
   122dc:	ldr	r0, [r4]
   122e0:	cmp	r0, #0
   122e4:	beq	122ec <table_destroy@@Base+0xa4>
   122e8:	bl	11ed0 <free@plt>
   122ec:	ldr	r0, [r4, #36]	; 0x24
   122f0:	cmp	r0, #0
   122f4:	beq	122fc <table_destroy@@Base+0xb4>
   122f8:	bl	11ed0 <free@plt>
   122fc:	ldr	r0, [r4, #40]	; 0x28
   12300:	cmp	r0, #0
   12304:	beq	1230c <table_destroy@@Base+0xc4>
   12308:	bl	11ed0 <free@plt>
   1230c:	ldr	r0, [r4, #44]	; 0x2c
   12310:	cmp	r0, #0
   12314:	pop	{r4, r5, r6, sl, fp, lr}
   12318:	beq	12320 <table_destroy@@Base+0xd8>
   1231c:	b	11ed0 <free@plt>
   12320:	bx	lr

00012324 <table_dupe@@Base>:
   12324:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12328:	add	fp, sp, #28
   1232c:	sub	sp, sp, #12
   12330:	mov	r4, r0
   12334:	bl	13874 <table_get_row_length@@Base>
   12338:	mov	r8, r0
   1233c:	mov	r0, r4
   12340:	bl	12bcc <table_get_column_length@@Base>
   12344:	mov	r6, r0
   12348:	mov	r0, #56	; 0x38
   1234c:	bl	11f00 <malloc@plt>
   12350:	mov	sl, r0
   12354:	mov	r5, #0
   12358:	mov	r0, #10
   1235c:	mov	r1, #20
   12360:	cmp	r6, #1
   12364:	vmov.i32	q8, #0	; 0x00000000
   12368:	str	r5, [sl]
   1236c:	str	r5, [sl, #4]
   12370:	str	r0, [sl, #8]
   12374:	str	r5, [sl, #12]
   12378:	str	r5, [sl, #16]
   1237c:	str	r5, [sl, #20]
   12380:	str	r1, [sl, #24]
   12384:	str	r5, [sl, #28]
   12388:	str	r0, [sl, #48]	; 0x30
   1238c:	add	r0, sl, #32
   12390:	str	r5, [sl, #52]	; 0x34
   12394:	vst1.32	{d16-d17}, [r0]
   12398:	blt	123d4 <table_dupe@@Base+0xb0>
   1239c:	mov	r0, r4
   123a0:	mov	r1, r5
   123a4:	bl	12c30 <table_get_column_name@@Base>
   123a8:	mov	r7, r0
   123ac:	mov	r0, r4
   123b0:	mov	r1, r5
   123b4:	bl	12c40 <table_get_column_data_type@@Base>
   123b8:	mov	r2, r0
   123bc:	mov	r0, sl
   123c0:	mov	r1, r7
   123c4:	bl	12c54 <table_add_column@@Base>
   123c8:	add	r5, r5, #1
   123cc:	cmp	r6, r5
   123d0:	bne	1239c <table_dupe@@Base+0x78>
   123d4:	cmp	r8, #1
   123d8:	blt	12840 <table_dupe@@Base+0x51c>
   123dc:	mov	r5, #0
   123e0:	add	r9, sp, #8
   123e4:	mov	r0, sl
   123e8:	bl	1387c <table_add_row@@Base>
   123ec:	cmp	r6, #1
   123f0:	blt	12834 <table_dupe@@Base+0x510>
   123f4:	mov	r7, #0
   123f8:	mov	r0, r4
   123fc:	mov	r1, r7
   12400:	bl	12c40 <table_get_column_data_type@@Base>
   12404:	cmp	r0, #23
   12408:	bhi	12828 <table_dupe@@Base+0x504>
   1240c:	add	r1, pc, #0
   12410:	ldr	pc, [r1, r0, lsl #2]
   12414:	andeq	r2, r1, r4, ror r4
   12418:	muleq	r1, ip, r4
   1241c:	andeq	r2, r1, r4, asr #9
   12420:	andeq	r2, r1, ip, ror #9
   12424:	andeq	r2, r1, r4, lsl r5
   12428:	andeq	r2, r1, ip, lsr r5
   1242c:	andeq	r2, r1, r4, ror #10
   12430:	andeq	r2, r1, ip, lsl #11
   12434:			; <UNDEFINED> instruction: 0x000125b4
   12438:	ldrdeq	r2, [r1], -ip
   1243c:	andeq	r2, r1, r4, lsl #12
   12440:	andeq	r2, r1, ip, lsr #12
   12444:	andeq	r2, r1, r4, asr r6
   12448:	andeq	r2, r1, ip, ror r6
   1244c:	andeq	r2, r1, r4, lsr #13
   12450:	andeq	r2, r1, ip, asr #13
   12454:	strdeq	r2, [r1], -r4
   12458:	andeq	r2, r1, r8, lsl r7
   1245c:	andeq	r2, r1, ip, lsr r7
   12460:	andeq	r2, r1, r0, ror #14
   12464:	andeq	r2, r1, r8, lsl #15
   12468:			; <UNDEFINED> instruction: 0x000127b0
   1246c:	ldrdeq	r2, [r1], -r8
   12470:	andeq	r2, r1, r0, lsl #16
   12474:	mov	r0, r4
   12478:	mov	r1, r5
   1247c:	mov	r2, r7
   12480:	bl	135cc <table_get_int@@Base>
   12484:	mov	r3, r0
   12488:	mov	r0, sl
   1248c:	mov	r1, r5
   12490:	mov	r2, r7
   12494:	bl	13d78 <table_set_int@@Base>
   12498:	b	12828 <table_dupe@@Base+0x504>
   1249c:	mov	r0, r4
   124a0:	mov	r1, r5
   124a4:	mov	r2, r7
   124a8:	bl	135e4 <table_get_uint@@Base>
   124ac:	mov	r3, r0
   124b0:	mov	r0, sl
   124b4:	mov	r1, r5
   124b8:	mov	r2, r7
   124bc:	bl	13da0 <table_set_uint@@Base>
   124c0:	b	12828 <table_dupe@@Base+0x504>
   124c4:	mov	r0, r4
   124c8:	mov	r1, r5
   124cc:	mov	r2, r7
   124d0:	bl	135fc <table_get_int8@@Base>
   124d4:	mov	r3, r0
   124d8:	mov	r0, sl
   124dc:	mov	r1, r5
   124e0:	mov	r2, r7
   124e4:	bl	13dc8 <table_set_int8@@Base>
   124e8:	b	12828 <table_dupe@@Base+0x504>
   124ec:	mov	r0, r4
   124f0:	mov	r1, r5
   124f4:	mov	r2, r7
   124f8:	bl	13614 <table_get_uint8@@Base>
   124fc:	mov	r3, r0
   12500:	mov	r0, sl
   12504:	mov	r1, r5
   12508:	mov	r2, r7
   1250c:	bl	13df0 <table_set_uint8@@Base>
   12510:	b	12828 <table_dupe@@Base+0x504>
   12514:	mov	r0, r4
   12518:	mov	r1, r5
   1251c:	mov	r2, r7
   12520:	bl	1362c <table_get_int16@@Base>
   12524:	mov	r3, r0
   12528:	mov	r0, sl
   1252c:	mov	r1, r5
   12530:	mov	r2, r7
   12534:	bl	13e18 <table_set_int16@@Base>
   12538:	b	12828 <table_dupe@@Base+0x504>
   1253c:	mov	r0, r4
   12540:	mov	r1, r5
   12544:	mov	r2, r7
   12548:	bl	13644 <table_get_uint16@@Base>
   1254c:	mov	r3, r0
   12550:	mov	r0, sl
   12554:	mov	r1, r5
   12558:	mov	r2, r7
   1255c:	bl	13e40 <table_set_uint16@@Base>
   12560:	b	12828 <table_dupe@@Base+0x504>
   12564:	mov	r0, r4
   12568:	mov	r1, r5
   1256c:	mov	r2, r7
   12570:	bl	1365c <table_get_int32@@Base>
   12574:	mov	r3, r0
   12578:	mov	r0, sl
   1257c:	mov	r1, r5
   12580:	mov	r2, r7
   12584:	bl	13e68 <table_set_int32@@Base>
   12588:	b	12828 <table_dupe@@Base+0x504>
   1258c:	mov	r0, r4
   12590:	mov	r1, r5
   12594:	mov	r2, r7
   12598:	bl	13674 <table_get_uint32@@Base>
   1259c:	mov	r3, r0
   125a0:	mov	r0, sl
   125a4:	mov	r1, r5
   125a8:	mov	r2, r7
   125ac:	bl	13e90 <table_set_uint32@@Base>
   125b0:	b	12828 <table_dupe@@Base+0x504>
   125b4:	mov	r0, r4
   125b8:	mov	r1, r5
   125bc:	mov	r2, r7
   125c0:	bl	1368c <table_get_int64@@Base>
   125c4:	stm	sp, {r0, r1}
   125c8:	mov	r0, sl
   125cc:	mov	r1, r5
   125d0:	mov	r2, r7
   125d4:	bl	13eb8 <table_set_int64@@Base>
   125d8:	b	12828 <table_dupe@@Base+0x504>
   125dc:	mov	r0, r4
   125e0:	mov	r1, r5
   125e4:	mov	r2, r7
   125e8:	bl	136a4 <table_get_uint64@@Base>
   125ec:	stm	sp, {r0, r1}
   125f0:	mov	r0, sl
   125f4:	mov	r1, r5
   125f8:	mov	r2, r7
   125fc:	bl	13eec <table_set_uint64@@Base>
   12600:	b	12828 <table_dupe@@Base+0x504>
   12604:	mov	r0, r4
   12608:	mov	r1, r5
   1260c:	mov	r2, r7
   12610:	bl	136bc <table_get_short@@Base>
   12614:	mov	r3, r0
   12618:	mov	r0, sl
   1261c:	mov	r1, r5
   12620:	mov	r2, r7
   12624:	bl	13f20 <table_set_short@@Base>
   12628:	b	12828 <table_dupe@@Base+0x504>
   1262c:	mov	r0, r4
   12630:	mov	r1, r5
   12634:	mov	r2, r7
   12638:	bl	136d4 <table_get_ushort@@Base>
   1263c:	mov	r3, r0
   12640:	mov	r0, sl
   12644:	mov	r1, r5
   12648:	mov	r2, r7
   1264c:	bl	13f48 <table_set_ushort@@Base>
   12650:	b	12828 <table_dupe@@Base+0x504>
   12654:	mov	r0, r4
   12658:	mov	r1, r5
   1265c:	mov	r2, r7
   12660:	bl	136ec <table_get_long@@Base>
   12664:	mov	r3, r0
   12668:	mov	r0, sl
   1266c:	mov	r1, r5
   12670:	mov	r2, r7
   12674:	bl	13f70 <table_set_long@@Base>
   12678:	b	12828 <table_dupe@@Base+0x504>
   1267c:	mov	r0, r4
   12680:	mov	r1, r5
   12684:	mov	r2, r7
   12688:	bl	13704 <table_get_ulong@@Base>
   1268c:	mov	r3, r0
   12690:	mov	r0, sl
   12694:	mov	r1, r5
   12698:	mov	r2, r7
   1269c:	bl	13f98 <table_set_ulong@@Base>
   126a0:	b	12828 <table_dupe@@Base+0x504>
   126a4:	mov	r0, r4
   126a8:	mov	r1, r5
   126ac:	mov	r2, r7
   126b0:	bl	1371c <table_get_llong@@Base>
   126b4:	stm	sp, {r0, r1}
   126b8:	mov	r0, sl
   126bc:	mov	r1, r5
   126c0:	mov	r2, r7
   126c4:	bl	13fc0 <table_set_llong@@Base>
   126c8:	b	12828 <table_dupe@@Base+0x504>
   126cc:	mov	r0, r4
   126d0:	mov	r1, r5
   126d4:	mov	r2, r7
   126d8:	bl	13734 <table_get_ullong@@Base>
   126dc:	stm	sp, {r0, r1}
   126e0:	mov	r0, sl
   126e4:	mov	r1, r5
   126e8:	mov	r2, r7
   126ec:	bl	13ff4 <table_set_ullong@@Base>
   126f0:	b	12828 <table_dupe@@Base+0x504>
   126f4:	mov	r0, r4
   126f8:	mov	r1, r5
   126fc:	mov	r2, r7
   12700:	bl	1374c <table_get_float@@Base>
   12704:	mov	r0, sl
   12708:	mov	r1, r5
   1270c:	mov	r2, r7
   12710:	bl	14028 <table_set_float@@Base>
   12714:	b	12828 <table_dupe@@Base+0x504>
   12718:	mov	r0, r4
   1271c:	mov	r1, r5
   12720:	mov	r2, r7
   12724:	bl	13764 <table_get_double@@Base>
   12728:	mov	r0, sl
   1272c:	mov	r1, r5
   12730:	mov	r2, r7
   12734:	bl	14050 <table_set_double@@Base>
   12738:	b	12828 <table_dupe@@Base+0x504>
   1273c:	mov	r0, r4
   12740:	mov	r1, r5
   12744:	mov	r2, r7
   12748:	bl	1377c <table_get_ldouble@@Base>
   1274c:	mov	r0, sl
   12750:	mov	r1, r5
   12754:	mov	r2, r7
   12758:	bl	14078 <table_set_ldouble@@Base>
   1275c:	b	12828 <table_dupe@@Base+0x504>
   12760:	mov	r0, r4
   12764:	mov	r1, r5
   12768:	mov	r2, r7
   1276c:	bl	13794 <table_get_char@@Base>
   12770:	mov	r3, r0
   12774:	mov	r0, sl
   12778:	mov	r1, r5
   1277c:	mov	r2, r7
   12780:	bl	140c0 <table_set_char@@Base>
   12784:	b	12828 <table_dupe@@Base+0x504>
   12788:	mov	r0, r4
   1278c:	mov	r1, r5
   12790:	mov	r2, r7
   12794:	bl	137ac <table_get_uchar@@Base>
   12798:	mov	r3, r0
   1279c:	mov	r0, sl
   127a0:	mov	r1, r5
   127a4:	mov	r2, r7
   127a8:	bl	140e8 <table_set_uchar@@Base>
   127ac:	b	12828 <table_dupe@@Base+0x504>
   127b0:	mov	r0, r4
   127b4:	mov	r1, r5
   127b8:	mov	r2, r7
   127bc:	bl	137c4 <table_get_string@@Base>
   127c0:	mov	r3, r0
   127c4:	mov	r0, sl
   127c8:	mov	r1, r5
   127cc:	mov	r2, r7
   127d0:	bl	140a0 <table_set_string@@Base>
   127d4:	b	12828 <table_dupe@@Base+0x504>
   127d8:	mov	r0, r4
   127dc:	mov	r1, r5
   127e0:	mov	r2, r7
   127e4:	bl	135b4 <table_get_bool@@Base>
   127e8:	mov	r3, r0
   127ec:	mov	r0, sl
   127f0:	mov	r1, r5
   127f4:	mov	r2, r7
   127f8:	bl	13d50 <table_set_bool@@Base>
   127fc:	b	12828 <table_dupe@@Base+0x504>
   12800:	mov	r0, r4
   12804:	mov	r1, r5
   12808:	mov	r2, r7
   1280c:	bl	137d8 <table_get_ptr@@Base>
   12810:	str	r0, [sp, #8]
   12814:	mov	r0, sl
   12818:	mov	r1, r5
   1281c:	mov	r2, r7
   12820:	mov	r3, r9
   12824:	bl	14110 <table_set_ptr@@Base>
   12828:	add	r7, r7, #1
   1282c:	cmp	r6, r7
   12830:	bne	123f8 <table_dupe@@Base+0xd4>
   12834:	add	r5, r5, #1
   12838:	cmp	r5, r8
   1283c:	bne	123e4 <table_dupe@@Base+0xc0>
   12840:	mov	r0, sl
   12844:	sub	sp, fp, #28
   12848:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

0001284c <table_get_major_version@@Base>:
   1284c:	mov	r0, #0
   12850:	bx	lr

00012854 <table_get_minor_version@@Base>:
   12854:	mov	r0, #0
   12858:	bx	lr

0001285c <table_get_patch_version@@Base>:
   1285c:	mov	r0, #0
   12860:	bx	lr

00012864 <table_get_version@@Base>:
   12864:	movw	r0, #19840	; 0x4d80
   12868:	movt	r0, #1
   1286c:	bx	lr

00012870 <table_get_callback_length@@Base>:
   12870:	ldr	r0, [r0, #32]
   12874:	bx	lr

00012878 <table_register_callback@@Base>:
   12878:	push	{r4, r5, r6, r7, fp, lr}
   1287c:	add	fp, sp, #16
   12880:	mov	r5, r0
   12884:	ldr	r0, [r0, #32]
   12888:	mov	r4, r3
   1288c:	mov	r6, r2
   12890:	mov	r7, r1
   12894:	cmp	r0, #1
   12898:	blt	128cc <table_register_callback@@Base+0x54>
   1289c:	ldr	r2, [r5, #36]	; 0x24
   128a0:	mov	r1, #0
   128a4:	ldr	r3, [r2, r1, lsl #2]
   128a8:	cmp	r3, r7
   128ac:	bne	128c0 <table_register_callback@@Base+0x48>
   128b0:	ldr	r3, [r5, #40]	; 0x28
   128b4:	ldr	r3, [r3, r1, lsl #2]
   128b8:	cmp	r3, r6
   128bc:	beq	12950 <table_register_callback@@Base+0xd8>
   128c0:	add	r1, r1, #1
   128c4:	cmp	r1, r0
   128c8:	blt	128a4 <table_register_callback@@Base+0x2c>
   128cc:	ldr	r1, [r5, #48]	; 0x30
   128d0:	udiv	r2, r0, r1
   128d4:	mls	r2, r2, r1, r0
   128d8:	cmp	r2, #0
   128dc:	bne	12928 <table_register_callback@@Base+0xb0>
   128e0:	ldr	r2, [r5, #52]	; 0x34
   128e4:	ldr	r0, [r5, #36]	; 0x24
   128e8:	add	r1, r2, r1
   128ec:	str	r1, [r5, #52]	; 0x34
   128f0:	lsl	r1, r1, #2
   128f4:	bl	11edc <realloc@plt>
   128f8:	str	r0, [r5, #36]	; 0x24
   128fc:	ldr	r1, [r5, #52]	; 0x34
   12900:	ldr	r0, [r5, #40]	; 0x28
   12904:	lsl	r1, r1, #2
   12908:	bl	11edc <realloc@plt>
   1290c:	str	r0, [r5, #40]	; 0x28
   12910:	ldr	r1, [r5, #52]	; 0x34
   12914:	ldr	r0, [r5, #44]	; 0x2c
   12918:	lsl	r1, r1, #2
   1291c:	bl	11edc <realloc@plt>
   12920:	str	r0, [r5, #44]	; 0x2c
   12924:	ldr	r0, [r5, #32]
   12928:	ldr	r1, [r5, #36]	; 0x24
   1292c:	str	r7, [r1, r0, lsl #2]
   12930:	ldr	r1, [r5, #40]	; 0x28
   12934:	str	r6, [r1, r0, lsl #2]
   12938:	ldr	r1, [r5, #44]	; 0x2c
   1293c:	str	r4, [r1, r0, lsl #2]
   12940:	ldr	r0, [r5, #32]
   12944:	add	r0, r0, #1
   12948:	str	r0, [r5, #32]
   1294c:	pop	{r4, r5, r6, r7, fp, pc}
   12950:	cmp	r1, #0
   12954:	ldrne	r0, [r5, #44]	; 0x2c
   12958:	ldrne	r2, [r0, r1, lsl #2]
   1295c:	orrne	r2, r2, r4
   12960:	strne	r2, [r0, r1, lsl #2]
   12964:	popne	{r4, r5, r6, r7, fp, pc}
   12968:	b	128cc <table_register_callback@@Base+0x54>

0001296c <table_unregister_callback@@Base>:
   1296c:	push	{r4, r5, r6, sl, fp, lr}
   12970:	add	fp, sp, #16
   12974:	ldr	r4, [r0, #32]
   12978:	cmp	r4, #1
   1297c:	blt	129b4 <table_unregister_callback@@Base+0x48>
   12980:	ldr	r3, [r0, #36]	; 0x24
   12984:	mov	r6, r0
   12988:	mov	r0, #0
   1298c:	ldr	r5, [r3, r0, lsl #2]
   12990:	cmp	r5, r1
   12994:	bne	129a8 <table_unregister_callback@@Base+0x3c>
   12998:	ldr	r5, [r6, #40]	; 0x28
   1299c:	ldr	r5, [r5, r0, lsl #2]
   129a0:	cmp	r5, r2
   129a4:	beq	129b8 <table_unregister_callback@@Base+0x4c>
   129a8:	add	r0, r0, #1
   129ac:	cmp	r0, r4
   129b0:	blt	1298c <table_unregister_callback@@Base+0x20>
   129b4:	pop	{r4, r5, r6, sl, fp, pc}
   129b8:	sub	r1, r4, #1
   129bc:	cmp	r0, r1
   129c0:	bge	12a50 <table_unregister_callback@@Base+0xe4>
   129c4:	add	r1, r3, r0, lsl #2
   129c8:	ldr	r1, [r1, #4]
   129cc:	str	r1, [r3, r0, lsl #2]
   129d0:	ldr	r1, [r6, #40]	; 0x28
   129d4:	add	r2, r1, r0, lsl #2
   129d8:	ldr	r2, [r2, #4]
   129dc:	str	r2, [r1, r0, lsl #2]
   129e0:	ldr	r1, [r6, #44]	; 0x2c
   129e4:	add	r2, r1, r0, lsl #2
   129e8:	ldr	r2, [r2, #4]
   129ec:	str	r2, [r1, r0, lsl #2]
   129f0:	add	r2, r0, #1
   129f4:	ldr	r1, [r6, #32]
   129f8:	sub	r1, r1, #1
   129fc:	cmp	r2, r1
   12a00:	bge	12a50 <table_unregister_callback@@Base+0xe4>
   12a04:	ldr	r1, [r6, #36]	; 0x24
   12a08:	add	r1, r1, r0, lsl #2
   12a0c:	ldr	r2, [r1, #8]
   12a10:	str	r2, [r1, #4]
   12a14:	ldr	r1, [r6, #40]	; 0x28
   12a18:	add	r1, r1, r0, lsl #2
   12a1c:	ldr	r2, [r1, #8]
   12a20:	str	r2, [r1, #4]
   12a24:	ldr	r1, [r6, #44]	; 0x2c
   12a28:	add	r1, r1, r0, lsl #2
   12a2c:	ldr	r2, [r1, #8]
   12a30:	str	r2, [r1, #4]
   12a34:	add	r2, r0, #1
   12a38:	add	r0, r0, #2
   12a3c:	ldr	r1, [r6, #32]
   12a40:	sub	r1, r1, #1
   12a44:	cmp	r0, r1
   12a48:	mov	r0, r2
   12a4c:	blt	12a04 <table_unregister_callback@@Base+0x98>
   12a50:	str	r1, [r6, #32]
   12a54:	ldr	r2, [r6, #48]	; 0x30
   12a58:	udiv	r0, r1, r2
   12a5c:	mls	r0, r0, r2, r1
   12a60:	cmp	r0, #0
   12a64:	popne	{r4, r5, r6, sl, fp, pc}
   12a68:	ldr	r1, [r6, #52]	; 0x34
   12a6c:	ldr	r0, [r6, #36]	; 0x24
   12a70:	subs	r1, r1, r2
   12a74:	str	r1, [r6, #52]	; 0x34
   12a78:	beq	12ab0 <table_unregister_callback@@Base+0x144>
   12a7c:	lsl	r1, r1, #2
   12a80:	bl	11edc <realloc@plt>
   12a84:	str	r0, [r6, #36]	; 0x24
   12a88:	ldr	r1, [r6, #52]	; 0x34
   12a8c:	ldr	r0, [r6, #40]	; 0x28
   12a90:	lsl	r1, r1, #2
   12a94:	bl	11edc <realloc@plt>
   12a98:	str	r0, [r6, #40]	; 0x28
   12a9c:	ldr	r1, [r6, #52]	; 0x34
   12aa0:	ldr	r0, [r6, #44]	; 0x2c
   12aa4:	lsl	r1, r1, #2
   12aa8:	bl	11edc <realloc@plt>
   12aac:	b	12ad0 <table_unregister_callback@@Base+0x164>
   12ab0:	bl	11ed0 <free@plt>
   12ab4:	ldr	r0, [r6, #40]	; 0x28
   12ab8:	bl	11ed0 <free@plt>
   12abc:	ldr	r0, [r6, #44]	; 0x2c
   12ac0:	bl	11ed0 <free@plt>
   12ac4:	mov	r0, #0
   12ac8:	str	r0, [r6, #36]	; 0x24
   12acc:	str	r0, [r6, #40]	; 0x28
   12ad0:	str	r0, [r6, #44]	; 0x2c
   12ad4:	pop	{r4, r5, r6, sl, fp, pc}

00012ad8 <table_notify@@Base>:
   12ad8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12adc:	add	fp, sp, #24
   12ae0:	sub	sp, sp, #8
   12ae4:	mov	r7, r0
   12ae8:	ldr	r0, [r0, #32]
   12aec:	cmp	r0, #1
   12af0:	blt	12b4c <table_notify@@Base+0x74>
   12af4:	mov	r4, r3
   12af8:	mov	r8, r2
   12afc:	mov	r9, r1
   12b00:	mov	r5, #0
   12b04:	ldr	r1, [r7, #44]	; 0x2c
   12b08:	ldr	r1, [r1, r5, lsl #2]
   12b0c:	tst	r1, r4
   12b10:	beq	12b40 <table_notify@@Base+0x68>
   12b14:	ldr	r0, [r7, #36]	; 0x24
   12b18:	ldr	r1, [r7, #40]	; 0x28
   12b1c:	mov	r2, r8
   12b20:	mov	r3, r4
   12b24:	ldr	r6, [r0, r5, lsl #2]
   12b28:	ldr	r0, [r1, r5, lsl #2]
   12b2c:	mov	r1, r9
   12b30:	str	r0, [sp]
   12b34:	mov	r0, r7
   12b38:	blx	r6
   12b3c:	ldr	r0, [r7, #32]
   12b40:	add	r5, r5, #1
   12b44:	cmp	r5, r0
   12b48:	blt	12b04 <table_notify@@Base+0x2c>
   12b4c:	sub	sp, fp, #24
   12b50:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

00012b54 <table_column_init@@Base>:
   12b54:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12b58:	add	fp, sp, #24
   12b5c:	ldr	r7, [r0]
   12b60:	mov	r0, r2
   12b64:	mov	r4, r3
   12b68:	mov	r5, r2
   12b6c:	mov	r6, r1
   12b70:	bl	11f24 <strlen@plt>
   12b74:	add	r0, r0, #1
   12b78:	bl	11f00 <malloc@plt>
   12b7c:	ldr	r8, [fp, #8]
   12b80:	add	r6, r6, r6, lsl #1
   12b84:	cmp	r0, #0
   12b88:	str	r0, [r7, r6, lsl #2]
   12b8c:	beq	12b98 <table_column_init@@Base+0x44>
   12b90:	mov	r1, r5
   12b94:	bl	11ee8 <strcpy@plt>
   12b98:	add	r0, r7, r6, lsl #2
   12b9c:	stmib	r0, {r4, r8}
   12ba0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00012ba4 <table_get_col_ptr@@Base>:
   12ba4:	ldr	r0, [r0]
   12ba8:	add	r1, r1, r1, lsl #1
   12bac:	add	r0, r0, r1, lsl #2
   12bb0:	bx	lr

00012bb4 <table_column_destroy@@Base>:
   12bb4:	ldr	r0, [r0]
   12bb8:	add	r1, r1, r1, lsl #1
   12bbc:	ldr	r0, [r0, r1, lsl #2]
   12bc0:	cmp	r0, #0
   12bc4:	bxeq	lr
   12bc8:	b	11ed0 <free@plt>

00012bcc <table_get_column_length@@Base>:
   12bcc:	ldr	r0, [r0, #4]
   12bd0:	bx	lr

00012bd4 <table_get_column@@Base>:
   12bd4:	push	{r4, r5, r6, r7, fp, lr}
   12bd8:	add	fp, sp, #16
   12bdc:	ldr	r6, [r0, #4]
   12be0:	cmp	r6, #1
   12be4:	blt	12c1c <table_get_column@@Base+0x48>
   12be8:	ldr	r7, [r0]
   12bec:	mov	r5, r1
   12bf0:	mov	r4, #0
   12bf4:	ldr	r0, [r7]
   12bf8:	mov	r1, r5
   12bfc:	bl	11eb8 <strcmp@plt>
   12c00:	cmp	r0, #0
   12c04:	beq	12c20 <table_get_column@@Base+0x4c>
   12c08:	add	r4, r4, #1
   12c0c:	add	r7, r7, #12
   12c10:	cmp	r4, r6
   12c14:	blt	12bf4 <table_get_column@@Base+0x20>
   12c18:	b	12c20 <table_get_column@@Base+0x4c>
   12c1c:	mov	r4, #0
   12c20:	cmp	r4, r6
   12c24:	mvneq	r4, #0
   12c28:	mov	r0, r4
   12c2c:	pop	{r4, r5, r6, r7, fp, pc}

00012c30 <table_get_column_name@@Base>:
   12c30:	ldr	r0, [r0]
   12c34:	add	r1, r1, r1, lsl #1
   12c38:	ldr	r0, [r0, r1, lsl #2]
   12c3c:	bx	lr

00012c40 <table_get_column_data_type@@Base>:
   12c40:	ldr	r0, [r0]
   12c44:	add	r1, r1, r1, lsl #1
   12c48:	add	r0, r0, r1, lsl #2
   12c4c:	ldr	r0, [r0, #4]
   12c50:	bx	lr

00012c54 <table_add_column@@Base>:
   12c54:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12c58:	add	fp, sp, #24
   12c5c:	sub	sp, sp, #8
   12c60:	mov	r4, r0
   12c64:	mov	r8, r1
   12c68:	ldr	r0, [r0, #4]
   12c6c:	mov	r9, r2
   12c70:	ldr	r1, [r4, #8]
   12c74:	udiv	r2, r0, r1
   12c78:	mls	r0, r2, r1, r0
   12c7c:	cmp	r0, #0
   12c80:	bne	12cec <table_add_column@@Base+0x98>
   12c84:	ldr	r2, [r4, #12]
   12c88:	ldr	r0, [r4]
   12c8c:	add	r1, r2, r1
   12c90:	str	r1, [r4, #12]
   12c94:	add	r1, r1, r1, lsl #1
   12c98:	lsl	r1, r1, #2
   12c9c:	bl	11edc <realloc@plt>
   12ca0:	str	r0, [r4]
   12ca4:	mov	r0, r4
   12ca8:	bl	13874 <table_get_row_length@@Base>
   12cac:	cmp	r0, #1
   12cb0:	blt	12cec <table_add_column@@Base+0x98>
   12cb4:	mov	r6, r0
   12cb8:	mov	r7, #0
   12cbc:	mov	r0, r4
   12cc0:	mov	r1, r7
   12cc4:	bl	13810 <table_get_row_ptr@@Base>
   12cc8:	ldr	r1, [r4, #12]
   12ccc:	mov	r5, r0
   12cd0:	ldr	r0, [r0]
   12cd4:	lsl	r1, r1, #2
   12cd8:	bl	11edc <realloc@plt>
   12cdc:	add	r7, r7, #1
   12ce0:	str	r0, [r5]
   12ce4:	cmp	r6, r7
   12ce8:	bne	12cbc <table_add_column@@Base+0x68>
   12cec:	mov	r0, r4
   12cf0:	bl	13874 <table_get_row_length@@Base>
   12cf4:	ldr	r6, [r4, #4]
   12cf8:	mov	r7, r0
   12cfc:	mov	r0, r9
   12d00:	bl	13588 <table_get_default_compare_function_for_data_type@@Base>
   12d04:	str	r0, [sp]
   12d08:	mov	r0, r4
   12d0c:	mov	r1, r6
   12d10:	mov	r2, r8
   12d14:	mov	r3, r9
   12d18:	bl	12b54 <table_column_init@@Base>
   12d1c:	cmp	r7, #1
   12d20:	blt	12d44 <table_add_column@@Base+0xf0>
   12d24:	mov	r5, #0
   12d28:	mov	r0, r4
   12d2c:	mov	r1, r5
   12d30:	mov	r2, r6
   12d34:	bl	14130 <table_cell_init@@Base>
   12d38:	add	r5, r5, #1
   12d3c:	cmp	r7, r5
   12d40:	bne	12d28 <table_add_column@@Base+0xd4>
   12d44:	ldr	r2, [r4, #4]
   12d48:	mov	r0, r4
   12d4c:	mvn	r1, #0
   12d50:	mov	r3, #8
   12d54:	bl	12ad8 <table_notify@@Base>
   12d58:	ldr	r0, [r4, #4]
   12d5c:	add	r1, r0, #1
   12d60:	str	r1, [r4, #4]
   12d64:	sub	sp, fp, #24
   12d68:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

00012d6c <table_remove_column@@Base>:
   12d6c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12d70:	add	fp, sp, #24
   12d74:	mov	r5, r0
   12d78:	ldr	r0, [r0]
   12d7c:	add	r6, r1, r1, lsl #1
   12d80:	mov	r9, r1
   12d84:	ldr	r0, [r0, r6, lsl #2]
   12d88:	cmp	r0, #0
   12d8c:	beq	12d94 <table_remove_column@@Base+0x28>
   12d90:	bl	11ed0 <free@plt>
   12d94:	ldr	r0, [r5, #4]
   12d98:	sub	r4, r0, #1
   12d9c:	cmp	r4, r9
   12da0:	ble	12dd0 <table_remove_column@@Base+0x64>
   12da4:	sub	r0, r4, r9
   12da8:	lsl	r1, r6, #2
   12dac:	ldr	r2, [r5]
   12db0:	subs	r0, r0, #1
   12db4:	add	r2, r2, r1
   12db8:	add	r1, r1, #12
   12dbc:	vldr	d16, [r2, #12]
   12dc0:	ldr	r3, [r2, #20]
   12dc4:	str	r3, [r2, #8]
   12dc8:	vstr	d16, [r2]
   12dcc:	bne	12dac <table_remove_column@@Base+0x40>
   12dd0:	mov	r0, r5
   12dd4:	bl	13874 <table_get_row_length@@Base>
   12dd8:	cmp	r0, #1
   12ddc:	blt	12e38 <table_remove_column@@Base+0xcc>
   12de0:	mov	r6, r0
   12de4:	mov	r7, #0
   12de8:	mov	r0, r5
   12dec:	mov	r1, r7
   12df0:	mov	r2, r9
   12df4:	bl	1416c <table_cell_destroy@@Base>
   12df8:	mov	r0, r5
   12dfc:	mov	r1, r7
   12e00:	bl	13810 <table_get_row_ptr@@Base>
   12e04:	cmp	r4, r9
   12e08:	ble	12e2c <table_remove_column@@Base+0xc0>
   12e0c:	mov	r1, r9
   12e10:	ldr	r2, [r0]
   12e14:	add	r3, r2, r1, lsl #2
   12e18:	ldr	r3, [r3, #4]
   12e1c:	str	r3, [r2, r1, lsl #2]
   12e20:	add	r1, r1, #1
   12e24:	cmp	r4, r1
   12e28:	bne	12e10 <table_remove_column@@Base+0xa4>
   12e2c:	add	r7, r7, #1
   12e30:	cmp	r7, r6
   12e34:	bne	12de8 <table_remove_column@@Base+0x7c>
   12e38:	ldmib	r5, {r0, r1}
   12e3c:	sub	r0, r0, #1
   12e40:	udiv	r2, r0, r1
   12e44:	str	r0, [r5, #4]
   12e48:	mls	r0, r2, r1, r0
   12e4c:	cmp	r0, #0
   12e50:	bne	12ebc <table_remove_column@@Base+0x150>
   12e54:	ldr	r2, [r5, #12]
   12e58:	ldr	r0, [r5]
   12e5c:	sub	r1, r2, r1
   12e60:	str	r1, [r5, #12]
   12e64:	add	r1, r1, r1, lsl #1
   12e68:	lsl	r1, r1, #2
   12e6c:	bl	11edc <realloc@plt>
   12e70:	str	r0, [r5]
   12e74:	mov	r0, r5
   12e78:	bl	13874 <table_get_row_length@@Base>
   12e7c:	cmp	r0, #1
   12e80:	blt	12ebc <table_remove_column@@Base+0x150>
   12e84:	mov	r8, r0
   12e88:	mov	r7, #0
   12e8c:	mov	r0, r5
   12e90:	mov	r1, r7
   12e94:	bl	13810 <table_get_row_ptr@@Base>
   12e98:	ldr	r1, [r5, #12]
   12e9c:	mov	r6, r0
   12ea0:	ldr	r0, [r0]
   12ea4:	lsl	r1, r1, #2
   12ea8:	bl	11edc <realloc@plt>
   12eac:	add	r7, r7, #1
   12eb0:	str	r0, [r6]
   12eb4:	cmp	r8, r7
   12eb8:	bne	12e8c <table_remove_column@@Base+0x120>
   12ebc:	mov	r0, r5
   12ec0:	mvn	r1, #0
   12ec4:	mov	r2, r9
   12ec8:	mov	r3, #16
   12ecc:	bl	12ad8 <table_notify@@Base>
   12ed0:	mov	r0, #0
   12ed4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

00012ed8 <table_get_column_compare_function@@Base>:
   12ed8:	ldr	r0, [r0]
   12edc:	add	r1, r1, r1, lsl #1
   12ee0:	add	r0, r0, r1, lsl #2
   12ee4:	ldr	r0, [r0, #8]
   12ee8:	bx	lr

00012eec <table_set_column_compare_function@@Base>:
   12eec:	ldr	r0, [r0]
   12ef0:	add	r1, r1, r1, lsl #1
   12ef4:	add	r0, r0, r1, lsl #2
   12ef8:	str	r2, [r0, #8]
   12efc:	bx	lr

00012f00 <table_compare_bool@@Base>:
   12f00:	cmp	r0, #0
   12f04:	beq	12f2c <table_compare_bool@@Base+0x2c>
   12f08:	cmp	r1, #0
   12f0c:	beq	12f38 <table_compare_bool@@Base+0x38>
   12f10:	ldrb	r2, [r1]
   12f14:	ldrb	r0, [r0]
   12f18:	mov	r1, #0
   12f1c:	cmp	r0, r2
   12f20:	mvncc	r1, #0
   12f24:	movwhi	r1, #1
   12f28:	b	12f3c <table_compare_bool@@Base+0x3c>
   12f2c:	cmp	r1, #0
   12f30:	mvnne	r1, #0
   12f34:	b	12f3c <table_compare_bool@@Base+0x3c>
   12f38:	mov	r1, #1
   12f3c:	mov	r0, r1
   12f40:	bx	lr

00012f44 <table_compare_int@@Base>:
   12f44:	cmp	r0, #0
   12f48:	beq	12f70 <table_compare_int@@Base+0x2c>
   12f4c:	cmp	r1, #0
   12f50:	beq	12f7c <table_compare_int@@Base+0x38>
   12f54:	ldr	r2, [r1]
   12f58:	ldr	r0, [r0]
   12f5c:	mov	r1, #0
   12f60:	cmp	r0, r2
   12f64:	mvnlt	r1, #0
   12f68:	movwgt	r1, #1
   12f6c:	b	12f80 <table_compare_int@@Base+0x3c>
   12f70:	cmp	r1, #0
   12f74:	mvnne	r1, #0
   12f78:	b	12f80 <table_compare_int@@Base+0x3c>
   12f7c:	mov	r1, #1
   12f80:	mov	r0, r1
   12f84:	bx	lr

00012f88 <table_compare_uint@@Base>:
   12f88:	cmp	r0, #0
   12f8c:	beq	12fb4 <table_compare_uint@@Base+0x2c>
   12f90:	cmp	r1, #0
   12f94:	beq	12fc0 <table_compare_uint@@Base+0x38>
   12f98:	ldr	r2, [r1]
   12f9c:	ldr	r0, [r0]
   12fa0:	mov	r1, #0
   12fa4:	cmp	r0, r2
   12fa8:	mvncc	r1, #0
   12fac:	movwhi	r1, #1
   12fb0:	b	12fc4 <table_compare_uint@@Base+0x3c>
   12fb4:	cmp	r1, #0
   12fb8:	mvnne	r1, #0
   12fbc:	b	12fc4 <table_compare_uint@@Base+0x3c>
   12fc0:	mov	r1, #1
   12fc4:	mov	r0, r1
   12fc8:	bx	lr

00012fcc <table_compare_int8@@Base>:
   12fcc:	cmp	r0, #0
   12fd0:	beq	12ff8 <table_compare_int8@@Base+0x2c>
   12fd4:	cmp	r1, #0
   12fd8:	beq	13004 <table_compare_int8@@Base+0x38>
   12fdc:	ldrsb	r2, [r1]
   12fe0:	ldrsb	r0, [r0]
   12fe4:	mov	r1, #0
   12fe8:	cmp	r0, r2
   12fec:	mvnlt	r1, #0
   12ff0:	movwgt	r1, #1
   12ff4:	b	13008 <table_compare_int8@@Base+0x3c>
   12ff8:	cmp	r1, #0
   12ffc:	mvnne	r1, #0
   13000:	b	13008 <table_compare_int8@@Base+0x3c>
   13004:	mov	r1, #1
   13008:	mov	r0, r1
   1300c:	bx	lr

00013010 <table_compare_uint8@@Base>:
   13010:	cmp	r0, #0
   13014:	beq	1303c <table_compare_uint8@@Base+0x2c>
   13018:	cmp	r1, #0
   1301c:	beq	13048 <table_compare_uint8@@Base+0x38>
   13020:	ldrb	r2, [r1]
   13024:	ldrb	r0, [r0]
   13028:	mov	r1, #0
   1302c:	cmp	r0, r2
   13030:	mvncc	r1, #0
   13034:	movwhi	r1, #1
   13038:	b	1304c <table_compare_uint8@@Base+0x3c>
   1303c:	cmp	r1, #0
   13040:	mvnne	r1, #0
   13044:	b	1304c <table_compare_uint8@@Base+0x3c>
   13048:	mov	r1, #1
   1304c:	mov	r0, r1
   13050:	bx	lr

00013054 <table_compare_int16@@Base>:
   13054:	cmp	r0, #0
   13058:	beq	13080 <table_compare_int16@@Base+0x2c>
   1305c:	cmp	r1, #0
   13060:	beq	1308c <table_compare_int16@@Base+0x38>
   13064:	ldrsh	r2, [r1]
   13068:	ldrsh	r0, [r0]
   1306c:	mov	r1, #0
   13070:	cmp	r0, r2
   13074:	mvnlt	r1, #0
   13078:	movwgt	r1, #1
   1307c:	b	13090 <table_compare_int16@@Base+0x3c>
   13080:	cmp	r1, #0
   13084:	mvnne	r1, #0
   13088:	b	13090 <table_compare_int16@@Base+0x3c>
   1308c:	mov	r1, #1
   13090:	mov	r0, r1
   13094:	bx	lr

00013098 <table_compare_uint16@@Base>:
   13098:	cmp	r0, #0
   1309c:	beq	130c4 <table_compare_uint16@@Base+0x2c>
   130a0:	cmp	r1, #0
   130a4:	beq	130d0 <table_compare_uint16@@Base+0x38>
   130a8:	ldrh	r2, [r1]
   130ac:	ldrh	r0, [r0]
   130b0:	mov	r1, #0
   130b4:	cmp	r0, r2
   130b8:	mvncc	r1, #0
   130bc:	movwhi	r1, #1
   130c0:	b	130d4 <table_compare_uint16@@Base+0x3c>
   130c4:	cmp	r1, #0
   130c8:	mvnne	r1, #0
   130cc:	b	130d4 <table_compare_uint16@@Base+0x3c>
   130d0:	mov	r1, #1
   130d4:	mov	r0, r1
   130d8:	bx	lr

000130dc <table_compare_int32@@Base>:
   130dc:	cmp	r0, #0
   130e0:	beq	13108 <table_compare_int32@@Base+0x2c>
   130e4:	cmp	r1, #0
   130e8:	beq	13114 <table_compare_int32@@Base+0x38>
   130ec:	ldr	r2, [r1]
   130f0:	ldr	r0, [r0]
   130f4:	mov	r1, #0
   130f8:	cmp	r0, r2
   130fc:	mvnlt	r1, #0
   13100:	movwgt	r1, #1
   13104:	b	13118 <table_compare_int32@@Base+0x3c>
   13108:	cmp	r1, #0
   1310c:	mvnne	r1, #0
   13110:	b	13118 <table_compare_int32@@Base+0x3c>
   13114:	mov	r1, #1
   13118:	mov	r0, r1
   1311c:	bx	lr

00013120 <table_compare_uint32@@Base>:
   13120:	cmp	r0, #0
   13124:	beq	1314c <table_compare_uint32@@Base+0x2c>
   13128:	cmp	r1, #0
   1312c:	beq	13158 <table_compare_uint32@@Base+0x38>
   13130:	ldr	r2, [r1]
   13134:	ldr	r0, [r0]
   13138:	mov	r1, #0
   1313c:	cmp	r0, r2
   13140:	mvncc	r1, #0
   13144:	movwhi	r1, #1
   13148:	b	1315c <table_compare_uint32@@Base+0x3c>
   1314c:	cmp	r1, #0
   13150:	mvnne	r1, #0
   13154:	b	1315c <table_compare_uint32@@Base+0x3c>
   13158:	mov	r1, #1
   1315c:	mov	r0, r1
   13160:	bx	lr

00013164 <table_compare_int64@@Base>:
   13164:	cmp	r0, #0
   13168:	beq	131b0 <table_compare_int64@@Base+0x4c>
   1316c:	cmp	r1, #0
   13170:	beq	131bc <table_compare_int64@@Base+0x58>
   13174:	push	{r5, r7, fp, lr}
   13178:	add	fp, sp, #8
   1317c:	ldm	r1, {r2, r7}
   13180:	ldm	r0, {r0, r5}
   13184:	mov	r1, #0
   13188:	subs	r3, r0, r2
   1318c:	sbcs	r3, r5, r7
   13190:	movwlt	r1, #1
   13194:	cmp	r1, #0
   13198:	mvnne	r1, #0
   1319c:	subs	r0, r2, r0
   131a0:	sbcs	r0, r7, r5
   131a4:	movwlt	r1, #1
   131a8:	pop	{r5, r7, fp, lr}
   131ac:	b	131c0 <table_compare_int64@@Base+0x5c>
   131b0:	cmp	r1, #0
   131b4:	mvnne	r1, #0
   131b8:	b	131c0 <table_compare_int64@@Base+0x5c>
   131bc:	mov	r1, #1
   131c0:	mov	r0, r1
   131c4:	bx	lr

000131c8 <table_compare_uint64@@Base>:
   131c8:	cmp	r0, #0
   131cc:	beq	13214 <table_compare_uint64@@Base+0x4c>
   131d0:	cmp	r1, #0
   131d4:	beq	13220 <table_compare_uint64@@Base+0x58>
   131d8:	push	{r5, r7, fp, lr}
   131dc:	add	fp, sp, #8
   131e0:	ldm	r1, {r2, r7}
   131e4:	ldm	r0, {r0, r5}
   131e8:	mov	r1, #0
   131ec:	subs	r3, r0, r2
   131f0:	sbcs	r3, r5, r7
   131f4:	movwcc	r1, #1
   131f8:	cmp	r1, #0
   131fc:	mvnne	r1, #0
   13200:	subs	r0, r2, r0
   13204:	sbcs	r0, r7, r5
   13208:	movwcc	r1, #1
   1320c:	pop	{r5, r7, fp, lr}
   13210:	b	13224 <table_compare_uint64@@Base+0x5c>
   13214:	cmp	r1, #0
   13218:	mvnne	r1, #0
   1321c:	b	13224 <table_compare_uint64@@Base+0x5c>
   13220:	mov	r1, #1
   13224:	mov	r0, r1
   13228:	bx	lr

0001322c <table_compare_short@@Base>:
   1322c:	cmp	r0, #0
   13230:	beq	13258 <table_compare_short@@Base+0x2c>
   13234:	cmp	r1, #0
   13238:	beq	13264 <table_compare_short@@Base+0x38>
   1323c:	ldrsh	r2, [r1]
   13240:	ldrsh	r0, [r0]
   13244:	mov	r1, #0
   13248:	cmp	r0, r2
   1324c:	mvnlt	r1, #0
   13250:	movwgt	r1, #1
   13254:	b	13268 <table_compare_short@@Base+0x3c>
   13258:	cmp	r1, #0
   1325c:	mvnne	r1, #0
   13260:	b	13268 <table_compare_short@@Base+0x3c>
   13264:	mov	r1, #1
   13268:	mov	r0, r1
   1326c:	bx	lr

00013270 <table_compare_ushort@@Base>:
   13270:	cmp	r0, #0
   13274:	beq	1329c <table_compare_ushort@@Base+0x2c>
   13278:	cmp	r1, #0
   1327c:	beq	132a8 <table_compare_ushort@@Base+0x38>
   13280:	ldrh	r2, [r1]
   13284:	ldrh	r0, [r0]
   13288:	mov	r1, #0
   1328c:	cmp	r0, r2
   13290:	mvncc	r1, #0
   13294:	movwhi	r1, #1
   13298:	b	132ac <table_compare_ushort@@Base+0x3c>
   1329c:	cmp	r1, #0
   132a0:	mvnne	r1, #0
   132a4:	b	132ac <table_compare_ushort@@Base+0x3c>
   132a8:	mov	r1, #1
   132ac:	mov	r0, r1
   132b0:	bx	lr

000132b4 <table_compare_long@@Base>:
   132b4:	cmp	r0, #0
   132b8:	beq	132e0 <table_compare_long@@Base+0x2c>
   132bc:	cmp	r1, #0
   132c0:	beq	132ec <table_compare_long@@Base+0x38>
   132c4:	ldr	r2, [r1]
   132c8:	ldr	r0, [r0]
   132cc:	mov	r1, #0
   132d0:	cmp	r0, r2
   132d4:	mvnlt	r1, #0
   132d8:	movwgt	r1, #1
   132dc:	b	132f0 <table_compare_long@@Base+0x3c>
   132e0:	cmp	r1, #0
   132e4:	mvnne	r1, #0
   132e8:	b	132f0 <table_compare_long@@Base+0x3c>
   132ec:	mov	r1, #1
   132f0:	mov	r0, r1
   132f4:	bx	lr

000132f8 <table_compare_ulong@@Base>:
   132f8:	cmp	r0, #0
   132fc:	beq	13324 <table_compare_ulong@@Base+0x2c>
   13300:	cmp	r1, #0
   13304:	beq	13330 <table_compare_ulong@@Base+0x38>
   13308:	ldr	r2, [r1]
   1330c:	ldr	r0, [r0]
   13310:	mov	r1, #0
   13314:	cmp	r0, r2
   13318:	mvncc	r1, #0
   1331c:	movwhi	r1, #1
   13320:	b	13334 <table_compare_ulong@@Base+0x3c>
   13324:	cmp	r1, #0
   13328:	mvnne	r1, #0
   1332c:	b	13334 <table_compare_ulong@@Base+0x3c>
   13330:	mov	r1, #1
   13334:	mov	r0, r1
   13338:	bx	lr

0001333c <table_compare_llong@@Base>:
   1333c:	cmp	r0, #0
   13340:	beq	13388 <table_compare_llong@@Base+0x4c>
   13344:	cmp	r1, #0
   13348:	beq	13394 <table_compare_llong@@Base+0x58>
   1334c:	push	{r5, r7, fp, lr}
   13350:	add	fp, sp, #8
   13354:	ldm	r1, {r2, r7}
   13358:	ldm	r0, {r0, r5}
   1335c:	mov	r1, #0
   13360:	subs	r3, r0, r2
   13364:	sbcs	r3, r5, r7
   13368:	movwlt	r1, #1
   1336c:	cmp	r1, #0
   13370:	mvnne	r1, #0
   13374:	subs	r0, r2, r0
   13378:	sbcs	r0, r7, r5
   1337c:	movwlt	r1, #1
   13380:	pop	{r5, r7, fp, lr}
   13384:	b	13398 <table_compare_llong@@Base+0x5c>
   13388:	cmp	r1, #0
   1338c:	mvnne	r1, #0
   13390:	b	13398 <table_compare_llong@@Base+0x5c>
   13394:	mov	r1, #1
   13398:	mov	r0, r1
   1339c:	bx	lr

000133a0 <table_compare_ullong@@Base>:
   133a0:	cmp	r0, #0
   133a4:	beq	133cc <table_compare_ullong@@Base+0x2c>
   133a8:	cmp	r1, #0
   133ac:	beq	133d8 <table_compare_ullong@@Base+0x38>
   133b0:	ldr	r2, [r1]
   133b4:	ldr	r0, [r0]
   133b8:	mov	r1, #0
   133bc:	cmp	r0, r2
   133c0:	mvncc	r1, #0
   133c4:	movwhi	r1, #1
   133c8:	b	133dc <table_compare_ullong@@Base+0x3c>
   133cc:	cmp	r1, #0
   133d0:	mvnne	r1, #0
   133d4:	b	133dc <table_compare_ullong@@Base+0x3c>
   133d8:	mov	r1, #1
   133dc:	mov	r0, r1
   133e0:	bx	lr

000133e4 <table_compare_float@@Base>:
   133e4:	cmp	r0, #0
   133e8:	beq	13414 <table_compare_float@@Base+0x30>
   133ec:	cmp	r1, #0
   133f0:	beq	13420 <table_compare_float@@Base+0x3c>
   133f4:	vldr	s0, [r1]
   133f8:	vldr	s2, [r0]
   133fc:	mov	r1, #0
   13400:	vcmpe.f32	s2, s0
   13404:	vmrs	APSR_nzcv, fpscr
   13408:	mvnmi	r1, #0
   1340c:	movwgt	r1, #1
   13410:	b	13424 <table_compare_float@@Base+0x40>
   13414:	cmp	r1, #0
   13418:	mvnne	r1, #0
   1341c:	b	13424 <table_compare_float@@Base+0x40>
   13420:	mov	r1, #1
   13424:	mov	r0, r1
   13428:	bx	lr

0001342c <table_compare_double@@Base>:
   1342c:	cmp	r0, #0
   13430:	beq	1345c <table_compare_double@@Base+0x30>
   13434:	cmp	r1, #0
   13438:	beq	13468 <table_compare_double@@Base+0x3c>
   1343c:	vldr	d16, [r1]
   13440:	vldr	d17, [r0]
   13444:	mov	r1, #0
   13448:	vcmpe.f64	d17, d16
   1344c:	vmrs	APSR_nzcv, fpscr
   13450:	mvnmi	r1, #0
   13454:	movwgt	r1, #1
   13458:	b	1346c <table_compare_double@@Base+0x40>
   1345c:	cmp	r1, #0
   13460:	mvnne	r1, #0
   13464:	b	1346c <table_compare_double@@Base+0x40>
   13468:	mov	r1, #1
   1346c:	mov	r0, r1
   13470:	bx	lr

00013474 <table_compare_ldouble@@Base>:
   13474:	cmp	r0, #0
   13478:	beq	134a4 <table_compare_ldouble@@Base+0x30>
   1347c:	cmp	r1, #0
   13480:	beq	134b0 <table_compare_ldouble@@Base+0x3c>
   13484:	vldr	d16, [r1]
   13488:	vldr	d17, [r0]
   1348c:	mov	r1, #0
   13490:	vcmpe.f64	d17, d16
   13494:	vmrs	APSR_nzcv, fpscr
   13498:	mvnmi	r1, #0
   1349c:	movwgt	r1, #1
   134a0:	b	134b4 <table_compare_ldouble@@Base+0x40>
   134a4:	cmp	r1, #0
   134a8:	mvnne	r1, #0
   134ac:	b	134b4 <table_compare_ldouble@@Base+0x40>
   134b0:	mov	r1, #1
   134b4:	mov	r0, r1
   134b8:	bx	lr

000134bc <table_compare_char@@Base>:
   134bc:	cmp	r0, #0
   134c0:	beq	134e8 <table_compare_char@@Base+0x2c>
   134c4:	cmp	r1, #0
   134c8:	beq	134f4 <table_compare_char@@Base+0x38>
   134cc:	ldrb	r2, [r1]
   134d0:	ldrb	r0, [r0]
   134d4:	mov	r1, #0
   134d8:	cmp	r0, r2
   134dc:	mvncc	r1, #0
   134e0:	movwhi	r1, #1
   134e4:	b	134f8 <table_compare_char@@Base+0x3c>
   134e8:	cmp	r1, #0
   134ec:	mvnne	r1, #0
   134f0:	b	134f8 <table_compare_char@@Base+0x3c>
   134f4:	mov	r1, #1
   134f8:	mov	r0, r1
   134fc:	bx	lr

00013500 <table_compare_uchar@@Base>:
   13500:	cmp	r0, #0
   13504:	beq	1352c <table_compare_uchar@@Base+0x2c>
   13508:	cmp	r1, #0
   1350c:	beq	13538 <table_compare_uchar@@Base+0x38>
   13510:	ldrb	r2, [r1]
   13514:	ldrb	r0, [r0]
   13518:	mov	r1, #0
   1351c:	cmp	r0, r2
   13520:	mvncc	r1, #0
   13524:	movwhi	r1, #1
   13528:	b	1353c <table_compare_uchar@@Base+0x3c>
   1352c:	cmp	r1, #0
   13530:	mvnne	r1, #0
   13534:	b	1353c <table_compare_uchar@@Base+0x3c>
   13538:	mov	r1, #1
   1353c:	mov	r0, r1
   13540:	bx	lr

00013544 <table_compare_string@@Base>:
   13544:	cmp	r0, #0
   13548:	beq	13558 <table_compare_string@@Base+0x14>
   1354c:	cmp	r1, #0
   13550:	beq	13564 <table_compare_string@@Base+0x20>
   13554:	b	11eb8 <strcmp@plt>
   13558:	cmp	r1, #0
   1355c:	mvnne	r1, #0
   13560:	b	13568 <table_compare_string@@Base+0x24>
   13564:	mov	r1, #1
   13568:	mov	r0, r1
   1356c:	bx	lr

00013570 <table_compare_ptr@@Base>:
   13570:	mov	r2, #0
   13574:	cmp	r0, r1
   13578:	mvncc	r2, #0
   1357c:	movwhi	r2, #1
   13580:	mov	r0, r2
   13584:	bx	lr

00013588 <table_get_default_compare_function_for_data_type@@Base>:
   13588:	cmp	r0, #23
   1358c:	movwls	r1, #19696	; 0x4cf0
   13590:	movhi	r0, #0
   13594:	movtls	r1, #1
   13598:	ldrls	r0, [r1, r0, lsl #2]
   1359c:	bx	lr

000135a0 <table_get@@Base>:
   135a0:	push	{fp, lr}
   135a4:	mov	fp, sp
   135a8:	bl	14150 <table_get_cell_ptr@@Base>
   135ac:	ldr	r0, [r0]
   135b0:	pop	{fp, pc}

000135b4 <table_get_bool@@Base>:
   135b4:	push	{fp, lr}
   135b8:	mov	fp, sp
   135bc:	bl	14150 <table_get_cell_ptr@@Base>
   135c0:	ldr	r0, [r0]
   135c4:	ldrb	r0, [r0]
   135c8:	pop	{fp, pc}

000135cc <table_get_int@@Base>:
   135cc:	push	{fp, lr}
   135d0:	mov	fp, sp
   135d4:	bl	14150 <table_get_cell_ptr@@Base>
   135d8:	ldr	r0, [r0]
   135dc:	ldr	r0, [r0]
   135e0:	pop	{fp, pc}

000135e4 <table_get_uint@@Base>:
   135e4:	push	{fp, lr}
   135e8:	mov	fp, sp
   135ec:	bl	14150 <table_get_cell_ptr@@Base>
   135f0:	ldr	r0, [r0]
   135f4:	ldr	r0, [r0]
   135f8:	pop	{fp, pc}

000135fc <table_get_int8@@Base>:
   135fc:	push	{fp, lr}
   13600:	mov	fp, sp
   13604:	bl	14150 <table_get_cell_ptr@@Base>
   13608:	ldr	r0, [r0]
   1360c:	ldrsb	r0, [r0]
   13610:	pop	{fp, pc}

00013614 <table_get_uint8@@Base>:
   13614:	push	{fp, lr}
   13618:	mov	fp, sp
   1361c:	bl	14150 <table_get_cell_ptr@@Base>
   13620:	ldr	r0, [r0]
   13624:	ldrb	r0, [r0]
   13628:	pop	{fp, pc}

0001362c <table_get_int16@@Base>:
   1362c:	push	{fp, lr}
   13630:	mov	fp, sp
   13634:	bl	14150 <table_get_cell_ptr@@Base>
   13638:	ldr	r0, [r0]
   1363c:	ldrsh	r0, [r0]
   13640:	pop	{fp, pc}

00013644 <table_get_uint16@@Base>:
   13644:	push	{fp, lr}
   13648:	mov	fp, sp
   1364c:	bl	14150 <table_get_cell_ptr@@Base>
   13650:	ldr	r0, [r0]
   13654:	ldrh	r0, [r0]
   13658:	pop	{fp, pc}

0001365c <table_get_int32@@Base>:
   1365c:	push	{fp, lr}
   13660:	mov	fp, sp
   13664:	bl	14150 <table_get_cell_ptr@@Base>
   13668:	ldr	r0, [r0]
   1366c:	ldr	r0, [r0]
   13670:	pop	{fp, pc}

00013674 <table_get_uint32@@Base>:
   13674:	push	{fp, lr}
   13678:	mov	fp, sp
   1367c:	bl	14150 <table_get_cell_ptr@@Base>
   13680:	ldr	r0, [r0]
   13684:	ldr	r0, [r0]
   13688:	pop	{fp, pc}

0001368c <table_get_int64@@Base>:
   1368c:	push	{fp, lr}
   13690:	mov	fp, sp
   13694:	bl	14150 <table_get_cell_ptr@@Base>
   13698:	ldr	r0, [r0]
   1369c:	ldrd	r0, [r0]
   136a0:	pop	{fp, pc}

000136a4 <table_get_uint64@@Base>:
   136a4:	push	{fp, lr}
   136a8:	mov	fp, sp
   136ac:	bl	14150 <table_get_cell_ptr@@Base>
   136b0:	ldr	r0, [r0]
   136b4:	ldrd	r0, [r0]
   136b8:	pop	{fp, pc}

000136bc <table_get_short@@Base>:
   136bc:	push	{fp, lr}
   136c0:	mov	fp, sp
   136c4:	bl	14150 <table_get_cell_ptr@@Base>
   136c8:	ldr	r0, [r0]
   136cc:	ldrsh	r0, [r0]
   136d0:	pop	{fp, pc}

000136d4 <table_get_ushort@@Base>:
   136d4:	push	{fp, lr}
   136d8:	mov	fp, sp
   136dc:	bl	14150 <table_get_cell_ptr@@Base>
   136e0:	ldr	r0, [r0]
   136e4:	ldrh	r0, [r0]
   136e8:	pop	{fp, pc}

000136ec <table_get_long@@Base>:
   136ec:	push	{fp, lr}
   136f0:	mov	fp, sp
   136f4:	bl	14150 <table_get_cell_ptr@@Base>
   136f8:	ldr	r0, [r0]
   136fc:	ldr	r0, [r0]
   13700:	pop	{fp, pc}

00013704 <table_get_ulong@@Base>:
   13704:	push	{fp, lr}
   13708:	mov	fp, sp
   1370c:	bl	14150 <table_get_cell_ptr@@Base>
   13710:	ldr	r0, [r0]
   13714:	ldr	r0, [r0]
   13718:	pop	{fp, pc}

0001371c <table_get_llong@@Base>:
   1371c:	push	{fp, lr}
   13720:	mov	fp, sp
   13724:	bl	14150 <table_get_cell_ptr@@Base>
   13728:	ldr	r0, [r0]
   1372c:	ldrd	r0, [r0]
   13730:	pop	{fp, pc}

00013734 <table_get_ullong@@Base>:
   13734:	push	{fp, lr}
   13738:	mov	fp, sp
   1373c:	bl	14150 <table_get_cell_ptr@@Base>
   13740:	ldr	r0, [r0]
   13744:	ldrd	r0, [r0]
   13748:	pop	{fp, pc}

0001374c <table_get_float@@Base>:
   1374c:	push	{fp, lr}
   13750:	mov	fp, sp
   13754:	bl	14150 <table_get_cell_ptr@@Base>
   13758:	ldr	r0, [r0]
   1375c:	vldr	s0, [r0]
   13760:	pop	{fp, pc}

00013764 <table_get_double@@Base>:
   13764:	push	{fp, lr}
   13768:	mov	fp, sp
   1376c:	bl	14150 <table_get_cell_ptr@@Base>
   13770:	ldr	r0, [r0]
   13774:	vldr	d0, [r0]
   13778:	pop	{fp, pc}

0001377c <table_get_ldouble@@Base>:
   1377c:	push	{fp, lr}
   13780:	mov	fp, sp
   13784:	bl	14150 <table_get_cell_ptr@@Base>
   13788:	ldr	r0, [r0]
   1378c:	vldr	d0, [r0]
   13790:	pop	{fp, pc}

00013794 <table_get_char@@Base>:
   13794:	push	{fp, lr}
   13798:	mov	fp, sp
   1379c:	bl	14150 <table_get_cell_ptr@@Base>
   137a0:	ldr	r0, [r0]
   137a4:	ldrb	r0, [r0]
   137a8:	pop	{fp, pc}

000137ac <table_get_uchar@@Base>:
   137ac:	push	{fp, lr}
   137b0:	mov	fp, sp
   137b4:	bl	14150 <table_get_cell_ptr@@Base>
   137b8:	ldr	r0, [r0]
   137bc:	ldrb	r0, [r0]
   137c0:	pop	{fp, pc}

000137c4 <table_get_string@@Base>:
   137c4:	push	{fp, lr}
   137c8:	mov	fp, sp
   137cc:	bl	14150 <table_get_cell_ptr@@Base>
   137d0:	ldr	r0, [r0]
   137d4:	pop	{fp, pc}

000137d8 <table_get_ptr@@Base>:
   137d8:	push	{fp, lr}
   137dc:	mov	fp, sp
   137e0:	bl	14150 <table_get_cell_ptr@@Base>
   137e4:	ldr	r0, [r0]
   137e8:	pop	{fp, pc}

000137ec <table_row_init@@Base>:
   137ec:	push	{r4, r5, fp, lr}
   137f0:	add	fp, sp, #8
   137f4:	mov	r4, r1
   137f8:	ldr	r1, [r0, #12]
   137fc:	ldr	r5, [r0, #16]
   13800:	lsl	r0, r1, #2
   13804:	bl	11f00 <malloc@plt>
   13808:	str	r0, [r5, r4, lsl #2]
   1380c:	pop	{r4, r5, fp, pc}

00013810 <table_get_row_ptr@@Base>:
   13810:	ldr	r0, [r0, #16]
   13814:	add	r0, r0, r1, lsl #2
   13818:	bx	lr

0001381c <table_row_destroy@@Base>:
   1381c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13820:	add	fp, sp, #24
   13824:	mov	r4, r1
   13828:	mov	r5, r0
   1382c:	bl	12bcc <table_get_column_length@@Base>
   13830:	ldr	r8, [r5, #16]
   13834:	cmp	r0, #1
   13838:	blt	13860 <table_row_destroy@@Base+0x44>
   1383c:	mov	r6, r0
   13840:	mov	r7, #0
   13844:	mov	r0, r5
   13848:	mov	r1, r4
   1384c:	mov	r2, r7
   13850:	bl	1416c <table_cell_destroy@@Base>
   13854:	add	r7, r7, #1
   13858:	cmp	r6, r7
   1385c:	bne	13844 <table_row_destroy@@Base+0x28>
   13860:	ldr	r0, [r8, r4, lsl #2]
   13864:	cmp	r0, #0
   13868:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   1386c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   13870:	b	11ed0 <free@plt>

00013874 <table_get_row_length@@Base>:
   13874:	ldr	r0, [r0, #20]
   13878:	bx	lr

0001387c <table_add_row@@Base>:
   1387c:	push	{r4, r5, r6, r7, fp, lr}
   13880:	add	fp, sp, #16
   13884:	ldr	r5, [r0, #20]
   13888:	ldr	r1, [r0, #24]
   1388c:	mov	r4, r0
   13890:	udiv	r0, r5, r1
   13894:	mls	r0, r0, r1, r5
   13898:	cmp	r0, #0
   1389c:	bne	138c0 <table_add_row@@Base+0x44>
   138a0:	ldr	r2, [r4, #28]
   138a4:	ldr	r0, [r4, #16]
   138a8:	add	r1, r2, r1
   138ac:	str	r1, [r4, #28]
   138b0:	lsl	r1, r1, #2
   138b4:	bl	11edc <realloc@plt>
   138b8:	str	r0, [r4, #16]
   138bc:	ldr	r5, [r4, #20]
   138c0:	mov	r0, r4
   138c4:	bl	12bcc <table_get_column_length@@Base>
   138c8:	mov	r6, r0
   138cc:	ldr	r0, [r4, #12]
   138d0:	ldr	r7, [r4, #16]
   138d4:	lsl	r0, r0, #2
   138d8:	bl	11f00 <malloc@plt>
   138dc:	cmp	r6, #1
   138e0:	str	r0, [r7, r5, lsl #2]
   138e4:	blt	13908 <table_add_row@@Base+0x8c>
   138e8:	mov	r7, #0
   138ec:	mov	r0, r4
   138f0:	mov	r1, r5
   138f4:	mov	r2, r7
   138f8:	bl	14130 <table_cell_init@@Base>
   138fc:	add	r7, r7, #1
   13900:	cmp	r6, r7
   13904:	bne	138ec <table_add_row@@Base+0x70>
   13908:	ldr	r1, [r4, #20]
   1390c:	mov	r0, r4
   13910:	mvn	r2, #0
   13914:	mov	r3, #2
   13918:	bl	12ad8 <table_notify@@Base>
   1391c:	ldr	r0, [r4, #20]
   13920:	add	r1, r0, #1
   13924:	str	r1, [r4, #20]
   13928:	pop	{r4, r5, r6, r7, fp, pc}

0001392c <table_remove_row@@Base>:
   1392c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13930:	add	fp, sp, #24
   13934:	ldr	r8, [r0, #20]
   13938:	mov	r4, r1
   1393c:	mov	r5, r0
   13940:	bl	12bcc <table_get_column_length@@Base>
   13944:	cmp	r0, #1
   13948:	blt	13994 <table_remove_row@@Base+0x68>
   1394c:	mov	r6, r0
   13950:	mov	r7, #0
   13954:	mov	r0, r5
   13958:	mov	r1, r7
   1395c:	bl	12c40 <table_get_column_data_type@@Base>
   13960:	cmp	r0, #23
   13964:	beq	13988 <table_remove_row@@Base+0x5c>
   13968:	mov	r0, r5
   1396c:	mov	r1, r4
   13970:	mov	r2, r7
   13974:	bl	14150 <table_get_cell_ptr@@Base>
   13978:	ldr	r0, [r0]
   1397c:	cmp	r0, #0
   13980:	beq	13988 <table_remove_row@@Base+0x5c>
   13984:	bl	11ed0 <free@plt>
   13988:	add	r7, r7, #1
   1398c:	cmp	r6, r7
   13990:	bne	13954 <table_remove_row@@Base+0x28>
   13994:	ldr	r0, [r5, #16]
   13998:	ldr	r0, [r0, r4, lsl #2]
   1399c:	cmp	r0, #0
   139a0:	beq	139a8 <table_remove_row@@Base+0x7c>
   139a4:	bl	11ed0 <free@plt>
   139a8:	sub	r0, r8, #1
   139ac:	cmp	r0, r4
   139b0:	ble	139d4 <table_remove_row@@Base+0xa8>
   139b4:	mov	r1, r4
   139b8:	ldr	r2, [r5, #16]
   139bc:	add	r3, r2, r1, lsl #2
   139c0:	ldr	r3, [r3, #4]
   139c4:	str	r3, [r2, r1, lsl #2]
   139c8:	add	r1, r1, #1
   139cc:	cmp	r0, r1
   139d0:	bne	139b8 <table_remove_row@@Base+0x8c>
   139d4:	ldr	r0, [r5, #20]
   139d8:	ldr	r1, [r5, #24]
   139dc:	sub	r0, r0, #1
   139e0:	udiv	r2, r0, r1
   139e4:	str	r0, [r5, #20]
   139e8:	mls	r0, r2, r1, r0
   139ec:	cmp	r0, #0
   139f0:	bne	13a10 <table_remove_row@@Base+0xe4>
   139f4:	ldr	r2, [r5, #28]
   139f8:	ldr	r0, [r5, #16]
   139fc:	sub	r1, r2, r1
   13a00:	str	r1, [r5, #28]
   13a04:	lsl	r1, r1, #2
   13a08:	bl	11edc <realloc@plt>
   13a0c:	str	r0, [r5, #16]
   13a10:	mov	r0, r5
   13a14:	mov	r1, r4
   13a18:	mvn	r2, #0
   13a1c:	mov	r3, #4
   13a20:	bl	12ad8 <table_notify@@Base>
   13a24:	mov	r0, #0
   13a28:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00013a2c <table_set_row_ptr@@Base>:
   13a2c:	ldr	r2, [r2]
   13a30:	ldr	r0, [r0, #16]
   13a34:	str	r2, [r0, r1, lsl #2]
   13a38:	bx	lr

00013a3c <table_set@@Base>:
   13a3c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13a40:	add	fp, sp, #24
   13a44:	mov	r8, r3
   13a48:	mov	r4, r2
   13a4c:	mov	r9, r1
   13a50:	mov	r6, r0
   13a54:	bl	14150 <table_get_cell_ptr@@Base>
   13a58:	mov	r5, r0
   13a5c:	mov	r0, r6
   13a60:	mov	r1, r4
   13a64:	bl	12ba4 <table_get_col_ptr@@Base>
   13a68:	ldr	r1, [fp, #8]
   13a6c:	mvn	r7, #0
   13a70:	cmp	r1, #23
   13a74:	bhi	13d34 <table_set@@Base+0x2f8>
   13a78:	add	r2, pc, #0
   13a7c:	ldr	pc, [r2, r1, lsl #2]
   13a80:	andeq	r3, r1, r0, ror #21
   13a84:	strdeq	r3, [r1], -r0
   13a88:	andeq	r3, r1, r0, lsl #22
   13a8c:	andeq	r3, r1, r0, lsl fp
   13a90:	andeq	r3, r1, r0, lsr #22
   13a94:	andeq	r3, r1, r0, lsr fp
   13a98:	andeq	r3, r1, r0, asr #22
   13a9c:	andeq	r3, r1, r0, asr fp
   13aa0:	andeq	r3, r1, r0, ror #22
   13aa4:	andeq	r3, r1, r0, ror fp
   13aa8:	andeq	r3, r1, r0, lsl #23
   13aac:	muleq	r1, r0, fp
   13ab0:	andeq	r3, r1, r8, asr #23
   13ab4:	ldrdeq	r3, [r1], -r8
   13ab8:	andeq	r3, r1, r8, ror #23
   13abc:	strdeq	r3, [r1], -r8
   13ac0:	andeq	r3, r1, r8, lsl #24
   13ac4:	andeq	r3, r1, ip, lsr ip
   13ac8:	andeq	r3, r1, ip, asr #24
   13acc:	andeq	r3, r1, ip, lsl #25
   13ad0:	muleq	r1, ip, ip
   13ad4:	andeq	r3, r1, ip, lsr #25
   13ad8:	andeq	r3, r1, r8, ror #25
   13adc:	andeq	r3, r1, ip, lsr sp
   13ae0:	ldr	r0, [r0, #4]
   13ae4:	cmp	r0, #0
   13ae8:	bne	13d34 <table_set@@Base+0x2f8>
   13aec:	b	13c14 <table_set@@Base+0x1d8>
   13af0:	ldr	r0, [r0, #4]
   13af4:	cmp	r0, #1
   13af8:	beq	13c14 <table_set@@Base+0x1d8>
   13afc:	b	13d34 <table_set@@Base+0x2f8>
   13b00:	ldr	r0, [r0, #4]
   13b04:	cmp	r0, #2
   13b08:	beq	13cf4 <table_set@@Base+0x2b8>
   13b0c:	b	13d34 <table_set@@Base+0x2f8>
   13b10:	ldr	r0, [r0, #4]
   13b14:	cmp	r0, #3
   13b18:	beq	13cf4 <table_set@@Base+0x2b8>
   13b1c:	b	13d34 <table_set@@Base+0x2f8>
   13b20:	ldr	r0, [r0, #4]
   13b24:	cmp	r0, #4
   13b28:	beq	13b9c <table_set@@Base+0x160>
   13b2c:	b	13d34 <table_set@@Base+0x2f8>
   13b30:	ldr	r0, [r0, #4]
   13b34:	cmp	r0, #5
   13b38:	beq	13b9c <table_set@@Base+0x160>
   13b3c:	b	13d34 <table_set@@Base+0x2f8>
   13b40:	ldr	r0, [r0, #4]
   13b44:	cmp	r0, #6
   13b48:	beq	13c14 <table_set@@Base+0x1d8>
   13b4c:	b	13d34 <table_set@@Base+0x2f8>
   13b50:	ldr	r0, [r0, #4]
   13b54:	cmp	r0, #7
   13b58:	beq	13c14 <table_set@@Base+0x1d8>
   13b5c:	b	13d34 <table_set@@Base+0x2f8>
   13b60:	ldr	r0, [r0, #4]
   13b64:	cmp	r0, #8
   13b68:	beq	13c58 <table_set@@Base+0x21c>
   13b6c:	b	13d34 <table_set@@Base+0x2f8>
   13b70:	ldr	r0, [r0, #4]
   13b74:	cmp	r0, #9
   13b78:	beq	13c58 <table_set@@Base+0x21c>
   13b7c:	b	13d34 <table_set@@Base+0x2f8>
   13b80:	ldr	r0, [r0, #4]
   13b84:	cmp	r0, #10
   13b88:	beq	13b9c <table_set@@Base+0x160>
   13b8c:	b	13d34 <table_set@@Base+0x2f8>
   13b90:	ldr	r0, [r0, #4]
   13b94:	cmp	r0, #11
   13b98:	bne	13d34 <table_set@@Base+0x2f8>
   13b9c:	ldr	r0, [r5]
   13ba0:	cmp	r0, #0
   13ba4:	bne	13bbc <table_set@@Base+0x180>
   13ba8:	mov	r0, #2
   13bac:	bl	11f00 <malloc@plt>
   13bb0:	cmp	r0, #0
   13bb4:	str	r0, [r5]
   13bb8:	beq	13d34 <table_set@@Base+0x2f8>
   13bbc:	ldrh	r1, [r8]
   13bc0:	strh	r1, [r0]
   13bc4:	b	13d1c <table_set@@Base+0x2e0>
   13bc8:	ldr	r0, [r0, #4]
   13bcc:	cmp	r0, #12
   13bd0:	beq	13c14 <table_set@@Base+0x1d8>
   13bd4:	b	13d34 <table_set@@Base+0x2f8>
   13bd8:	ldr	r0, [r0, #4]
   13bdc:	cmp	r0, #13
   13be0:	beq	13c14 <table_set@@Base+0x1d8>
   13be4:	b	13d34 <table_set@@Base+0x2f8>
   13be8:	ldr	r0, [r0, #4]
   13bec:	cmp	r0, #14
   13bf0:	beq	13c58 <table_set@@Base+0x21c>
   13bf4:	b	13d34 <table_set@@Base+0x2f8>
   13bf8:	ldr	r0, [r0, #4]
   13bfc:	cmp	r0, #15
   13c00:	beq	13c58 <table_set@@Base+0x21c>
   13c04:	b	13d34 <table_set@@Base+0x2f8>
   13c08:	ldr	r0, [r0, #4]
   13c0c:	cmp	r0, #16
   13c10:	bne	13d34 <table_set@@Base+0x2f8>
   13c14:	ldr	r0, [r5]
   13c18:	cmp	r0, #0
   13c1c:	bne	13c34 <table_set@@Base+0x1f8>
   13c20:	mov	r0, #4
   13c24:	bl	11f00 <malloc@plt>
   13c28:	cmp	r0, #0
   13c2c:	str	r0, [r5]
   13c30:	beq	13d34 <table_set@@Base+0x2f8>
   13c34:	ldr	r1, [r8]
   13c38:	b	13c84 <table_set@@Base+0x248>
   13c3c:	ldr	r0, [r0, #4]
   13c40:	cmp	r0, #17
   13c44:	beq	13c58 <table_set@@Base+0x21c>
   13c48:	b	13d34 <table_set@@Base+0x2f8>
   13c4c:	ldr	r0, [r0, #4]
   13c50:	cmp	r0, #18
   13c54:	bne	13d34 <table_set@@Base+0x2f8>
   13c58:	ldr	r0, [r5]
   13c5c:	cmp	r0, #0
   13c60:	bne	13c78 <table_set@@Base+0x23c>
   13c64:	mov	r0, #8
   13c68:	bl	11f00 <malloc@plt>
   13c6c:	cmp	r0, #0
   13c70:	str	r0, [r5]
   13c74:	beq	13d34 <table_set@@Base+0x2f8>
   13c78:	ldr	r1, [r8]
   13c7c:	ldr	r2, [r8, #4]
   13c80:	str	r2, [r0, #4]
   13c84:	str	r1, [r0]
   13c88:	b	13d1c <table_set@@Base+0x2e0>
   13c8c:	ldr	r0, [r0, #4]
   13c90:	cmp	r0, #19
   13c94:	beq	13cf4 <table_set@@Base+0x2b8>
   13c98:	b	13d34 <table_set@@Base+0x2f8>
   13c9c:	ldr	r0, [r0, #4]
   13ca0:	cmp	r0, #20
   13ca4:	beq	13cf4 <table_set@@Base+0x2b8>
   13ca8:	b	13d34 <table_set@@Base+0x2f8>
   13cac:	ldr	r0, [r0, #4]
   13cb0:	cmp	r0, #21
   13cb4:	bne	13d34 <table_set@@Base+0x2f8>
   13cb8:	mov	r0, r8
   13cbc:	bl	11f24 <strlen@plt>
   13cc0:	ldr	r2, [r5]
   13cc4:	add	r1, r0, #1
   13cc8:	mov	r0, r2
   13ccc:	bl	11edc <realloc@plt>
   13cd0:	cmp	r0, #0
   13cd4:	str	r0, [r5]
   13cd8:	beq	13d34 <table_set@@Base+0x2f8>
   13cdc:	mov	r1, r8
   13ce0:	bl	11ee8 <strcpy@plt>
   13ce4:	b	13d1c <table_set@@Base+0x2e0>
   13ce8:	ldr	r0, [r0, #4]
   13cec:	cmp	r0, #22
   13cf0:	bne	13d34 <table_set@@Base+0x2f8>
   13cf4:	ldr	r0, [r5]
   13cf8:	cmp	r0, #0
   13cfc:	bne	13d14 <table_set@@Base+0x2d8>
   13d00:	mov	r0, #1
   13d04:	bl	11f00 <malloc@plt>
   13d08:	cmp	r0, #0
   13d0c:	str	r0, [r5]
   13d10:	beq	13d34 <table_set@@Base+0x2f8>
   13d14:	ldrb	r1, [r8]
   13d18:	strb	r1, [r0]
   13d1c:	mov	r0, r6
   13d20:	mov	r1, r9
   13d24:	mov	r2, r4
   13d28:	mov	r3, #1
   13d2c:	bl	12ad8 <table_notify@@Base>
   13d30:	mov	r7, #0
   13d34:	mov	r0, r7
   13d38:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13d3c:	ldr	r0, [r0, #4]
   13d40:	cmp	r0, #23
   13d44:	bne	13d34 <table_set@@Base+0x2f8>
   13d48:	str	r8, [r5]
   13d4c:	b	13d1c <table_set@@Base+0x2e0>

00013d50 <table_set_bool@@Base>:
   13d50:	push	{fp, lr}
   13d54:	mov	fp, sp
   13d58:	sub	sp, sp, #8
   13d5c:	strb	r3, [fp, #-1]
   13d60:	mov	r3, #22
   13d64:	str	r3, [sp]
   13d68:	sub	r3, fp, #1
   13d6c:	bl	13a3c <table_set@@Base>
   13d70:	mov	sp, fp
   13d74:	pop	{fp, pc}

00013d78 <table_set_int@@Base>:
   13d78:	push	{fp, lr}
   13d7c:	mov	fp, sp
   13d80:	sub	sp, sp, #8
   13d84:	str	r3, [sp, #4]
   13d88:	mov	r3, #0
   13d8c:	str	r3, [sp]
   13d90:	add	r3, sp, #4
   13d94:	bl	13a3c <table_set@@Base>
   13d98:	mov	sp, fp
   13d9c:	pop	{fp, pc}

00013da0 <table_set_uint@@Base>:
   13da0:	push	{fp, lr}
   13da4:	mov	fp, sp
   13da8:	sub	sp, sp, #8
   13dac:	str	r3, [sp, #4]
   13db0:	mov	r3, #1
   13db4:	str	r3, [sp]
   13db8:	add	r3, sp, #4
   13dbc:	bl	13a3c <table_set@@Base>
   13dc0:	mov	sp, fp
   13dc4:	pop	{fp, pc}

00013dc8 <table_set_int8@@Base>:
   13dc8:	push	{fp, lr}
   13dcc:	mov	fp, sp
   13dd0:	sub	sp, sp, #8
   13dd4:	strb	r3, [fp, #-1]
   13dd8:	mov	r3, #2
   13ddc:	str	r3, [sp]
   13de0:	sub	r3, fp, #1
   13de4:	bl	13a3c <table_set@@Base>
   13de8:	mov	sp, fp
   13dec:	pop	{fp, pc}

00013df0 <table_set_uint8@@Base>:
   13df0:	push	{fp, lr}
   13df4:	mov	fp, sp
   13df8:	sub	sp, sp, #8
   13dfc:	strb	r3, [fp, #-1]
   13e00:	mov	r3, #3
   13e04:	str	r3, [sp]
   13e08:	sub	r3, fp, #1
   13e0c:	bl	13a3c <table_set@@Base>
   13e10:	mov	sp, fp
   13e14:	pop	{fp, pc}

00013e18 <table_set_int16@@Base>:
   13e18:	push	{fp, lr}
   13e1c:	mov	fp, sp
   13e20:	sub	sp, sp, #8
   13e24:	strh	r3, [fp, #-2]
   13e28:	mov	r3, #4
   13e2c:	str	r3, [sp]
   13e30:	sub	r3, fp, #2
   13e34:	bl	13a3c <table_set@@Base>
   13e38:	mov	sp, fp
   13e3c:	pop	{fp, pc}

00013e40 <table_set_uint16@@Base>:
   13e40:	push	{fp, lr}
   13e44:	mov	fp, sp
   13e48:	sub	sp, sp, #8
   13e4c:	strh	r3, [fp, #-2]
   13e50:	mov	r3, #5
   13e54:	str	r3, [sp]
   13e58:	sub	r3, fp, #2
   13e5c:	bl	13a3c <table_set@@Base>
   13e60:	mov	sp, fp
   13e64:	pop	{fp, pc}

00013e68 <table_set_int32@@Base>:
   13e68:	push	{fp, lr}
   13e6c:	mov	fp, sp
   13e70:	sub	sp, sp, #8
   13e74:	str	r3, [sp, #4]
   13e78:	mov	r3, #6
   13e7c:	str	r3, [sp]
   13e80:	add	r3, sp, #4
   13e84:	bl	13a3c <table_set@@Base>
   13e88:	mov	sp, fp
   13e8c:	pop	{fp, pc}

00013e90 <table_set_uint32@@Base>:
   13e90:	push	{fp, lr}
   13e94:	mov	fp, sp
   13e98:	sub	sp, sp, #8
   13e9c:	str	r3, [sp, #4]
   13ea0:	mov	r3, #7
   13ea4:	str	r3, [sp]
   13ea8:	add	r3, sp, #4
   13eac:	bl	13a3c <table_set@@Base>
   13eb0:	mov	sp, fp
   13eb4:	pop	{fp, pc}

00013eb8 <table_set_int64@@Base>:
   13eb8:	push	{fp, lr}
   13ebc:	mov	fp, sp
   13ec0:	sub	sp, sp, #16
   13ec4:	ldr	r3, [fp, #12]
   13ec8:	str	r3, [sp, #12]
   13ecc:	ldr	r3, [fp, #8]
   13ed0:	str	r3, [sp, #8]
   13ed4:	mov	r3, #8
   13ed8:	str	r3, [sp]
   13edc:	add	r3, sp, #8
   13ee0:	bl	13a3c <table_set@@Base>
   13ee4:	mov	sp, fp
   13ee8:	pop	{fp, pc}

00013eec <table_set_uint64@@Base>:
   13eec:	push	{fp, lr}
   13ef0:	mov	fp, sp
   13ef4:	sub	sp, sp, #16
   13ef8:	ldr	r3, [fp, #12]
   13efc:	str	r3, [sp, #12]
   13f00:	ldr	r3, [fp, #8]
   13f04:	str	r3, [sp, #8]
   13f08:	mov	r3, #9
   13f0c:	str	r3, [sp]
   13f10:	add	r3, sp, #8
   13f14:	bl	13a3c <table_set@@Base>
   13f18:	mov	sp, fp
   13f1c:	pop	{fp, pc}

00013f20 <table_set_short@@Base>:
   13f20:	push	{fp, lr}
   13f24:	mov	fp, sp
   13f28:	sub	sp, sp, #8
   13f2c:	strh	r3, [fp, #-2]
   13f30:	mov	r3, #10
   13f34:	str	r3, [sp]
   13f38:	sub	r3, fp, #2
   13f3c:	bl	13a3c <table_set@@Base>
   13f40:	mov	sp, fp
   13f44:	pop	{fp, pc}

00013f48 <table_set_ushort@@Base>:
   13f48:	push	{fp, lr}
   13f4c:	mov	fp, sp
   13f50:	sub	sp, sp, #8
   13f54:	strh	r3, [fp, #-2]
   13f58:	mov	r3, #11
   13f5c:	str	r3, [sp]
   13f60:	sub	r3, fp, #2
   13f64:	bl	13a3c <table_set@@Base>
   13f68:	mov	sp, fp
   13f6c:	pop	{fp, pc}

00013f70 <table_set_long@@Base>:
   13f70:	push	{fp, lr}
   13f74:	mov	fp, sp
   13f78:	sub	sp, sp, #8
   13f7c:	str	r3, [sp, #4]
   13f80:	mov	r3, #12
   13f84:	str	r3, [sp]
   13f88:	add	r3, sp, #4
   13f8c:	bl	13a3c <table_set@@Base>
   13f90:	mov	sp, fp
   13f94:	pop	{fp, pc}

00013f98 <table_set_ulong@@Base>:
   13f98:	push	{fp, lr}
   13f9c:	mov	fp, sp
   13fa0:	sub	sp, sp, #8
   13fa4:	str	r3, [sp, #4]
   13fa8:	mov	r3, #13
   13fac:	str	r3, [sp]
   13fb0:	add	r3, sp, #4
   13fb4:	bl	13a3c <table_set@@Base>
   13fb8:	mov	sp, fp
   13fbc:	pop	{fp, pc}

00013fc0 <table_set_llong@@Base>:
   13fc0:	push	{fp, lr}
   13fc4:	mov	fp, sp
   13fc8:	sub	sp, sp, #16
   13fcc:	ldr	r3, [fp, #12]
   13fd0:	str	r3, [sp, #12]
   13fd4:	ldr	r3, [fp, #8]
   13fd8:	str	r3, [sp, #8]
   13fdc:	mov	r3, #14
   13fe0:	str	r3, [sp]
   13fe4:	add	r3, sp, #8
   13fe8:	bl	13a3c <table_set@@Base>
   13fec:	mov	sp, fp
   13ff0:	pop	{fp, pc}

00013ff4 <table_set_ullong@@Base>:
   13ff4:	push	{fp, lr}
   13ff8:	mov	fp, sp
   13ffc:	sub	sp, sp, #16
   14000:	ldr	r3, [fp, #12]
   14004:	str	r3, [sp, #12]
   14008:	ldr	r3, [fp, #8]
   1400c:	str	r3, [sp, #8]
   14010:	mov	r3, #15
   14014:	str	r3, [sp]
   14018:	add	r3, sp, #8
   1401c:	bl	13a3c <table_set@@Base>
   14020:	mov	sp, fp
   14024:	pop	{fp, pc}

00014028 <table_set_float@@Base>:
   14028:	push	{fp, lr}
   1402c:	mov	fp, sp
   14030:	sub	sp, sp, #8
   14034:	mov	r3, #16
   14038:	vstr	s0, [sp, #4]
   1403c:	str	r3, [sp]
   14040:	add	r3, sp, #4
   14044:	bl	13a3c <table_set@@Base>
   14048:	mov	sp, fp
   1404c:	pop	{fp, pc}

00014050 <table_set_double@@Base>:
   14050:	push	{fp, lr}
   14054:	mov	fp, sp
   14058:	sub	sp, sp, #16
   1405c:	mov	r3, #17
   14060:	vstr	d0, [sp, #8]
   14064:	str	r3, [sp]
   14068:	add	r3, sp, #8
   1406c:	bl	13a3c <table_set@@Base>
   14070:	mov	sp, fp
   14074:	pop	{fp, pc}

00014078 <table_set_ldouble@@Base>:
   14078:	push	{fp, lr}
   1407c:	mov	fp, sp
   14080:	sub	sp, sp, #16
   14084:	mov	r3, #18
   14088:	vstr	d0, [sp, #8]
   1408c:	str	r3, [sp]
   14090:	add	r3, sp, #8
   14094:	bl	13a3c <table_set@@Base>
   14098:	mov	sp, fp
   1409c:	pop	{fp, pc}

000140a0 <table_set_string@@Base>:
   140a0:	push	{fp, lr}
   140a4:	mov	fp, sp
   140a8:	sub	sp, sp, #8
   140ac:	mov	ip, #21
   140b0:	str	ip, [sp]
   140b4:	bl	13a3c <table_set@@Base>
   140b8:	mov	sp, fp
   140bc:	pop	{fp, pc}

000140c0 <table_set_char@@Base>:
   140c0:	push	{fp, lr}
   140c4:	mov	fp, sp
   140c8:	sub	sp, sp, #8
   140cc:	strb	r3, [fp, #-1]
   140d0:	mov	r3, #19
   140d4:	str	r3, [sp]
   140d8:	sub	r3, fp, #1
   140dc:	bl	13a3c <table_set@@Base>
   140e0:	mov	sp, fp
   140e4:	pop	{fp, pc}

000140e8 <table_set_uchar@@Base>:
   140e8:	push	{fp, lr}
   140ec:	mov	fp, sp
   140f0:	sub	sp, sp, #8
   140f4:	strb	r3, [fp, #-1]
   140f8:	mov	r3, #20
   140fc:	str	r3, [sp]
   14100:	sub	r3, fp, #1
   14104:	bl	13a3c <table_set@@Base>
   14108:	mov	sp, fp
   1410c:	pop	{fp, pc}

00014110 <table_set_ptr@@Base>:
   14110:	push	{fp, lr}
   14114:	mov	fp, sp
   14118:	sub	sp, sp, #8
   1411c:	mov	ip, #23
   14120:	str	ip, [sp]
   14124:	bl	13a3c <table_set@@Base>
   14128:	mov	sp, fp
   1412c:	pop	{fp, pc}

00014130 <table_cell_init@@Base>:
   14130:	push	{r4, sl, fp, lr}
   14134:	add	fp, sp, #8
   14138:	mov	r4, r2
   1413c:	bl	13810 <table_get_row_ptr@@Base>
   14140:	ldr	r0, [r0]
   14144:	mov	r1, #0
   14148:	str	r1, [r0, r4, lsl #2]
   1414c:	pop	{r4, sl, fp, pc}

00014150 <table_get_cell_ptr@@Base>:
   14150:	push	{r4, sl, fp, lr}
   14154:	add	fp, sp, #8
   14158:	mov	r4, r2
   1415c:	bl	13810 <table_get_row_ptr@@Base>
   14160:	ldr	r0, [r0]
   14164:	add	r0, r0, r4, lsl #2
   14168:	pop	{r4, sl, fp, pc}

0001416c <table_cell_destroy@@Base>:
   1416c:	push	{r4, r5, r6, sl, fp, lr}
   14170:	add	fp, sp, #16
   14174:	mov	r5, r1
   14178:	mov	r1, r2
   1417c:	mov	r4, r2
   14180:	mov	r6, r0
   14184:	bl	12c40 <table_get_column_data_type@@Base>
   14188:	cmp	r0, #23
   1418c:	popeq	{r4, r5, r6, sl, fp, pc}
   14190:	mov	r0, r6
   14194:	mov	r1, r5
   14198:	bl	13810 <table_get_row_ptr@@Base>
   1419c:	ldr	r0, [r0]
   141a0:	ldr	r0, [r0, r4, lsl #2]
   141a4:	cmp	r0, #0
   141a8:	beq	141b4 <table_cell_destroy@@Base+0x48>
   141ac:	pop	{r4, r5, r6, sl, fp, lr}
   141b0:	b	11ed0 <free@plt>
   141b4:	pop	{r4, r5, r6, sl, fp, pc}

000141b8 <table_cell_to_buffer@@Base>:
   141b8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   141bc:	add	fp, sp, #24
   141c0:	sub	sp, sp, #8
   141c4:	mov	r7, r1
   141c8:	mov	r1, r2
   141cc:	mov	r5, r3
   141d0:	mov	r6, r2
   141d4:	mov	r4, r0
   141d8:	bl	12c40 <table_get_column_data_type@@Base>
   141dc:	cmp	r0, #23
   141e0:	bhi	144d0 <table_cell_to_buffer@@Base+0x318>
   141e4:	ldr	r8, [fp, #8]
   141e8:	add	r1, pc, #0
   141ec:	ldr	pc, [r1, r0, lsl #2]
   141f0:	andeq	r4, r1, r0, asr r2
   141f4:	andeq	r4, r1, r4, ror #4
   141f8:	andeq	r4, r1, r8, ror r2
   141fc:	andeq	r4, r1, ip, lsl #5
   14200:	andeq	r4, r1, r0, lsr #5
   14204:			; <UNDEFINED> instruction: 0x000142b4
   14208:	andeq	r4, r1, r8, asr #5
   1420c:	ldrdeq	r4, [r1], -ip
   14210:	strdeq	r4, [r1], -ip
   14214:	andeq	r4, r1, r0, lsl r3
   14218:	andeq	r4, r1, r4, lsr #6
   1421c:	andeq	r4, r1, r4, asr #6
   14220:	andeq	r4, r1, r4, ror #6
   14224:	andeq	r4, r1, r4, lsl #7
   14228:	andeq	r4, r1, r4, lsr #7
   1422c:	andeq	r4, r1, r4, asr #7
   14230:	andeq	r4, r1, r4, ror #7
   14234:	andeq	r4, r1, r8, lsl #8
   14238:	andeq	r4, r1, r8, lsr #8
   1423c:	andeq	r4, r1, r4, asr r4
   14240:	andeq	r4, r1, r8, ror #8
   14244:	andeq	r4, r1, r8, lsl #9
   14248:	andeq	r4, r1, r8, lsr #9
   1424c:	ldrdeq	r4, [r1], -ip
   14250:	mov	r0, r4
   14254:	mov	r1, r7
   14258:	mov	r2, r6
   1425c:	bl	135cc <table_get_int@@Base>
   14260:	b	144b8 <table_cell_to_buffer@@Base+0x300>
   14264:	mov	r0, r4
   14268:	mov	r1, r7
   1426c:	mov	r2, r6
   14270:	bl	135e4 <table_get_uint@@Base>
   14274:	b	142ec <table_cell_to_buffer@@Base+0x134>
   14278:	mov	r0, r4
   1427c:	mov	r1, r7
   14280:	mov	r2, r6
   14284:	bl	135fc <table_get_int8@@Base>
   14288:	b	144b8 <table_cell_to_buffer@@Base+0x300>
   1428c:	mov	r0, r4
   14290:	mov	r1, r7
   14294:	mov	r2, r6
   14298:	bl	13614 <table_get_uint8@@Base>
   1429c:	b	142ec <table_cell_to_buffer@@Base+0x134>
   142a0:	mov	r0, r4
   142a4:	mov	r1, r7
   142a8:	mov	r2, r6
   142ac:	bl	1362c <table_get_int16@@Base>
   142b0:	b	144b8 <table_cell_to_buffer@@Base+0x300>
   142b4:	mov	r0, r4
   142b8:	mov	r1, r7
   142bc:	mov	r2, r6
   142c0:	bl	13644 <table_get_uint16@@Base>
   142c4:	b	142ec <table_cell_to_buffer@@Base+0x134>
   142c8:	mov	r0, r4
   142cc:	mov	r1, r7
   142d0:	mov	r2, r6
   142d4:	bl	1365c <table_get_int32@@Base>
   142d8:	b	144b8 <table_cell_to_buffer@@Base+0x300>
   142dc:	mov	r0, r4
   142e0:	mov	r1, r7
   142e4:	mov	r2, r6
   142e8:	bl	13674 <table_get_uint32@@Base>
   142ec:	movw	r2, #19795	; 0x4d53
   142f0:	mov	r3, r0
   142f4:	movt	r2, #1
   142f8:	b	144c4 <table_cell_to_buffer@@Base+0x30c>
   142fc:	mov	r0, r4
   14300:	mov	r1, r7
   14304:	mov	r2, r6
   14308:	bl	1368c <table_get_int64@@Base>
   1430c:	b	143b4 <table_cell_to_buffer@@Base+0x1fc>
   14310:	mov	r0, r4
   14314:	mov	r1, r7
   14318:	mov	r2, r6
   1431c:	bl	136a4 <table_get_uint64@@Base>
   14320:	b	143d4 <table_cell_to_buffer@@Base+0x21c>
   14324:	mov	r0, r4
   14328:	mov	r1, r7
   1432c:	mov	r2, r6
   14330:	bl	136bc <table_get_short@@Base>
   14334:	movw	r2, #19808	; 0x4d60
   14338:	mov	r3, r0
   1433c:	movt	r2, #1
   14340:	b	144c4 <table_cell_to_buffer@@Base+0x30c>
   14344:	mov	r0, r4
   14348:	mov	r1, r7
   1434c:	mov	r2, r6
   14350:	bl	136d4 <table_get_ushort@@Base>
   14354:	movw	r2, #19812	; 0x4d64
   14358:	mov	r3, r0
   1435c:	movt	r2, #1
   14360:	b	144c4 <table_cell_to_buffer@@Base+0x30c>
   14364:	mov	r0, r4
   14368:	mov	r1, r7
   1436c:	mov	r2, r6
   14370:	bl	136ec <table_get_long@@Base>
   14374:	movw	r2, #19816	; 0x4d68
   14378:	mov	r3, r0
   1437c:	movt	r2, #1
   14380:	b	144c4 <table_cell_to_buffer@@Base+0x30c>
   14384:	mov	r0, r4
   14388:	mov	r1, r7
   1438c:	mov	r2, r6
   14390:	bl	13704 <table_get_ulong@@Base>
   14394:	movw	r2, #19820	; 0x4d6c
   14398:	mov	r3, r0
   1439c:	movt	r2, #1
   143a0:	b	144c4 <table_cell_to_buffer@@Base+0x30c>
   143a4:	mov	r0, r4
   143a8:	mov	r1, r7
   143ac:	mov	r2, r6
   143b0:	bl	1371c <table_get_llong@@Base>
   143b4:	movw	r2, #19798	; 0x4d56
   143b8:	stm	sp, {r0, r1}
   143bc:	movt	r2, #1
   143c0:	b	14444 <table_cell_to_buffer@@Base+0x28c>
   143c4:	mov	r0, r4
   143c8:	mov	r1, r7
   143cc:	mov	r2, r6
   143d0:	bl	13734 <table_get_ullong@@Base>
   143d4:	movw	r2, #19803	; 0x4d5b
   143d8:	stm	sp, {r0, r1}
   143dc:	movt	r2, #1
   143e0:	b	14444 <table_cell_to_buffer@@Base+0x28c>
   143e4:	mov	r0, r4
   143e8:	mov	r1, r7
   143ec:	mov	r2, r6
   143f0:	bl	1374c <table_get_float@@Base>
   143f4:	movw	r2, #19827	; 0x4d73
   143f8:	vcvt.f64.f32	d16, s0
   143fc:	vstr	d16, [sp]
   14400:	movt	r2, #1
   14404:	b	14444 <table_cell_to_buffer@@Base+0x28c>
   14408:	mov	r0, r4
   1440c:	mov	r1, r7
   14410:	mov	r2, r6
   14414:	bl	13764 <table_get_double@@Base>
   14418:	movw	r2, #19830	; 0x4d76
   1441c:	vstr	d0, [sp]
   14420:	movt	r2, #1
   14424:	b	14444 <table_cell_to_buffer@@Base+0x28c>
   14428:	mov	r0, r4
   1442c:	mov	r1, r7
   14430:	mov	r2, r6
   14434:	bl	1377c <table_get_ldouble@@Base>
   14438:	movw	r2, #19834	; 0x4d7a
   1443c:	vstr	d0, [sp]
   14440:	movt	r2, #1
   14444:	mov	r0, r5
   14448:	mov	r1, r8
   1444c:	bl	11f30 <snprintf@plt>
   14450:	b	144d0 <table_cell_to_buffer@@Base+0x318>
   14454:	mov	r0, r4
   14458:	mov	r1, r7
   1445c:	mov	r2, r6
   14460:	bl	13794 <table_get_char@@Base>
   14464:	b	14478 <table_cell_to_buffer@@Base+0x2c0>
   14468:	mov	r0, r4
   1446c:	mov	r1, r7
   14470:	mov	r2, r6
   14474:	bl	137ac <table_get_uchar@@Base>
   14478:	movw	r2, #19838	; 0x4d7e
   1447c:	mov	r3, r0
   14480:	movt	r2, #1
   14484:	b	144c4 <table_cell_to_buffer@@Base+0x30c>
   14488:	mov	r0, r4
   1448c:	mov	r1, r7
   14490:	mov	r2, r6
   14494:	bl	137c4 <table_get_string@@Base>
   14498:	movw	r2, #19824	; 0x4d70
   1449c:	mov	r3, r0
   144a0:	movt	r2, #1
   144a4:	b	144c4 <table_cell_to_buffer@@Base+0x30c>
   144a8:	mov	r0, r4
   144ac:	mov	r1, r7
   144b0:	mov	r2, r6
   144b4:	bl	135b4 <table_get_bool@@Base>
   144b8:	movw	r2, #19792	; 0x4d50
   144bc:	mov	r3, r0
   144c0:	movt	r2, #1
   144c4:	mov	r0, r5
   144c8:	mov	r1, r8
   144cc:	bl	11f30 <snprintf@plt>
   144d0:	mov	r0, #0
   144d4:	sub	sp, fp, #24
   144d8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   144dc:	mov	r0, r4
   144e0:	mov	r1, r7
   144e4:	mov	r2, r6
   144e8:	bl	137d8 <table_get_ptr@@Base>
   144ec:	movw	r2, #19841	; 0x4d81
   144f0:	mov	r3, r0
   144f4:	movt	r2, #1
   144f8:	b	144c4 <table_cell_to_buffer@@Base+0x30c>

000144fc <table_cell_from_buffer@@Base>:
   144fc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14500:	add	fp, sp, #24
   14504:	sub	sp, sp, #264	; 0x108
   14508:	mov	r5, r1
   1450c:	mov	r1, r2
   14510:	mov	r7, r3
   14514:	mov	r4, r2
   14518:	mov	r6, r0
   1451c:	bl	12c40 <table_get_column_data_type@@Base>
   14520:	cmp	r0, #23
   14524:	bhi	14af8 <table_cell_from_buffer@@Base+0x5fc>
   14528:	add	r1, pc, #0
   1452c:	ldr	pc, [r1, r0, lsl #2]
   14530:	muleq	r1, r0, r5
   14534:	andeq	r4, r1, r8, asr #11
   14538:	andeq	r4, r1, r0, lsl #12
   1453c:	andeq	r4, r1, r8, lsr r6
   14540:	andeq	r4, r1, r0, ror r6
   14544:	andeq	r4, r1, r8, lsr #13
   14548:	andeq	r4, r1, r0, ror #13
   1454c:	andeq	r4, r1, r8, lsl r7
   14550:	andeq	r4, r1, r0, asr r7
   14554:	muleq	r1, r0, r7
   14558:	ldrdeq	r4, [r1], -r0
   1455c:	andeq	r4, r1, r8, lsl #16
   14560:	andeq	r4, r1, r0, asr #16
   14564:	andeq	r4, r1, r8, ror r8
   14568:			; <UNDEFINED> instruction: 0x000148b0
   1456c:	strdeq	r4, [r1], -r0
   14570:	andeq	r4, r1, r0, lsr r9
   14574:	andeq	r4, r1, r8, ror #18
   14578:	andeq	r4, r1, r0, lsr #19
   1457c:	ldrdeq	r4, [r1], -r8
   14580:	andeq	r4, r1, r0, lsl sl
   14584:	andeq	r4, r1, r8, asr #20
   14588:	andeq	r4, r1, r0, lsl #21
   1458c:	andeq	r4, r1, r4, asr #21
   14590:	movw	r1, #19792	; 0x4d50
   14594:	add	r2, sp, #8
   14598:	mov	r0, r7
   1459c:	movt	r1, #1
   145a0:	bl	11f3c <__isoc99_sscanf@plt>
   145a4:	mvn	r7, #0
   145a8:	cmp	r0, #1
   145ac:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   145b0:	ldr	r3, [sp, #8]
   145b4:	mov	r0, r6
   145b8:	mov	r1, r5
   145bc:	mov	r2, r4
   145c0:	bl	13d78 <table_set_int@@Base>
   145c4:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   145c8:	movw	r1, #19795	; 0x4d53
   145cc:	add	r2, sp, #8
   145d0:	mov	r0, r7
   145d4:	movt	r1, #1
   145d8:	bl	11f3c <__isoc99_sscanf@plt>
   145dc:	mvn	r7, #0
   145e0:	cmp	r0, #1
   145e4:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   145e8:	ldr	r3, [sp, #8]
   145ec:	mov	r0, r6
   145f0:	mov	r1, r5
   145f4:	mov	r2, r4
   145f8:	bl	13da0 <table_set_uint@@Base>
   145fc:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   14600:	movw	r1, #19844	; 0x4d84
   14604:	add	r2, sp, #8
   14608:	mov	r0, r7
   1460c:	movt	r1, #1
   14610:	bl	11f3c <__isoc99_sscanf@plt>
   14614:	mvn	r7, #0
   14618:	cmp	r0, #1
   1461c:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   14620:	ldrsb	r3, [sp, #8]
   14624:	mov	r0, r6
   14628:	mov	r1, r5
   1462c:	mov	r2, r4
   14630:	bl	13dc8 <table_set_int8@@Base>
   14634:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   14638:	movw	r1, #19849	; 0x4d89
   1463c:	add	r2, sp, #8
   14640:	mov	r0, r7
   14644:	movt	r1, #1
   14648:	bl	11f3c <__isoc99_sscanf@plt>
   1464c:	mvn	r7, #0
   14650:	cmp	r0, #1
   14654:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   14658:	ldrb	r3, [sp, #8]
   1465c:	mov	r0, r6
   14660:	mov	r1, r5
   14664:	mov	r2, r4
   14668:	bl	13df0 <table_set_uint8@@Base>
   1466c:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   14670:	movw	r1, #19808	; 0x4d60
   14674:	add	r2, sp, #8
   14678:	mov	r0, r7
   1467c:	movt	r1, #1
   14680:	bl	11f3c <__isoc99_sscanf@plt>
   14684:	mvn	r7, #0
   14688:	cmp	r0, #1
   1468c:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   14690:	ldrsh	r3, [sp, #8]
   14694:	mov	r0, r6
   14698:	mov	r1, r5
   1469c:	mov	r2, r4
   146a0:	bl	13e18 <table_set_int16@@Base>
   146a4:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   146a8:	movw	r1, #19812	; 0x4d64
   146ac:	add	r2, sp, #8
   146b0:	mov	r0, r7
   146b4:	movt	r1, #1
   146b8:	bl	11f3c <__isoc99_sscanf@plt>
   146bc:	mvn	r7, #0
   146c0:	cmp	r0, #1
   146c4:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   146c8:	ldrh	r3, [sp, #8]
   146cc:	mov	r0, r6
   146d0:	mov	r1, r5
   146d4:	mov	r2, r4
   146d8:	bl	13e40 <table_set_uint16@@Base>
   146dc:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   146e0:	movw	r1, #19792	; 0x4d50
   146e4:	add	r2, sp, #8
   146e8:	mov	r0, r7
   146ec:	movt	r1, #1
   146f0:	bl	11f3c <__isoc99_sscanf@plt>
   146f4:	mvn	r7, #0
   146f8:	cmp	r0, #1
   146fc:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   14700:	ldr	r3, [sp, #8]
   14704:	mov	r0, r6
   14708:	mov	r1, r5
   1470c:	mov	r2, r4
   14710:	bl	13e68 <table_set_int32@@Base>
   14714:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   14718:	movw	r1, #19795	; 0x4d53
   1471c:	add	r2, sp, #8
   14720:	mov	r0, r7
   14724:	movt	r1, #1
   14728:	bl	11f3c <__isoc99_sscanf@plt>
   1472c:	mvn	r7, #0
   14730:	cmp	r0, #1
   14734:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   14738:	ldr	r3, [sp, #8]
   1473c:	mov	r0, r6
   14740:	mov	r1, r5
   14744:	mov	r2, r4
   14748:	bl	13e90 <table_set_uint32@@Base>
   1474c:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   14750:	movw	r1, #19798	; 0x4d56
   14754:	add	r2, sp, #8
   14758:	mov	r0, r7
   1475c:	movt	r1, #1
   14760:	bl	11f3c <__isoc99_sscanf@plt>
   14764:	mvn	r7, #0
   14768:	cmp	r0, #1
   1476c:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   14770:	ldr	r0, [sp, #8]
   14774:	ldr	r1, [sp, #12]
   14778:	mov	r2, r4
   1477c:	stm	sp, {r0, r1}
   14780:	mov	r0, r6
   14784:	mov	r1, r5
   14788:	bl	13eb8 <table_set_int64@@Base>
   1478c:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   14790:	movw	r1, #19803	; 0x4d5b
   14794:	add	r2, sp, #8
   14798:	mov	r0, r7
   1479c:	movt	r1, #1
   147a0:	bl	11f3c <__isoc99_sscanf@plt>
   147a4:	mvn	r7, #0
   147a8:	cmp	r0, #1
   147ac:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   147b0:	ldr	r0, [sp, #8]
   147b4:	ldr	r1, [sp, #12]
   147b8:	mov	r2, r4
   147bc:	stm	sp, {r0, r1}
   147c0:	mov	r0, r6
   147c4:	mov	r1, r5
   147c8:	bl	13eec <table_set_uint64@@Base>
   147cc:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   147d0:	movw	r1, #19808	; 0x4d60
   147d4:	add	r2, sp, #8
   147d8:	mov	r0, r7
   147dc:	movt	r1, #1
   147e0:	bl	11f3c <__isoc99_sscanf@plt>
   147e4:	mvn	r7, #0
   147e8:	cmp	r0, #1
   147ec:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   147f0:	ldrsh	r3, [sp, #8]
   147f4:	mov	r0, r6
   147f8:	mov	r1, r5
   147fc:	mov	r2, r4
   14800:	bl	13f20 <table_set_short@@Base>
   14804:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   14808:	movw	r1, #19812	; 0x4d64
   1480c:	add	r2, sp, #8
   14810:	mov	r0, r7
   14814:	movt	r1, #1
   14818:	bl	11f3c <__isoc99_sscanf@plt>
   1481c:	mvn	r7, #0
   14820:	cmp	r0, #1
   14824:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   14828:	ldrh	r3, [sp, #8]
   1482c:	mov	r0, r6
   14830:	mov	r1, r5
   14834:	mov	r2, r4
   14838:	bl	13f48 <table_set_ushort@@Base>
   1483c:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   14840:	movw	r1, #19816	; 0x4d68
   14844:	add	r2, sp, #8
   14848:	mov	r0, r7
   1484c:	movt	r1, #1
   14850:	bl	11f3c <__isoc99_sscanf@plt>
   14854:	mvn	r7, #0
   14858:	cmp	r0, #1
   1485c:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   14860:	ldr	r3, [sp, #8]
   14864:	mov	r0, r6
   14868:	mov	r1, r5
   1486c:	mov	r2, r4
   14870:	bl	13f70 <table_set_long@@Base>
   14874:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   14878:	movw	r1, #19820	; 0x4d6c
   1487c:	add	r2, sp, #8
   14880:	mov	r0, r7
   14884:	movt	r1, #1
   14888:	bl	11f3c <__isoc99_sscanf@plt>
   1488c:	mvn	r7, #0
   14890:	cmp	r0, #1
   14894:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   14898:	ldr	r3, [sp, #8]
   1489c:	mov	r0, r6
   148a0:	mov	r1, r5
   148a4:	mov	r2, r4
   148a8:	bl	13f98 <table_set_ulong@@Base>
   148ac:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   148b0:	movw	r1, #19798	; 0x4d56
   148b4:	add	r2, sp, #8
   148b8:	mov	r0, r7
   148bc:	movt	r1, #1
   148c0:	bl	11f3c <__isoc99_sscanf@plt>
   148c4:	mvn	r7, #0
   148c8:	cmp	r0, #1
   148cc:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   148d0:	ldr	r0, [sp, #8]
   148d4:	ldr	r1, [sp, #12]
   148d8:	mov	r2, r4
   148dc:	stm	sp, {r0, r1}
   148e0:	mov	r0, r6
   148e4:	mov	r1, r5
   148e8:	bl	13fc0 <table_set_llong@@Base>
   148ec:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   148f0:	movw	r1, #19803	; 0x4d5b
   148f4:	add	r2, sp, #8
   148f8:	mov	r0, r7
   148fc:	movt	r1, #1
   14900:	bl	11f3c <__isoc99_sscanf@plt>
   14904:	mvn	r7, #0
   14908:	cmp	r0, #1
   1490c:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   14910:	ldr	r0, [sp, #8]
   14914:	ldr	r1, [sp, #12]
   14918:	mov	r2, r4
   1491c:	stm	sp, {r0, r1}
   14920:	mov	r0, r6
   14924:	mov	r1, r5
   14928:	bl	13ff4 <table_set_ullong@@Base>
   1492c:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   14930:	movw	r1, #19827	; 0x4d73
   14934:	add	r2, sp, #8
   14938:	mov	r0, r7
   1493c:	movt	r1, #1
   14940:	bl	11f3c <__isoc99_sscanf@plt>
   14944:	mvn	r7, #0
   14948:	cmp	r0, #1
   1494c:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   14950:	vldr	s0, [sp, #8]
   14954:	mov	r0, r6
   14958:	mov	r1, r5
   1495c:	mov	r2, r4
   14960:	bl	14028 <table_set_float@@Base>
   14964:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   14968:	movw	r1, #19830	; 0x4d76
   1496c:	add	r2, sp, #8
   14970:	mov	r0, r7
   14974:	movt	r1, #1
   14978:	bl	11f3c <__isoc99_sscanf@plt>
   1497c:	mvn	r7, #0
   14980:	cmp	r0, #1
   14984:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   14988:	vldr	d0, [sp, #8]
   1498c:	mov	r0, r6
   14990:	mov	r1, r5
   14994:	mov	r2, r4
   14998:	bl	14050 <table_set_double@@Base>
   1499c:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   149a0:	movw	r1, #19834	; 0x4d7a
   149a4:	add	r2, sp, #8
   149a8:	mov	r0, r7
   149ac:	movt	r1, #1
   149b0:	bl	11f3c <__isoc99_sscanf@plt>
   149b4:	mvn	r7, #0
   149b8:	cmp	r0, #1
   149bc:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   149c0:	vldr	d0, [sp, #8]
   149c4:	mov	r0, r6
   149c8:	mov	r1, r5
   149cc:	mov	r2, r4
   149d0:	bl	14078 <table_set_ldouble@@Base>
   149d4:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   149d8:	movw	r1, #19838	; 0x4d7e
   149dc:	add	r2, sp, #8
   149e0:	mov	r0, r7
   149e4:	movt	r1, #1
   149e8:	bl	11f3c <__isoc99_sscanf@plt>
   149ec:	mvn	r7, #0
   149f0:	cmp	r0, #1
   149f4:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   149f8:	ldrb	r3, [sp, #8]
   149fc:	mov	r0, r6
   14a00:	mov	r1, r5
   14a04:	mov	r2, r4
   14a08:	bl	140c0 <table_set_char@@Base>
   14a0c:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   14a10:	movw	r1, #19838	; 0x4d7e
   14a14:	add	r2, sp, #8
   14a18:	mov	r0, r7
   14a1c:	movt	r1, #1
   14a20:	bl	11f3c <__isoc99_sscanf@plt>
   14a24:	mvn	r7, #0
   14a28:	cmp	r0, #1
   14a2c:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   14a30:	ldrb	r3, [sp, #8]
   14a34:	mov	r0, r6
   14a38:	mov	r1, r5
   14a3c:	mov	r2, r4
   14a40:	bl	140e8 <table_set_uchar@@Base>
   14a44:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   14a48:	movw	r1, #19824	; 0x4d70
   14a4c:	add	r2, sp, #8
   14a50:	mov	r0, r7
   14a54:	movt	r1, #1
   14a58:	bl	11f3c <__isoc99_sscanf@plt>
   14a5c:	mvn	r7, #0
   14a60:	cmp	r0, #1
   14a64:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   14a68:	add	r3, sp, #8
   14a6c:	mov	r0, r6
   14a70:	mov	r1, r5
   14a74:	mov	r2, r4
   14a78:	bl	140a0 <table_set_string@@Base>
   14a7c:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   14a80:	movw	r1, #19792	; 0x4d50
   14a84:	add	r2, sp, #8
   14a88:	mov	r0, r7
   14a8c:	movt	r1, #1
   14a90:	bl	11f3c <__isoc99_sscanf@plt>
   14a94:	mvn	r7, #0
   14a98:	cmp	r0, #1
   14a9c:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   14aa0:	ldr	r0, [sp, #8]
   14aa4:	cmp	r0, #0
   14aa8:	beq	14b08 <table_cell_from_buffer@@Base+0x60c>
   14aac:	mov	r0, r6
   14ab0:	mov	r1, r5
   14ab4:	mov	r2, r4
   14ab8:	mov	r3, #1
   14abc:	bl	13d50 <table_set_bool@@Base>
   14ac0:	b	14af8 <table_cell_from_buffer@@Base+0x5fc>
   14ac4:	movw	r1, #19841	; 0x4d81
   14ac8:	add	r2, sp, #8
   14acc:	mov	r0, r7
   14ad0:	movt	r1, #1
   14ad4:	bl	11f3c <__isoc99_sscanf@plt>
   14ad8:	mvn	r7, #0
   14adc:	cmp	r0, #1
   14ae0:	bne	14afc <table_cell_from_buffer@@Base+0x600>
   14ae4:	ldr	r3, [sp, #8]
   14ae8:	mov	r0, r6
   14aec:	mov	r1, r5
   14af0:	mov	r2, r4
   14af4:	bl	14110 <table_set_ptr@@Base>
   14af8:	mov	r7, #0
   14afc:	mov	r0, r7
   14b00:	sub	sp, fp, #24
   14b04:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14b08:	mov	r0, r6
   14b0c:	mov	r1, r5
   14b10:	mov	r2, r4
   14b14:	mov	r3, #0
   14b18:	mov	r7, #0
   14b1c:	bl	13d50 <table_set_bool@@Base>
   14b20:	b	14afc <table_cell_from_buffer@@Base+0x600>

00014b24 <table_cell_nullify@@Base>:
   14b24:	push	{r4, r5, fp, lr}
   14b28:	add	fp, sp, #8
   14b2c:	mov	r4, r2
   14b30:	bl	13810 <table_get_row_ptr@@Base>
   14b34:	ldr	r5, [r0]
   14b38:	ldr	r0, [r5, r4, lsl #2]
   14b3c:	cmp	r0, #0
   14b40:	beq	14b50 <table_cell_nullify@@Base+0x2c>
   14b44:	bl	11ed0 <free@plt>
   14b48:	mov	r0, #0
   14b4c:	str	r0, [r5, r4, lsl #2]
   14b50:	mov	r0, #0
   14b54:	pop	{r4, r5, fp, pc}

00014b58 <__libc_csu_init@@Base>:
   14b58:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14b5c:	mov	r7, r0
   14b60:	ldr	r6, [pc, #72]	; 14bb0 <__libc_csu_init@@Base+0x58>
   14b64:	ldr	r5, [pc, #72]	; 14bb4 <__libc_csu_init@@Base+0x5c>
   14b68:	add	r6, pc, r6
   14b6c:	add	r5, pc, r5
   14b70:	sub	r6, r6, r5
   14b74:	mov	r8, r1
   14b78:	mov	r9, r2
   14b7c:	bl	11e98 <strcmp@plt-0x20>
   14b80:	asrs	r6, r6, #2
   14b84:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14b88:	mov	r4, #0
   14b8c:	add	r4, r4, #1
   14b90:	ldr	r3, [r5], #4
   14b94:	mov	r2, r9
   14b98:	mov	r1, r8
   14b9c:	mov	r0, r7
   14ba0:	blx	r3
   14ba4:	cmp	r6, r4
   14ba8:	bne	14b8c <__libc_csu_init@@Base+0x34>
   14bac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14bb0:	muleq	r1, ip, r3
   14bb4:	muleq	r1, r4, r3

00014bb8 <__libc_csu_fini@@Base>:
   14bb8:	bx	lr

Disassembly of section .fini:

00014bbc <.fini>:
   14bbc:	push	{r3, lr}
   14bc0:	pop	{r3, pc}
