<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/impl/gwsynthesis/a2p25.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/hdl/a2p25.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/hdl/a2p25.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan 21 19:28:25 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>29368</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>16272</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>3</td>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>4</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT1 </td>
<td>clk_hdmi</td>
<td>clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>153.029(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>68.598(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>47.035(MHz)</td>
<td>24</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.941</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.514</td>
</tr>
<tr>
<td>2</td>
<td>3.941</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.514</td>
</tr>
<tr>
<td>3</td>
<td>3.950</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_6_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.514</td>
</tr>
<tr>
<td>4</td>
<td>3.950</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_12_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.514</td>
</tr>
<tr>
<td>5</td>
<td>4.143</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_4_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.321</td>
</tr>
<tr>
<td>6</td>
<td>4.143</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_7_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.321</td>
</tr>
<tr>
<td>7</td>
<td>4.189</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_10_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>14.275</td>
</tr>
<tr>
<td>8</td>
<td>4.276</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_13_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.179</td>
</tr>
<tr>
<td>9</td>
<td>4.334</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_11_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>14.121</td>
</tr>
<tr>
<td>10</td>
<td>4.459</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.002</td>
<td>13.999</td>
</tr>
<tr>
<td>11</td>
<td>4.459</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.002</td>
<td>13.999</td>
</tr>
<tr>
<td>12</td>
<td>4.785</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_9_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.012</td>
<td>13.681</td>
</tr>
<tr>
<td>13</td>
<td>4.832</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.012</td>
<td>13.635</td>
</tr>
<tr>
<td>14</td>
<td>5.085</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_2_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.012</td>
<td>13.381</td>
</tr>
<tr>
<td>15</td>
<td>5.275</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_15_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>13.189</td>
</tr>
<tr>
<td>16</td>
<td>5.275</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_19_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>13.189</td>
</tr>
<tr>
<td>17</td>
<td>5.293</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_14_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>13.177</td>
</tr>
<tr>
<td>18</td>
<td>5.297</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_20_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>13.176</td>
</tr>
<tr>
<td>19</td>
<td>5.529</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_16_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>12.935</td>
</tr>
<tr>
<td>20</td>
<td>5.529</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_18_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>12.935</td>
</tr>
<tr>
<td>21</td>
<td>5.561</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_17_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>12.912</td>
</tr>
<tr>
<td>22</td>
<td>5.762</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>12.455</td>
</tr>
<tr>
<td>23</td>
<td>5.762</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>12.702</td>
</tr>
<tr>
<td>24</td>
<td>5.777</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>12.440</td>
</tr>
<tr>
<td>25</td>
<td>5.777</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>12.440</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.205</td>
<td>esp32_spi_connector/proto/mem_wr_data_1_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>2</td>
<td>0.226</td>
<td>apple_video/video_address_o_1_s0/Q</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[3]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.297</td>
</tr>
<tr>
<td>3</td>
<td>0.240</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[4]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.282</td>
</tr>
<tr>
<td>4</td>
<td>0.240</td>
<td>esp32_spi_connector/proto/mem_wr_data_3_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.282</td>
</tr>
<tr>
<td>5</td>
<td>0.240</td>
<td>esp32_spi_connector/proto/mem_wr_addr_7_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[10]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.282</td>
</tr>
<tr>
<td>6</td>
<td>0.240</td>
<td>esp32_spi_connector/proto/mem_wr_addr_6_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[9]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.282</td>
</tr>
<tr>
<td>7</td>
<td>0.240</td>
<td>esp32_spi_connector/proto/mem_wr_addr_5_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[8]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.282</td>
</tr>
<tr>
<td>8</td>
<td>0.240</td>
<td>esp32_spi_connector/proto/mem_wr_addr_4_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[7]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.282</td>
</tr>
<tr>
<td>9</td>
<td>0.248</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.282</td>
</tr>
<tr>
<td>10</td>
<td>0.274</td>
<td>apple_video/video_address_o_3_s0/Q</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[5]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.358</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>hdmi/cy_2_s0/Q</td>
<td>hdmi/cy_2_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>audio_timing/acc_bedge_9_s0/Q</td>
<td>audio_timing/acc_bedge_9_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>audio_timing/acc_bedge_10_s0/Q</td>
<td>audio_timing/acc_bedge_10_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>superserial/COM2/READ_STATE_0_s0/Q</td>
<td>superserial/COM2/READ_STATE_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>mockingboard/psg_left/noise_div_s2/Q</td>
<td>mockingboard/psg_left/noise_div_s2/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>mockingboard/psg_left/env_gen_cnt_0_s1/Q</td>
<td>mockingboard/psg_left/env_gen_cnt_0_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[10]_s0/Q</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[10]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>mockingboard/psg_left/env_hold_s0/Q</td>
<td>mockingboard/psg_left/env_hold_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>mockingboard/psg_left/tone_gen_op_3_s0/Q</td>
<td>mockingboard/psg_left/tone_gen_op_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s6/Q</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s6/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1/Q</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.074</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.016</td>
<td>6.113</td>
</tr>
<tr>
<td>2</td>
<td>12.074</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.016</td>
<td>6.113</td>
</tr>
<tr>
<td>3</td>
<td>12.074</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_19_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.016</td>
<td>6.113</td>
</tr>
<tr>
<td>4</td>
<td>12.074</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_20_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.016</td>
<td>6.113</td>
</tr>
<tr>
<td>5</td>
<td>12.074</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/TX_BUFFER_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.016</td>
<td>6.113</td>
</tr>
<tr>
<td>6</td>
<td>12.074</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/TX_BUFFER_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.016</td>
<td>6.113</td>
</tr>
<tr>
<td>7</td>
<td>12.074</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.013</td>
<td>6.110</td>
</tr>
<tr>
<td>8</td>
<td>12.074</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.013</td>
<td>6.110</td>
</tr>
<tr>
<td>9</td>
<td>12.074</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.013</td>
<td>6.110</td>
</tr>
<tr>
<td>10</td>
<td>12.074</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/TX_START_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.013</td>
<td>6.110</td>
</tr>
<tr>
<td>11</td>
<td>12.074</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.013</td>
<td>6.110</td>
</tr>
<tr>
<td>12</td>
<td>12.074</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.013</td>
<td>6.110</td>
</tr>
<tr>
<td>13</td>
<td>12.074</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.013</td>
<td>6.110</td>
</tr>
<tr>
<td>14</td>
<td>12.074</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.013</td>
<td>6.110</td>
</tr>
<tr>
<td>15</td>
<td>12.074</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.013</td>
<td>6.110</td>
</tr>
<tr>
<td>16</td>
<td>12.079</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.013</td>
<td>6.105</td>
</tr>
<tr>
<td>17</td>
<td>12.079</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.013</td>
<td>6.105</td>
</tr>
<tr>
<td>18</td>
<td>12.079</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.013</td>
<td>6.105</td>
</tr>
<tr>
<td>19</td>
<td>12.079</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.013</td>
<td>6.105</td>
</tr>
<tr>
<td>20</td>
<td>12.079</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/state_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.013</td>
<td>6.105</td>
</tr>
<tr>
<td>21</td>
<td>12.079</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_9_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.013</td>
<td>6.105</td>
</tr>
<tr>
<td>22</td>
<td>12.084</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_3_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.025</td>
<td>6.113</td>
</tr>
<tr>
<td>23</td>
<td>12.084</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_4_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.025</td>
<td>6.113</td>
</tr>
<tr>
<td>24</td>
<td>12.084</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_5_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.025</td>
<td>6.113</td>
</tr>
<tr>
<td>25</td>
<td>12.084</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/cycle_6_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.025</td>
<td>6.113</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/fs_pulse_r_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.718</td>
</tr>
<tr>
<td>2</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_9_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.722</td>
</tr>
<tr>
<td>3</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_10_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.722</td>
</tr>
<tr>
<td>4</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_11_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.722</td>
</tr>
<tr>
<td>5</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_10_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.722</td>
</tr>
<tr>
<td>6</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_11_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.722</td>
</tr>
<tr>
<td>7</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_12_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.722</td>
</tr>
<tr>
<td>8</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_20_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.718</td>
</tr>
<tr>
<td>9</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_21_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.718</td>
</tr>
<tr>
<td>10</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_22_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.718</td>
</tr>
<tr>
<td>11</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_25_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.720</td>
</tr>
<tr>
<td>12</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.721</td>
</tr>
<tr>
<td>13</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.721</td>
</tr>
<tr>
<td>14</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_8_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.721</td>
</tr>
<tr>
<td>15</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_12_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.721</td>
</tr>
<tr>
<td>16</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_13_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.721</td>
</tr>
<tr>
<td>17</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_18_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.721</td>
</tr>
<tr>
<td>18</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_23_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.720</td>
</tr>
<tr>
<td>19</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_fs_24_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.720</td>
</tr>
<tr>
<td>20</td>
<td>0.740</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.720</td>
</tr>
<tr>
<td>21</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.713</td>
</tr>
<tr>
<td>22</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.713</td>
</tr>
<tr>
<td>23</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff2_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.713</td>
</tr>
<tr>
<td>24</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.713</td>
</tr>
<tr>
<td>25</td>
<td>0.743</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_right/sync_ff1_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.713</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td>7</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>16.004</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/n194_s0/I2</td>
</tr>
<tr>
<td>16.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n194_s0/F</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>20.406</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.477, 44.630%; route: 7.654, 52.734%; tC2Q: 0.382, 2.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>16.004</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n193_s0/I3</td>
</tr>
<tr>
<td>16.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n193_s0/F</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>20.406</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.477, 44.630%; route: 7.654, 52.734%; tC2Q: 0.382, 2.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>15.949</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n188_s0/I3</td>
</tr>
<tr>
<td>16.465</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n188_s0/F</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>20.415</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[1][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.533, 45.009%; route: 7.599, 52.356%; tC2Q: 0.382, 2.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>15.949</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>superserial/COM2/uart_rx_inst/n182_s0/I3</td>
</tr>
<tr>
<td>16.465</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n182_s0/F</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>20.415</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.533, 45.009%; route: 7.599, 52.356%; tC2Q: 0.382, 2.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>15.811</td>
<td>1.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s0/I3</td>
</tr>
<tr>
<td>16.272</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s0/F</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>20.415</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.477, 45.230%; route: 7.461, 52.099%; tC2Q: 0.382, 2.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>15.811</td>
<td>1.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s0/I3</td>
</tr>
<tr>
<td>16.272</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s0/F</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>20.415</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.477, 45.230%; route: 7.461, 52.099%; tC2Q: 0.382, 2.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>15.811</td>
<td>1.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s0/I3</td>
</tr>
<tr>
<td>16.226</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s0/F</td>
</tr>
<tr>
<td>16.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>20.415</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.431, 45.053%; route: 7.461, 52.268%; tC2Q: 0.382, 2.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>15.614</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>superserial/COM2/uart_rx_inst/n181_s0/I3</td>
</tr>
<tr>
<td>16.130</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s0/F</td>
</tr>
<tr>
<td>16.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>20.406</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.533, 46.072%; route: 7.264, 51.230%; tC2Q: 0.382, 2.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>15.611</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>superserial/COM2/uart_rx_inst/n183_s0/I3</td>
</tr>
<tr>
<td>16.072</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n183_s0/F</td>
</tr>
<tr>
<td>16.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>20.406</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.477, 45.871%; route: 7.261, 51.421%; tC2Q: 0.382, 2.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>15.424</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n189_s0/I3</td>
</tr>
<tr>
<td>15.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n189_s0/F</td>
</tr>
<tr>
<td>15.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>20.409</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C16[0][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.543, 46.736%; route: 7.074, 50.531%; tC2Q: 0.382, 2.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>15.424</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n186_s0/I3</td>
</tr>
<tr>
<td>15.950</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n186_s0/F</td>
</tr>
<tr>
<td>15.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>20.409</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.543, 46.736%; route: 7.074, 50.531%; tC2Q: 0.382, 2.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>15.171</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n185_s0/I3</td>
</tr>
<tr>
<td>15.632</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n185_s0/F</td>
</tr>
<tr>
<td>15.632</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>20.418</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.477, 47.346%; route: 6.821, 49.858%; tC2Q: 0.382, 2.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>15.171</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n191_s0/I3</td>
</tr>
<tr>
<td>15.586</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C19[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n191_s0/F</td>
</tr>
<tr>
<td>15.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[3][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>20.418</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C19[3][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.431, 47.167%; route: 6.821, 50.028%; tC2Q: 0.382, 2.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>14.816</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n192_s0/I3</td>
</tr>
<tr>
<td>15.332</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C21[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n192_s0/F</td>
</tr>
<tr>
<td>15.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>20.418</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C21[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.533, 48.818%; route: 6.466, 48.323%; tC2Q: 0.382, 2.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>14.624</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n179_s0/I3</td>
</tr>
<tr>
<td>15.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n179_s0/F</td>
</tr>
<tr>
<td>15.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>20.415</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.533, 49.531%; route: 6.274, 47.569%; tC2Q: 0.382, 2.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>14.624</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s0/I3</td>
</tr>
<tr>
<td>15.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s0/F</td>
</tr>
<tr>
<td>15.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>20.415</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C21[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.533, 49.531%; route: 6.274, 47.569%; tC2Q: 0.382, 2.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>14.839</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n180_s0/I3</td>
</tr>
<tr>
<td>15.129</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s0/F</td>
</tr>
<tr>
<td>15.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[3][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>20.422</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C19[3][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.306, 47.856%; route: 6.489, 49.241%; tC2Q: 0.382, 2.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.425</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>14.601</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[2][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s0/I3</td>
</tr>
<tr>
<td>15.127</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C22[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s0/F</td>
</tr>
<tr>
<td>15.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.489</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>20.425</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C22[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.543, 49.654%; route: 6.251, 47.443%; tC2Q: 0.382, 2.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>14.624</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s0/I3</td>
</tr>
<tr>
<td>14.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s0/F</td>
</tr>
<tr>
<td>14.886</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>20.415</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.279, 48.541%; route: 6.274, 48.502%; tC2Q: 0.382, 2.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>14.624</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n176_s0/I3</td>
</tr>
<tr>
<td>14.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n176_s0/F</td>
</tr>
<tr>
<td>14.886</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>20.415</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C21[1][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.279, 48.541%; route: 6.274, 48.502%; tC2Q: 0.382, 2.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.425</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>14.041</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>14.601</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[2][B]</td>
<td>superserial/COM2/uart_rx_inst/n177_s0/I3</td>
</tr>
<tr>
<td>14.864</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C22[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s0/F</td>
</tr>
<tr>
<td>14.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.489</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>20.425</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C22[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.279, 48.625%; route: 6.251, 48.412%; tC2Q: 0.382, 2.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>13.794</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s3/I0</td>
</tr>
<tr>
<td>14.059</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/rx_data_valid_s3/F</td>
</tr>
<tr>
<td>14.406</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_valid_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1/CLK</td>
</tr>
<tr>
<td>20.168</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.866, 47.100%; route: 6.206, 49.829%; tC2Q: 0.382, 3.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>13.794</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>superserial/COM2/uart_rx_inst/n82_s0/I3</td>
</tr>
<tr>
<td>14.056</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R3C18[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n82_s0/F</td>
</tr>
<tr>
<td>14.654</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_valid_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1/CLK</td>
</tr>
<tr>
<td>20.415</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.864, 46.162%; route: 6.456, 50.827%; tC2Q: 0.382, 3.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>13.794</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>superserial/COM2/uart_rx_inst/n82_s0/I3</td>
</tr>
<tr>
<td>14.056</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R3C18[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n82_s0/F</td>
</tr>
<tr>
<td>14.391</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0/CLK</td>
</tr>
<tr>
<td>20.168</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.864, 47.136%; route: 6.194, 49.789%; tC2Q: 0.382, 3.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.334</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.321</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.834</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C16[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.996</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>6.517</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>7.657</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n178_s1/I3</td>
</tr>
<tr>
<td>8.179</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C20[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s1/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n175_s1/I3</td>
</tr>
<tr>
<td>8.860</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C21[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n175_s1/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I2</td>
</tr>
<tr>
<td>9.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s13/I2</td>
</tr>
<tr>
<td>11.312</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s13/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_0_s12/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_0_s12/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n61_s0/I0</td>
</tr>
<tr>
<td>13.287</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n61_s0/COUT</td>
</tr>
<tr>
<td>13.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n62_s0/CIN</td>
</tr>
<tr>
<td>13.337</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n62_s0/COUT</td>
</tr>
<tr>
<td>13.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/CIN</td>
</tr>
<tr>
<td>13.387</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>13.794</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>superserial/COM2/uart_rx_inst/n82_s0/I3</td>
</tr>
<tr>
<td>14.056</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R3C18[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n82_s0/F</td>
</tr>
<tr>
<td>14.391</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0/CLK</td>
</tr>
<tr>
<td>20.168</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.864, 47.136%; route: 6.194, 49.789%; tC2Q: 0.382, 3.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C80[2][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>0.841</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C80[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_1_s0/Q</td>
</tr>
<tr>
<td>0.934</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C52[2][A]</td>
<td>apple_video/video_address_o_1_s0/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R11C52[2][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_1_s0/Q</td>
</tr>
<tr>
<td>0.992</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.766</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.153, 51.515%; tC2Q: 0.144, 48.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.687</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C80[0][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0/CLK</td>
</tr>
<tr>
<td>0.831</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C80[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_4_s0/Q</td>
</tr>
<tr>
<td>0.969</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.687, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.687</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C80[1][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_3_s0/CLK</td>
</tr>
<tr>
<td>0.831</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C80[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_3_s0/Q</td>
</tr>
<tr>
<td>0.969</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.687, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.687</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C80[1][B]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.831</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C80[1][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_7_s0/Q</td>
</tr>
<tr>
<td>0.969</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.687, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.687</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C80[2][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_6_s0/CLK</td>
</tr>
<tr>
<td>0.831</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C80[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_6_s0/Q</td>
</tr>
<tr>
<td>0.969</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.687, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.687</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C80[3][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.831</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C80[3][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.969</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.687, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.687</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C80[2][B]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.831</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C80[2][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_4_s0/Q</td>
</tr>
<tr>
<td>0.969</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.687, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C82[0][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C82[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_0_s0/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[25]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[0][A]</td>
<td>apple_video/video_address_o_3_s0/CLK</td>
</tr>
<tr>
<td>0.826</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R12C51[0][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_3_s0/Q</td>
</tr>
<tr>
<td>1.040</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_1_mem_1_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.766</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.214, 59.777%; tC2Q: 0.144, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C65[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
</tr>
<tr>
<td>0.848</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/I0</td>
</tr>
<tr>
<td>1.001</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/F</td>
</tr>
<tr>
<td>1.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C65[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C64[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C64[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/Q</td>
</tr>
<tr>
<td>0.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C64[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n948_s0/I0</td>
</tr>
<tr>
<td>1.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C64[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n948_s0/F</td>
</tr>
<tr>
<td>1.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C64[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C64[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C64[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C74[1][A]</td>
<td>hdmi/cy_2_s0/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R21C74[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_2_s0/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C74[1][A]</td>
<td>hdmi/n348_s3/I1</td>
</tr>
<tr>
<td>1.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C74[1][A]</td>
<td style=" background: #97FFFF;">hdmi/n348_s3/F</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C74[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C74[1][A]</td>
<td>hdmi/cy_2_s0/CLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C74[1][A]</td>
<td>hdmi/cy_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_bedge_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[1][A]</td>
<td>audio_timing/acc_bedge_9_s0/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C52[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_9_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[1][A]</td>
<td>audio_timing/n218_s0/I3</td>
</tr>
<tr>
<td>1.002</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C52[1][A]</td>
<td style=" background: #97FFFF;">audio_timing/n218_s0/F</td>
</tr>
<tr>
<td>1.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[1][A]</td>
<td>audio_timing/acc_bedge_9_s0/CLK</td>
</tr>
<tr>
<td>0.727</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C52[1][A]</td>
<td>audio_timing/acc_bedge_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_bedge_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[0][A]</td>
<td>audio_timing/acc_bedge_10_s0/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C52[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_10_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[0][A]</td>
<td>audio_timing/n217_s0/I2</td>
</tr>
<tr>
<td>1.002</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C52[0][A]</td>
<td style=" background: #97FFFF;">audio_timing/n217_s0/F</td>
</tr>
<tr>
<td>1.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[0][A]</td>
<td>audio_timing/acc_bedge_10_s0/CLK</td>
</tr>
<tr>
<td>0.727</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C52[0][A]</td>
<td>audio_timing/acc_bedge_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C36[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n170_s0/I2</td>
</tr>
<tr>
<td>1.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n170_s0/F</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/READ_STATE_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/READ_STATE_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>superserial/COM2/READ_STATE_0_s0/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/READ_STATE_0_s0/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>superserial/COM2/n120_s5/I3</td>
</tr>
<tr>
<td>1.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n120_s5/F</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/READ_STATE_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>superserial/COM2/READ_STATE_0_s0/CLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>superserial/COM2/READ_STATE_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/noise_div_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/noise_div_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C58[0][A]</td>
<td>mockingboard/psg_left/noise_div_s2/CLK</td>
</tr>
<tr>
<td>0.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C58[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/noise_div_s2/Q</td>
</tr>
<tr>
<td>0.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C58[0][A]</td>
<td>mockingboard/psg_left/n925_s3/I2</td>
</tr>
<tr>
<td>1.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C58[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n925_s3/F</td>
</tr>
<tr>
<td>1.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C58[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/noise_div_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C58[0][A]</td>
<td>mockingboard/psg_left/noise_div_s2/CLK</td>
</tr>
<tr>
<td>0.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C58[0][A]</td>
<td>mockingboard/psg_left/noise_div_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/env_gen_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/env_gen_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C65[1][A]</td>
<td>mockingboard/psg_left/env_gen_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C65[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/env_gen_cnt_0_s1/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C65[1][A]</td>
<td>mockingboard/psg_left/n1442_s3/I2</td>
</tr>
<tr>
<td>1.011</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C65[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n1442_s3/F</td>
</tr>
<tr>
<td>1.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C65[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/env_gen_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C65[1][A]</td>
<td>mockingboard/psg_left/env_gen_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.736</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C65[1][A]</td>
<td>mockingboard/psg_left/env_gen_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[10]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[10]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[1][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[10]_s0/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C64[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[10]_s0/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C64[1][A]</td>
<td>mockingboard/psg_left/n2681_s1/I2</td>
</tr>
<tr>
<td>1.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C64[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n2681_s1/F</td>
</tr>
<tr>
<td>1.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C64[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[10]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[1][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[10]_s0/CLK</td>
</tr>
<tr>
<td>0.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C64[1][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_3_G[10]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/env_hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C65[0][A]</td>
<td>mockingboard/psg_left/env_hold_s0/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C65[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/env_hold_s0/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C65[0][A]</td>
<td>mockingboard/psg_left/n1583_s1/I0</td>
</tr>
<tr>
<td>1.011</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C65[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n1583_s1/F</td>
</tr>
<tr>
<td>1.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C65[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/env_hold_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C65[0][A]</td>
<td>mockingboard/psg_left/env_hold_s0/CLK</td>
</tr>
<tr>
<td>0.736</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C65[0][A]</td>
<td>mockingboard/psg_left/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/tone_gen_op_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/tone_gen_op_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[0][A]</td>
<td>mockingboard/psg_left/tone_gen_op_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C56[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_op_3_s0/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C56[0][A]</td>
<td>mockingboard/psg_left/n1300_s0/I0</td>
</tr>
<tr>
<td>1.007</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C56[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n1300_s0/F</td>
</tr>
<tr>
<td>1.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C56[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_op_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[0][A]</td>
<td>mockingboard/psg_left/tone_gen_op_3_s0/CLK</td>
</tr>
<tr>
<td>0.732</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C56[0][A]</td>
<td>mockingboard/psg_left/tone_gen_op_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s6/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C75[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/tmr_a.timer_a_toggle_s6/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>mockingboard/m6522_left/n734_s4/I1</td>
</tr>
<tr>
<td>1.011</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n734_s4/F</td>
</tr>
<tr>
<td>1.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/tmr_a.timer_a_toggle_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s6/CLK</td>
</tr>
<tr>
<td>0.736</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C75[0][A]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C76[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_4_s1/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C76[1][A]</td>
<td>mockingboard/m6522_left/n893_s3/I1</td>
</tr>
<tr>
<td>1.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C76[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n893_s3/F</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C76[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1/CLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C76[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R25C12[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/n903_s0/I1</td>
</tr>
<tr>
<td>1.007</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/n903_s0/F</td>
</tr>
<tr>
<td>1.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.732</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.051</td>
<td>3.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>superserial/COM2/cycle_1_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>superserial/COM2/cycle_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.845%; route: 5.495, 89.898%; tC2Q: 0.382, 6.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.051</td>
<td>3.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>superserial/COM2/cycle_2_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>superserial/COM2/cycle_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.845%; route: 5.495, 89.898%; tC2Q: 0.382, 6.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.051</td>
<td>3.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>superserial/COM2/cycle_19_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>superserial/COM2/cycle_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.845%; route: 5.495, 89.898%; tC2Q: 0.382, 6.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.051</td>
<td>3.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>superserial/COM2/cycle_20_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>superserial/COM2/cycle_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.845%; route: 5.495, 89.898%; tC2Q: 0.382, 6.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.051</td>
<td>3.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[2][B]</td>
<td>superserial/COM2/TX_BUFFER_0_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C20[2][B]</td>
<td>superserial/COM2/TX_BUFFER_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.845%; route: 5.495, 89.898%; tC2Q: 0.382, 6.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.051</td>
<td>3.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>superserial/COM2/TX_BUFFER_1_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>superserial/COM2/TX_BUFFER_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.845%; route: 5.495, 89.898%; tC2Q: 0.382, 6.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.048</td>
<td>3.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C24[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.846%; route: 5.492, 89.893%; tC2Q: 0.382, 6.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.048</td>
<td>3.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C24[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.846%; route: 5.492, 89.893%; tC2Q: 0.382, 6.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.048</td>
<td>3.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.846%; route: 5.492, 89.893%; tC2Q: 0.382, 6.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_START_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.048</td>
<td>3.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_START_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[1][A]</td>
<td>superserial/COM2/TX_START_s1/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[1][A]</td>
<td>superserial/COM2/TX_START_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.846%; route: 5.492, 89.893%; tC2Q: 0.382, 6.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.048</td>
<td>3.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[3][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[3][B]</td>
<td>superserial/COM2/CTL_REG_1_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[3][B]</td>
<td>superserial/COM2/CTL_REG_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.846%; route: 5.492, 89.893%; tC2Q: 0.382, 6.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.048</td>
<td>3.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[3][A]</td>
<td>superserial/COM2/CTL_REG_4_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[3][A]</td>
<td>superserial/COM2/CTL_REG_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.846%; route: 5.492, 89.893%; tC2Q: 0.382, 6.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.048</td>
<td>3.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[2][A]</td>
<td>superserial/COM2/CTL_REG_5_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[2][A]</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.846%; route: 5.492, 89.893%; tC2Q: 0.382, 6.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.048</td>
<td>3.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>superserial/COM2/CTL_REG_6_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>superserial/COM2/CTL_REG_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.846%; route: 5.492, 89.893%; tC2Q: 0.382, 6.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.048</td>
<td>3.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[2][B]</td>
<td>superserial/COM2/CTL_REG_7_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[2][B]</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.846%; route: 5.492, 89.893%; tC2Q: 0.382, 6.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.043</td>
<td>3.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.850%; route: 5.487, 89.885%; tC2Q: 0.382, 6.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.043</td>
<td>3.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.850%; route: 5.487, 89.885%; tC2Q: 0.382, 6.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.043</td>
<td>3.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.850%; route: 5.487, 89.885%; tC2Q: 0.382, 6.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.043</td>
<td>3.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.850%; route: 5.487, 89.885%; tC2Q: 0.382, 6.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.043</td>
<td>3.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/state_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>superserial/COM2/uart_rx_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>superserial/COM2/uart_rx_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.850%; route: 5.487, 89.885%; tC2Q: 0.382, 6.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.043</td>
<td>3.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][B]</td>
<td>superserial/COM2/cycle_9_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C20[1][B]</td>
<td>superserial/COM2/cycle_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.850%; route: 5.487, 89.885%; tC2Q: 0.382, 6.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.051</td>
<td>3.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td>superserial/COM2/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>20.134</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C23[0][A]</td>
<td>superserial/COM2/cycle_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.845%; route: 5.495, 89.898%; tC2Q: 0.382, 6.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.051</td>
<td>3.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[0][B]</td>
<td>superserial/COM2/cycle_4_s0/CLK</td>
</tr>
<tr>
<td>20.134</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C23[0][B]</td>
<td>superserial/COM2/cycle_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.845%; route: 5.495, 89.898%; tC2Q: 0.382, 6.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.051</td>
<td>3.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[1][A]</td>
<td>superserial/COM2/cycle_5_s0/CLK</td>
</tr>
<tr>
<td>20.134</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C23[1][A]</td>
<td>superserial/COM2/cycle_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.845%; route: 5.495, 89.898%; tC2Q: 0.382, 6.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.938</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.321</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.113</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>4.348</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>8.051</td>
<td>3.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.482</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>superserial/COM2/cycle_6_s0/CLK</td>
</tr>
<tr>
<td>20.134</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C23[1][B]</td>
<td>superserial/COM2/cycle_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.845%; route: 5.495, 89.898%; tC2Q: 0.382, 6.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/fs_pulse_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.457</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[2][A]</td>
<td style=" font-weight:bold;">audio_timing/fs_pulse_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.735</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[2][A]</td>
<td>audio_timing/fs_pulse_r_s0/CLK</td>
</tr>
<tr>
<td>37.770</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.717</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C56[2][A]</td>
<td>audio_timing/fs_pulse_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 79.951%; tC2Q: 0.144, 20.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.461</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[1][A]</td>
<td>audio_timing/acc_bedge_9_s0/CLK</td>
</tr>
<tr>
<td>37.774</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.721</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C52[1][A]</td>
<td>audio_timing/acc_bedge_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 80.055%; tC2Q: 0.144, 19.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.461</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[0][A]</td>
<td>audio_timing/acc_bedge_10_s0/CLK</td>
</tr>
<tr>
<td>37.774</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.721</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C52[0][A]</td>
<td>audio_timing/acc_bedge_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 80.055%; tC2Q: 0.144, 19.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.461</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[0][B]</td>
<td>audio_timing/acc_bedge_11_s0/CLK</td>
</tr>
<tr>
<td>37.774</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.721</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C52[0][B]</td>
<td>audio_timing/acc_bedge_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 80.055%; tC2Q: 0.144, 19.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.461</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C56[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C56[1][A]</td>
<td>audio_timing/acc_fs_10_s0/CLK</td>
</tr>
<tr>
<td>37.774</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.721</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C56[1][A]</td>
<td>audio_timing/acc_fs_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 80.055%; tC2Q: 0.144, 19.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.461</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C56[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C56[0][B]</td>
<td>audio_timing/acc_fs_11_s0/CLK</td>
</tr>
<tr>
<td>37.774</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.721</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C56[0][B]</td>
<td>audio_timing/acc_fs_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 80.055%; tC2Q: 0.144, 19.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.461</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C56[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C56[0][A]</td>
<td>audio_timing/acc_fs_12_s0/CLK</td>
</tr>
<tr>
<td>37.774</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.721</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C56[0][A]</td>
<td>audio_timing/acc_fs_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 80.055%; tC2Q: 0.144, 19.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.457</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.735</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[1][A]</td>
<td>audio_timing/acc_fs_20_s0/CLK</td>
</tr>
<tr>
<td>37.770</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.717</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C56[1][A]</td>
<td>audio_timing/acc_fs_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 79.951%; tC2Q: 0.144, 20.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.457</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.735</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[0][A]</td>
<td>audio_timing/acc_fs_21_s0/CLK</td>
</tr>
<tr>
<td>37.770</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.717</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C56[0][A]</td>
<td>audio_timing/acc_fs_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 79.951%; tC2Q: 0.144, 20.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.457</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[3][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.735</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[3][A]</td>
<td>audio_timing/acc_fs_22_s0/CLK</td>
</tr>
<tr>
<td>37.770</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.717</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C56[3][A]</td>
<td>audio_timing/acc_fs_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 79.951%; tC2Q: 0.144, 20.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.458</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C56[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.736</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C56[0][A]</td>
<td>audio_timing/acc_fs_25_s0/CLK</td>
</tr>
<tr>
<td>37.771</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.718</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C56[0][A]</td>
<td>audio_timing/acc_fs_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 79.986%; tC2Q: 0.144, 20.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.460</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[1][A]</td>
<td>audio_timing/acc_bedge_6_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C52[1][A]</td>
<td>audio_timing/acc_bedge_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 80.021%; tC2Q: 0.144, 19.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.460</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[1][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[1][B]</td>
<td>audio_timing/acc_bedge_7_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C52[1][B]</td>
<td>audio_timing/acc_bedge_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 80.021%; tC2Q: 0.144, 19.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.460</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[3][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[3][A]</td>
<td>audio_timing/acc_bedge_8_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C52[3][A]</td>
<td>audio_timing/acc_bedge_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 80.021%; tC2Q: 0.144, 19.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.460</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[2][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[2][A]</td>
<td>audio_timing/acc_bedge_12_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C52[2][A]</td>
<td>audio_timing/acc_bedge_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 80.021%; tC2Q: 0.144, 19.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.460</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[2][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[2][B]</td>
<td>audio_timing/acc_bedge_13_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C52[2][B]</td>
<td>audio_timing/acc_bedge_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 80.021%; tC2Q: 0.144, 19.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.460</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.738</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][B]</td>
<td>audio_timing/acc_bedge_18_s0/CLK</td>
</tr>
<tr>
<td>37.773</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C52[0][B]</td>
<td>audio_timing/acc_bedge_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 80.021%; tC2Q: 0.144, 19.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.458</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C56[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.736</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C56[1][A]</td>
<td>audio_timing/acc_fs_23_s0/CLK</td>
</tr>
<tr>
<td>37.771</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.718</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C56[1][A]</td>
<td>audio_timing/acc_fs_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 79.986%; tC2Q: 0.144, 20.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.458</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C56[3][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.736</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C56[3][A]</td>
<td>audio_timing/acc_fs_24_s0/CLK</td>
</tr>
<tr>
<td>37.771</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.718</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C56[3][A]</td>
<td>audio_timing/acc_fs_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 79.986%; tC2Q: 0.144, 20.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.458</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.736</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][A]</td>
<td>audio_cdc_left/sync_ff2_7_s0/CLK</td>
</tr>
<tr>
<td>37.771</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.718</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C64[1][A]</td>
<td>audio_cdc_left/sync_ff2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 79.986%; tC2Q: 0.144, 20.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.452</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[1][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.727</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[1][A]</td>
<td>audio_cdc_right/sync_ff2_5_s0/CLK</td>
</tr>
<tr>
<td>37.762</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.709</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C68[1][A]</td>
<td>audio_cdc_right/sync_ff2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.569, 79.804%; tC2Q: 0.144, 20.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.452</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[2][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.727</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[2][A]</td>
<td>audio_cdc_right/sync_ff2_6_s0/CLK</td>
</tr>
<tr>
<td>37.762</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.709</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C68[2][A]</td>
<td>audio_cdc_right/sync_ff2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.569, 79.804%; tC2Q: 0.144, 20.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.452</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[3][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.727</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[3][A]</td>
<td>audio_cdc_right/sync_ff2_7_s0/CLK</td>
</tr>
<tr>
<td>37.762</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.709</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C68[3][A]</td>
<td>audio_cdc_right/sync_ff2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.569, 79.804%; tC2Q: 0.144, 20.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.452</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.727</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[0][B]</td>
<td>audio_cdc_right/sync_ff1_5_s0/CLK</td>
</tr>
<tr>
<td>37.762</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.709</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C68[0][B]</td>
<td>audio_cdc_right/sync_ff1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.569, 79.804%; tC2Q: 0.144, 20.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/sync_ff1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3668</td>
<td>PLL_L[1]</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.883</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>233</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.452</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[1][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/sync_ff1_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.727</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[1][B]</td>
<td>audio_cdc_right/sync_ff1_6_s0/CLK</td>
</tr>
<tr>
<td>37.762</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.709</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C68[1][B]</td>
<td>audio_cdc_right/sync_ff1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.569, 79.804%; tC2Q: 0.144, 20.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/text_vram/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3668</td>
<td>a2bus_if.clk_logic</td>
<td>3.941</td>
<td>1.984</td>
</tr>
<tr>
<td>1123</td>
<td>a2bus_if.clk_pixel</td>
<td>7.467</td>
<td>2.117</td>
</tr>
<tr>
<td>852</td>
<td>n29_11</td>
<td>13.653</td>
<td>2.333</td>
</tr>
<tr>
<td>385</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[0]</td>
<td>29.929</td>
<td>4.413</td>
</tr>
<tr>
<td>265</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current</td>
<td>31.145</td>
<td>2.245</td>
</tr>
<tr>
<td>233</td>
<td>a2bus_if.device_reset_n</td>
<td>6.136</td>
<td>2.048</td>
</tr>
<tr>
<td>213</td>
<td>a2bus_if.addr[0]</td>
<td>10.424</td>
<td>5.150</td>
</tr>
<tr>
<td>193</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[1]</td>
<td>31.544</td>
<td>2.937</td>
</tr>
<tr>
<td>164</td>
<td>supersprite/vdp/f18a_core/inst_cpu/n931_6</td>
<td>11.295</td>
<td>2.644</td>
</tr>
<tr>
<td>159</td>
<td>supersprite/vdp/f18a_core/reset_n_r</td>
<td>11.295</td>
<td>3.362</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C67</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C88</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C89</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C71</td>
<td>100.00%</td>
</tr>
<tr>
<td>R24C23</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 25 -multiply_by 27 -add [get_pins {clocks_pll/u_pll/PLLA_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_ports {clk}] -master_clock clk -divide_by 10 -multiply_by 27 -add [get_pins {clocks_pll/u_pll/PLLA_inst/CLKOUT1}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_pins {clocks_pll/u_pll/PLLA_inst/CLKOUT1}] -master_clock clk_hdmi -divide_by 5 -multiply_by 1 -add [get_pins {clkdiv_inst/CLKOUT}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
