#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19042
#Hostname: DESKTOP-C9S5NJE
Generated by Fabric Compiler (version 2020.3 build 62942) at Wed Jun  9 23:05:13 2021
Compiling architecture definition.
Analyzing project file 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ARM_M1_SoC_Top.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/TX_FIFO.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/RX_RING.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/RX_FIFO.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/TEST_RAM.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/ex_data_fifo.idf' is not the same as the current project.
W: Flow-4058: The device information PGL22G-6FBG256 of IP 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 1)] Analyzing module m1_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 1)] Analyzing module cmsdk_ahb_mem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/tsmac_phy.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/tsmac_phy.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/tsmac_phy.v(line number: 13)] Analyzing module tsmac_phy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/tsmac_phy.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v(line number: 15)] Analyzing module pgs_tsmac_apb_modify_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v(line number: 16)] Analyzing module pgs_tsmac_apb_port_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v(line number: 8)] Analyzing module pgs_tsmac_core_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 12)] Analyzing module pgs_tsmac_gmii_to_rgmii_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v(line number: 13)] Analyzing module pgs_tsmac_rgmii_gmii_convert_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 12)] Analyzing module pgs_tsmac_rgmii_to_gmii_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 8)] Analyzing module pgs_tsmac_rx_sm_v1_1 (library work)
W: Verilog-2006: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 55)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 109)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pecrc.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pecrc.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pecrc.vp(line number: 227)] Analyzing module pecrc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pecrc.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp(line number: 466)] Analyzing module pe_mcxmac (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp(line number: 368)] Analyzing module pe_mcxmac_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pecar.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pecar.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pecar.vp(line number: 541)] Analyzing module pecar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pecar.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pehst.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pehst.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pehst.vp(line number: 766)] Analyzing module pehst (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pehst.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pemgt.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pemgt.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pemgt.vp(line number: 650)] Analyzing module pemgt (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pemgt.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/perfn_top.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/perfn_top.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/perfn_top.vp(line number: 964)] Analyzing module perfn_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/perfn_top.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/permc_top.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/permc_top.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/permc_top.vp(line number: 488)] Analyzing module permc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/permc_top.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/petfn_top.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/petfn_top.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/petfn_top.vp(line number: 1576)] Analyzing module petfn_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/petfn_top.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/petmc_top.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/petmc_top.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/petmc_top.vp(line number: 476)] Analyzing module petmc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/petmc_top.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/rst_gen.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/rst_gen.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/rst_gen.v(line number: 1)] Analyzing module rst_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/rst_gen.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/ahb/ahb_decoder.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/ahb/ahb_decoder.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/ahb/ahb_decoder.vp(line number: 164)] Analyzing module ahb_decoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/ahb/ahb_decoder.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/ahb/ahb_def_slave.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/ahb/ahb_def_slave.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/ahb/ahb_def_slave.vp(line number: 115)] Analyzing module ahb_def_slave (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/ahb/ahb_def_slave.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/ahb/ahb_mux.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/ahb/ahb_mux.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/ahb/ahb_mux.vp(line number: 242)] Analyzing module ahb_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/ahb/ahb_mux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_adder.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_adder.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_adder.vp(line number: 105)] Analyzing module cm1_adder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_adder.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_ahb.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_ahb.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_ahb.vp(line number: 975)] Analyzing module cm1_ahb (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_ahb.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_alu_dec.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_alu_dec.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_alu_dec.vp(line number: 189)] Analyzing module cm1_alu_dec (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_alu_dec.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_core.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_core.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_core.vp(line number: 624)] Analyzing module cm1_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_core.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_ctl.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_ctl.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_ctl.vp(line number: 2190)] Analyzing module cm1_ctl (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_ctl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_ctl_add3.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_ctl_add3.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_ctl_add3.vp(line number: 86)] Analyzing module cm1_ctl_add3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_ctl_add3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_ahb_dec.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_ahb_dec.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_ahb_dec.vp(line number: 132)] Analyzing module cm1_dbg_ahb_dec (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_ahb_dec.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_ahb_mux.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_ahb_mux.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_ahb_mux.vp(line number: 130)] Analyzing module cm1_dbg_ahb_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_ahb_mux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_bp.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_bp.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_bp.vp(line number: 402)] Analyzing module cm1_dbg_bp (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_bp.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_ctl.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_ctl.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_ctl.vp(line number: 832)] Analyzing module cm1_dbg_ctl (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_undefs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_ctl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_dw.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_dw.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_dw.vp(line number: 588)] Analyzing module cm1_dbg_dw (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_dw.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_mtx.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_mtx.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_mtx.vp(line number: 428)] Analyzing module cm1_dbg_mtx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_mtx.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_mtx_dbg.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_mtx_dbg.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_mtx_dbg.vp(line number: 403)] Analyzing module cm1_dbg_mtx_dbg (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_undefs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_mtx_dbg.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_mtx_sys.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_mtx_sys.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_mtx_sys.vp(line number: 339)] Analyzing module cm1_dbg_mtx_sys (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_mtx_sys.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_rom_tb.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_rom_tb.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_rom_tb.vp(line number: 275)] Analyzing module cm1_dbg_rom_tb (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_rom_tb.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_sys.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_sys.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_sys.vp(line number: 437)] Analyzing module cm1_dbg_sys (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_sys.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_tcm.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_tcm.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_tcm.vp(line number: 260)] Analyzing module cm1_dbg_tcm (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_tcm.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_decoder.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_decoder.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_decoder.vp(line number: 1165)] Analyzing module cm1_decoder (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_decoder.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dp.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dp.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dp.vp(line number: 985)] Analyzing module cm1_dp (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dp.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_excpt.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_excpt.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_excpt.vp(line number: 2255)] Analyzing module cm1_excpt (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_excpt.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_fetch.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_fetch.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_fetch.vp(line number: 142)] Analyzing module cm1_fetch (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_fetch.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_mem_ctl.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_mem_ctl.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_mem_ctl.vp(line number: 445)] Analyzing module cm1_mem_ctl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_mem_ctl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_multiplier.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_multiplier.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_multiplier.vp(line number: 111)] Analyzing module cm1_multiplier (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_multiplier.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_multiply_shift.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_multiply_shift.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_multiply_shift.vp(line number: 134)] Analyzing module cm1_multiply_shift (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_multiply_shift.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_mux4.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_mux4.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_mux4.vp(line number: 88)] Analyzing module cm1_mux4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_mux4.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic.vp(line number: 450)] Analyzing module cm1_nvic (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_ahb.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_ahb.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_ahb.vp(line number: 846)] Analyzing module cm1_nvic_ahb (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_undefs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_ahb.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_ahb_os.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_ahb_os.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_ahb_os.vp(line number: 342)] Analyzing module cm1_nvic_ahb_os (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_ahb_os.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_main.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_main.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_main.vp(line number: 225)] Analyzing module cm1_nvic_main (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_main.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_pri_lvl.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_pri_lvl.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_pri_lvl.vp(line number: 176)] Analyzing module cm1_nvic_pri_lvl (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_pri_lvl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_pri_num.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_pri_num.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_pri_num.vp(line number: 127)] Analyzing module cm1_nvic_pri_num (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_pri_num.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_tree.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_tree.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_tree.vp(line number: 230)] Analyzing module cm1_nvic_tree (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_tree.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_reg_bank.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_reg_bank.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_reg_bank.vp(line number: 130)] Analyzing module cm1_reg_bank (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_reg_bank.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_shifter.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_shifter.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_shifter.vp(line number: 233)] Analyzing module cm1_shifter (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_shifter.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1.vp(line number: 445)] Analyzing module CortexM1 (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1Dbg.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1Dbg.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_defs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_define.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1Dbg.vp(line number: 921)] Analyzing module CortexM1Dbg (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dbg_undefs.v' has been added. It is skipped.
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_undefs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1Dbg.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1DbgIntegration.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1DbgIntegration.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1DbgIntegration.vp(line number: 442)] Analyzing module CortexM1DbgIntegration (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1DbgIntegration.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1Integration.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1Integration.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1Integration.vp(line number: 253)] Analyzing module CortexM1Integration (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1Integration.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAHBAP.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAHBAP.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAHBAP.vp(line number: 273)] Analyzing module DAPAHBAP (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAHBAP.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApAhbSync.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApAhbSync.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApAhbSync.vp(line number: 167)] Analyzing module DAPAhbApAhbSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApAhbSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApDapSync.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApDapSync.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApDapSync.vp(line number: 183)] Analyzing module DAPAhbApDapSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApDapSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApMst.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApMst.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApMst.vp(line number: 633)] Analyzing module DAPAhbApMst (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApMst.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApSlv.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApSlv.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApSlv.vp(line number: 977)] Analyzing module DAPAhbApSlv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApSlv.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApSyn.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApSyn.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApSyn.vp(line number: 97)] Analyzing module DAPAhbApSyn (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPAhbApSyn.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDecMux.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDecMux.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDecMux.vp(line number: 104)] Analyzing module DAPDecMux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDecMux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpApbSync.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpApbSync.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpApbSync.vp(line number: 104)] Analyzing module DAPDpApbSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpApbSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpEnSync.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpEnSync.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpEnSync.vp(line number: 97)] Analyzing module DAPDpEnSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpEnSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpIMux.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpIMux.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpIMux.vp(line number: 243)] Analyzing module DAPDpIMux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpIMux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpSync.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpSync.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpSync.vp(line number: 95)] Analyzing module DAPDpSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPJtagDpProtocol.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPJtagDpProtocol.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPJtagDpProtocol.vp(line number: 711)] Analyzing module DAPJtagDpProtocol (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPJtagDpProtocol.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSwDpApbIf.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSwDpApbIf.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpApbDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSwDpApbIf.vp(line number: 434)] Analyzing module DAPSwDpApbIf (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSwDpApbIf.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSwDpProtocol.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSwDpProtocol.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPDpApbDefs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSwDpProtocol.vp(line number: 1270)] Analyzing module DAPSwDpProtocol (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSwDpProtocol.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSwDpSync.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSwDpSync.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSwDpSync.vp(line number: 113)] Analyzing module DAPSwDpSync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSwDpSync.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSWJDP.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSWJDP.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSWJDP.vp(line number: 354)] Analyzing module DAPSWJDP (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSWJDP.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSwjWatcher.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSwjWatcher.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSwjWatcher.vp(line number: 278)] Analyzing module DAPSwjWatcher (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DAPSwjWatcher.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DTCM.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DTCM.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DTCM.vp(line number: 231)] Analyzing module DTCM (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DTCM.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DTCMDBG.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DTCMDBG.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DTCMDBG.vp(line number: 265)] Analyzing module DTCMDBG (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DTCMDBG.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/integration_kit_dbg.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/integration_kit_dbg.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/integration_kit_dbg.vp(line number: 661)] Analyzing module integration_kit_dbg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/integration_kit_dbg.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/ITCM.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/ITCM.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/ITCM.vp(line number: 231)] Analyzing module ITCM (library work)
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/ITCM.vp(line number: 351)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/ITCM.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/ITCMDBG.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/ITCMDBG.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_option_defs.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/ITCMDBG.vp(line number: 268)] Analyzing module ITCMDBG (library work)
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/ITCMDBG.vp(line number: 432)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/ITCMDBG.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp(line number: 299)] Analyzing module cmsdk_ahb_dcache (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 427)] Analyzing module D_Cache (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp(line number: 442)] Analyzing module cmsdk_ahb_ethernet_dmac (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 446)] Analyzing module Ethernet_DMAC (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp(line number: 152)] Analyzing module cmsdk_ahb_gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp(line number: 130)] Analyzing module cmsdk_ahb_to_iop (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp(line number: 267)] Analyzing module cmsdk_ahb_icache (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 163)] Analyzing module I_Cache (library work)
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 195)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 199)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp(line number: 367)] Analyzing module cmsdk_ahb_to_apb (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp(line number: 161)] Analyzing module cmsdk_apb_i2c (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp(line number: 524)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp(line number: 291)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp(line number: 151)] Analyzing module cmsdk_apb_slave_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp(line number: 201)] Analyzing module cmsdk_apb_spi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 426)] Analyzing module cmsdk_apb_subsystem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp(line number: 450)] Analyzing module cmsdk_apb_timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp(line number: 842)] Analyzing module cmsdk_apb_uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp(line number: 299)] Analyzing module cmsdk_apb_watchdog (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp(line number: 426)] Analyzing module cmsdk_apb_watchdog_frc (library work)
W: Public-4030: File 'C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp(line number: 812)] Analyzing module cmsdk_iop_gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/udp_hw_speedup/tx_speedup.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/udp_hw_speedup/tx_speedup.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/udp_hw_speedup/tx_speedup.vp(line number: 242)] Analyzing module tx_speedup (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/udp_hw_speedup/tx_speedup.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/udp_hw_speedup/udp_hw_speedup.vp
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/udp_hw_speedup/udp_hw_speedup.vp
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/udp_hw_speedup/udp_hw_speedup.vp(line number: 147)] Analyzing module udp_hw_speedup (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/udp_hw_speedup/udp_hw_speedup.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/sd_cmd.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/sd_cmd.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/sd_cmd.v(line number: 2)] Analyzing module sd_card_cmd (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/sd_cmd.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/sd_top.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/sd_top.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/sd_top.v(line number: 6)] Analyzing module sd_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/sd_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/spi_master.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/spi_master.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/spi_master.v(line number: 2)] Analyzing module spi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/spi_master.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/aq_axi_master.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/aq_axi_master.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/aq_axi_master.v(line number: 39)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_fifo_read.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_fifo_read.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_fifo_read.v(line number: 31)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_fifo_write.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_fifo_write.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_fifo_write.v(line number: 31)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_read_write.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_read_write.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_read_write.v(line number: 31)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/cmos_8_16bit.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/cmos_8_16bit.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/cmos_8_16bit.v(line number: 30)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/cmos_write_req_gen.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/cmos_write_req_gen.v(line number: 30)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v(line number: 25)] Analyzing module ipml_fifo_v1_5_TX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v(line number: 25)] Analyzing module ipml_fifo_v1_5_RX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_5_ex_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_5_ex_data_fifo.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_5_ex_data_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_5_ex_data_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_fifo_v1_5_ex_data_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 25)] Analyzing module ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 18)] Analyzing module DCACHE_TAG (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 18)] Analyzing module ICACHE_TAG0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 18)] Analyzing module ICACHE_TAG1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 18)] Analyzing module ICACHE_INS0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 18)] Analyzing module ICACHE_INS1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/RX_RING.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/RX_RING.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/RX_RING.v(line number: 18)] Analyzing module RX_RING (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/RX_RING.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 18)] Analyzing module DCACHE_SRAM0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 18)] Analyzing module DCACHE_SRAM1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 18)] Analyzing module DCACHE_SRAM2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 18)] Analyzing module DCACHE_SRAM3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/TEST_RAM.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/TEST_RAM.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 18)] Analyzing module TEST_RAM (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/TEST_RAM.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 18)] Analyzing module PGL_SDPRAM_11 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/TX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/TX_FIFO.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 18)] Analyzing module TX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/TX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/RX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/RX_FIFO.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 18)] Analyzing module RX_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/RX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/ex_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/ex_data_fifo.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/ex_data_fifo.v(line number: 18)] Analyzing module ex_data_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/ex_data_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 18)] Analyzing module TSMAC_FIFO_RXCKLI (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Analyzing module afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 21)] Analyzing module DDR3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_TX_FIFO (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 330)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 374)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 375)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 383)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 384)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 405)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 406)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 415)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 416)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 307)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_RX_FIFO (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 330)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 374)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 375)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 383)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 384)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 405)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 406)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 415)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 416)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 307)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 330)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 374)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 375)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 383)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 384)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 405)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 406)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 415)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 416)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 307)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_RX_RING (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 314)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 403)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 404)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 413)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 414)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 419)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 420)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 311)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_TEST_RAM (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 314)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 403)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 404)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 413)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 414)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 419)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 420)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 311)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ICACHE_TAG0 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 314)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 403)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 404)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 413)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 414)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 419)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 420)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 311)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ICACHE_TAG1 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 313)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 314)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 317)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 353)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 354)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 369)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 370)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 378)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 379)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 387)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 388)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 391)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 392)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 395)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 396)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 399)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 400)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 403)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 404)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 409)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 410)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 413)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 414)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 419)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 420)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 311)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ex_data_fifo (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ex_data_fifo/rtl/ipml_sdpram_v1_5_ex_data_fifo.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_16i_64o_512 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_PGL_SDPRAM_11 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_TAG (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ICACHE_INS0 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_ICACHE_INS1 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_SRAM0 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_SRAM1 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_SRAM2 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_DCACHE_SRAM3 (library work)
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 372)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 373)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 381)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 382)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 402)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 403)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 412)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 413)] System task enable $finish ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 418)] System task enable $display ignored for synthesis
W: Verilog-2008: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 419)] System task enable $finish ignored for synthesis
W: Verilog-2010: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 310)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/1/Desktop/jc/FPGA_Pro/pnr} C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
 1.893228s wall, 0.937500s user + 0.609375s system = 1.546875s CPU (81.7%)
Start rtl-elaborate.
I: Module "m1_soc_top" is set as top module.
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 1)] Elaborating module m1_soc_top
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 20)] Elaborating module PLL
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 116)] Net clkfb in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 119)] Net pfden in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 120)] Net clkout0_gate in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 121)] Net clkout0_2pad_gate in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 122)] Net clkout1_gate in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 123)] Net clkout2_gate in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 124)] Net clkout3_gate in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 125)] Net clkout4_gate in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 126)] Net clkout5_gate in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 127)] Net dyn_idiv in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 128)] Net dyn_odiv0 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 129)] Net dyn_odiv1 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 130)] Net dyn_odiv2 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 131)] Net dyn_odiv3 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 132)] Net dyn_odiv4 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 133)] Net dyn_fdiv in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 134)] Net dyn_duty0 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 135)] Net dyn_duty1 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 136)] Net dyn_duty2 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 137)] Net dyn_duty3 in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 138)] Net dyn_duty4 in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[0] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[1] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[2] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[3] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[4] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[5] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[6] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[7] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[8] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[9] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[10] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[11] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 139)] Net dyn_phase0[12] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[0] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[1] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[2] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[3] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[4] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[5] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[6] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[7] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[8] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[9] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[10] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[11] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 140)] Net dyn_phase1[12] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[0] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[1] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[2] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[3] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[4] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[5] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[6] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[7] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[8] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[9] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[10] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[11] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 141)] Net dyn_phase2[12] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[0] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[1] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[2] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[3] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[4] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[5] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[6] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[7] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[8] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[9] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[10] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[11] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 142)] Net dyn_phase3[12] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[0] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[1] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[2] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[3] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[4] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[5] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[6] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[7] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[8] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[9] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[10] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[11] in module PLL does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 143)] Net dyn_phase4[12] in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 147)] Net icp_base in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 148)] Net icp_sel in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 149)] Net lpfres_sel in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 150)] Net cripple_sel in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 151)] Net phase_sel in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 152)] Net phase_dir in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 153)] Net phase_step_n in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 154)] Net load_phase in module PLL does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PLL/PLL.v(line number: 155)] Net dyn_mdiv in module PLL does not have a driver, tie it to 0
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/rst_gen.v(line number: 1)] Elaborating module rst_gen
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/sd_top.v(line number: 6)] Elaborating module sd_top
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/sd_cmd.v(line number: 2)] Elaborating module sd_card_cmd
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/spi_master.v(line number: 2)] Elaborating module spi_master
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/integration_kit_dbg.vp(line number: 661)] Elaborating module integration_kit_dbg
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1Integration.vp(line number: 253)] Elaborating module CortexM1Integration
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/CortexM1.vp(line number: 445)] Elaborating module CortexM1
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_core.vp(line number: 624)] Elaborating module cm1_core
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_fetch.vp(line number: 142)] Elaborating module cm1_fetch
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_ctl.vp(line number: 2190)] Elaborating module cm1_ctl
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_decoder.vp(line number: 1165)] Elaborating module cm1_decoder
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_ctl_add3.vp(line number: 86)] Elaborating module cm1_ctl_add3
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_excpt.vp(line number: 2255)] Elaborating module cm1_excpt
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_dp.vp(line number: 985)] Elaborating module cm1_dp
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_reg_bank.vp(line number: 130)] Elaborating module cm1_reg_bank
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_alu_dec.vp(line number: 189)] Elaborating module cm1_alu_dec
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_adder.vp(line number: 105)] Elaborating module cm1_adder
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_multiply_shift.vp(line number: 134)] Elaborating module cm1_multiply_shift
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_shifter.vp(line number: 233)] Elaborating module cm1_shifter
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_multiplier.vp(line number: 111)] Elaborating module cm1_multiplier
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_mem_ctl.vp(line number: 445)] Elaborating module cm1_mem_ctl
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_mux4.vp(line number: 88)] Elaborating module cm1_mux4
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_mux4.vp(line number: 88)] Elaborating module cm1_mux4
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic.vp(line number: 450)] Elaborating module cm1_nvic
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_ahb.vp(line number: 846)] Elaborating module cm1_nvic_ahb
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_ahb_os.vp(line number: 342)] Elaborating module cm1_nvic_ahb_os
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_tree.vp(line number: 230)] Elaborating module cm1_nvic_tree
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_pri_lvl.vp(line number: 176)] Elaborating module cm1_nvic_pri_lvl
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_pri_num.vp(line number: 127)] Elaborating module cm1_nvic_pri_num
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_pri_lvl.vp(line number: 176)] Elaborating module cm1_nvic_pri_lvl
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_nvic_main.vp(line number: 225)] Elaborating module cm1_nvic_main
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/cm1_ahb.vp(line number: 975)] Elaborating module cm1_ahb
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/ITCM.vp(line number: 231)] Elaborating module ITCM
I: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/ITCM.vp(line number: 352)] Memory initial value is from "C:/Users/1/Desktop/jc/FPGA_Pro/pnr/itcm3"
I: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/ITCM.vp(line number: 353)] Memory initial value is from "C:/Users/1/Desktop/jc/FPGA_Pro/pnr/itcm2"
I: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/ITCM.vp(line number: 354)] Memory initial value is from "C:/Users/1/Desktop/jc/FPGA_Pro/pnr/itcm1"
I: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/ITCM.vp(line number: 355)] Memory initial value is from "C:/Users/1/Desktop/jc/FPGA_Pro/pnr/itcm0"
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/DTCM.vp(line number: 231)] Elaborating module DTCM
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.vp(line number: 152)] Elaborating module cmsdk_ahb_gpio
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.vp(line number: 130)] Elaborating module cmsdk_ahb_to_iop
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.vp(line number: 812)] Elaborating module cmsdk_iop_gpio
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_mem/verilog/cmsdk_ahb_mem.v(line number: 1)] Elaborating module cmsdk_ahb_mem
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_icache/verilog/cmsdk_ahb_icache.vp(line number: 267)] Elaborating module cmsdk_ahb_icache
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 163)] Elaborating module I_Cache
I: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 196)] Memory initial value is from "C:/Users/1/Desktop/jc/FPGA_Pro/pnr/LRU0.dat"
I: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_icache/verilog/I_Cache.vp(line number: 200)] Memory initial value is from "C:/Users/1/Desktop/jc/FPGA_Pro/pnr/LRU1.dat"
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 18)] Elaborating module ICACHE_TAG0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_ICACHE_TAG0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 480)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 495)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 625)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 690)] Case condition never applies
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1793)] Elaborating module GTP_DRM9K
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 580)] Net gen_j_wd in module ipml_sdpram_v1_5_ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 1093)] Net cs_rd in module ipml_sdpram_v1_5_ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 1107)] Net gen_i_rd in module ipml_sdpram_v1_5_ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/rtl/ipml_sdpram_v1_5_ICACHE_TAG0.v(line number: 1107)] Net gen_j_rd in module ipml_sdpram_v1_5_ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 104)] Net wr_clk_en in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 106)] Net wr_byte_en in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 107)] Net wr_addr_strobe in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 111)] Net rd_clk_en in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 113)] Net rd_oce in module ICACHE_TAG0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG0/ICACHE_TAG0.v(line number: 114)] Net rd_addr_strobe in module ICACHE_TAG0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 18)] Elaborating module ICACHE_TAG1
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_ICACHE_TAG1
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 480)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 495)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 625)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 690)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 580)] Net gen_j_wd in module ipml_sdpram_v1_5_ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 1093)] Net cs_rd in module ipml_sdpram_v1_5_ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 1107)] Net gen_i_rd in module ipml_sdpram_v1_5_ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/rtl/ipml_sdpram_v1_5_ICACHE_TAG1.v(line number: 1107)] Net gen_j_rd in module ipml_sdpram_v1_5_ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 104)] Net wr_clk_en in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 106)] Net wr_byte_en in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 107)] Net wr_addr_strobe in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 111)] Net rd_clk_en in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 113)] Net rd_oce in module ICACHE_TAG1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_TAG1/ICACHE_TAG1.v(line number: 114)] Net rd_addr_strobe in module ICACHE_TAG1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 18)] Elaborating module ICACHE_INS0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_ICACHE_INS0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 488)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 683)] Case condition never applies
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 771)] Net DA_bus[26] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 771)] Net DA_bus[35] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 772)] Net DB_bus[26] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 772)] Net DB_bus[35] in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/rtl/ipml_sdpram_v1_5_ICACHE_INS0.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 104)] Net wr_clk_en in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 106)] Net wr_byte_en in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 107)] Net wr_addr_strobe in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 111)] Net rd_clk_en in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 113)] Net rd_oce in module ICACHE_INS0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS0/ICACHE_INS0.v(line number: 114)] Net rd_addr_strobe in module ICACHE_INS0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 18)] Elaborating module ICACHE_INS1
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_ICACHE_INS1
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 488)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 683)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 771)] Net DA_bus[26] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 771)] Net DA_bus[35] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 772)] Net DB_bus[26] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 772)] Net DB_bus[35] in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/rtl/ipml_sdpram_v1_5_ICACHE_INS1.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 104)] Net wr_clk_en in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 106)] Net wr_byte_en in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 107)] Net wr_addr_strobe in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 111)] Net rd_clk_en in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 113)] Net rd_oce in module ICACHE_INS1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/ICACHE_INS1/ICACHE_INS1.v(line number: 114)] Net rd_addr_strobe in module ICACHE_INS1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_dcache/verilog/cmsdk_ahb_dcache.vp(line number: 299)] Elaborating module cmsdk_ahb_dcache
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 427)] Elaborating module D_Cache
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 18)] Elaborating module DCACHE_TAG
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_TAG
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 490)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 685)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/rtl/ipml_sdpram_v1_5_DCACHE_TAG.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 104)] Net wr_clk_en in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 106)] Net wr_byte_en in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 107)] Net wr_addr_strobe in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 111)] Net rd_clk_en in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 113)] Net rd_oce in module DCACHE_TAG does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_TAG/DCACHE_TAG.v(line number: 114)] Net rd_addr_strobe in module DCACHE_TAG does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 18)] Elaborating module DCACHE_SRAM0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_SRAM0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 684)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/rtl/ipml_sdpram_v1_5_DCACHE_SRAM0.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 108)] Net wr_clk_en in module DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 111)] Net wr_addr_strobe in module DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 115)] Net rd_clk_en in module DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 117)] Net rd_oce in module DCACHE_SRAM0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM0/DCACHE_SRAM0.v(line number: 118)] Net rd_addr_strobe in module DCACHE_SRAM0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 18)] Elaborating module DCACHE_SRAM1
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_SRAM1
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 684)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/rtl/ipml_sdpram_v1_5_DCACHE_SRAM1.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 108)] Net wr_clk_en in module DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 111)] Net wr_addr_strobe in module DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 115)] Net rd_clk_en in module DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 117)] Net rd_oce in module DCACHE_SRAM1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM1/DCACHE_SRAM1.v(line number: 118)] Net rd_addr_strobe in module DCACHE_SRAM1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 18)] Elaborating module DCACHE_SRAM2
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_SRAM2
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 684)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/rtl/ipml_sdpram_v1_5_DCACHE_SRAM2.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 108)] Net wr_clk_en in module DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 111)] Net wr_addr_strobe in module DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 115)] Net rd_clk_en in module DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 117)] Net rd_oce in module DCACHE_SRAM2 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM2/DCACHE_SRAM2.v(line number: 118)] Net rd_addr_strobe in module DCACHE_SRAM2 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 18)] Elaborating module DCACHE_SRAM3
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_DCACHE_SRAM3
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 477)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 489)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 684)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 771)] Net DA_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 772)] Net DB_bus[8] in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/rtl/ipml_sdpram_v1_5_DCACHE_SRAM3.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 108)] Net wr_clk_en in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 111)] Net wr_addr_strobe in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 115)] Net rd_clk_en in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 117)] Net rd_oce in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DCACHE_SRAM3/DCACHE_SRAM3.v(line number: 118)] Net rd_addr_strobe in module DCACHE_SRAM3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 470)] Net i in module D_Cache does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 473)] Net dram_wr_val_dly in module D_Cache does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 474)] Net dram_rd_val_dly in module D_Cache does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_dcache/verilog/D_Cache.vp(line number: 476)] Net dram_rd_data_dly in module D_Cache does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_ethernet_dmac/verilog/cmsdk_ahb_ethernet_dmac.vp(line number: 442)] Elaborating module cmsdk_ahb_ethernet_dmac
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 446)] Elaborating module Ethernet_DMAC
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 18)] Elaborating module TX_FIFO
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_v1_5_TX_FIFO.v(line number: 25)] Elaborating module ipml_fifo_v1_5_TX_FIFO
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_TX_FIFO
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 490)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 681)] Case condition never applies
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[8] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[17] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[26] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[35] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[44] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[53] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[62] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 772)] Net DA_bus[71] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[8] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[17] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[26] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[35] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[44] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[53] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[62] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 773)] Net DB_bus[71] in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 1088)] Net cs_rd in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 1102)] Net gen_i_rd in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_sdpram_v1_5_TX_FIFO.v(line number: 1102)] Net gen_j_rd in module ipml_sdpram_v1_5_TX_FIFO does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 51)] Net wrptr1 in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 62)] Net rwptr1 in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 72)] Net asyn_wfull in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 74)] Net asyn_rempty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 131)] Net ASYN_CTRL.i in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 103)] Net wr_clk in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 105)] Net wr_rst in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 106)] Net wr_byte_en in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 111)] Net rd_clk in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 113)] Net rd_rst in module TX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/TX_FIFO.v(line number: 114)] Net rd_oce in module TX_FIFO does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/RX_RING.v(line number: 18)] Elaborating module RX_RING
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_RX_RING
C: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 317)] IPSpecCheck: 01030102 ipml_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 8-20
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 689)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 580)] Net gen_j_wd in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 776)] Net DA_bus[8] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 776)] Net DA_bus[17] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 776)] Net DA_bus[26] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 776)] Net DA_bus[35] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 777)] Net DB_bus[8] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 777)] Net DB_bus[17] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 777)] Net DB_bus[26] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 777)] Net DB_bus[35] in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 1093)] Net cs_rd in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 1107)] Net gen_i_rd in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/rtl/ipml_sdpram_v1_5_RX_RING.v(line number: 1107)] Net gen_j_rd in module ipml_sdpram_v1_5_RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/RX_RING.v(line number: 108)] Net wr_clk_en in module RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/RX_RING.v(line number: 111)] Net wr_addr_strobe in module RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/RX_RING.v(line number: 115)] Net rd_clk_en in module RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/RX_RING.v(line number: 117)] Net rd_oce in module RX_RING does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_RING/RX_RING.v(line number: 118)] Net rd_addr_strobe in module RX_RING does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 18)] Elaborating module RX_FIFO
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_fifo_v1_5_RX_FIFO.v(line number: 25)] Elaborating module ipml_fifo_v1_5_RX_FIFO
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_RX_FIFO
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 474)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 476)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 486)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 621)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 685)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 576)] Net gen_j_wd in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[2] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[3] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[4] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[5] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[6] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[7] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[8] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[9] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[10] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[11] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[12] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[13] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[14] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[15] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[16] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[17] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[20] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[21] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[22] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[23] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[24] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[25] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[26] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[27] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[28] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[29] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[30] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[31] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[32] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[33] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[34] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[35] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[38] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[39] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[40] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[41] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[42] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[43] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[44] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[45] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[46] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[47] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[48] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[49] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[50] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[51] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[52] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[53] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[56] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[57] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[58] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[59] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[60] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[61] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[62] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[63] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[64] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[65] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[66] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[67] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[68] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[69] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[70] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 772)] Net DA_bus[71] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[8] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[17] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[26] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[35] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[44] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[53] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[62] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 773)] Net DB_bus[71] in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/rtl/ipml_sdpram_v1_5_RX_FIFO.v(line number: 1088)] Net cs_rd in module ipml_sdpram_v1_5_RX_FIFO does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 51)] Net wrptr1 in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 62)] Net rwptr1 in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 72)] Net asyn_wfull in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 74)] Net asyn_rempty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 131)] Net ASYN_CTRL.i in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 103)] Net wr_clk in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 105)] Net wr_rst in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 106)] Net wr_byte_en in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 111)] Net rd_clk in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 113)] Net rd_rst in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/RX_FIFO/RX_FIFO.v(line number: 114)] Net rd_oce in module RX_FIFO does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_ethernet_dmac/verilog/Ethernet_DMAC.vp(line number: 519)] Net almost_full_tx_t in module Ethernet_DMAC does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/ahb/ahb_def_slave.vp(line number: 115)] Elaborating module ahb_def_slave
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 426)] Elaborating module cmsdk_apb_subsystem
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.vp(line number: 367)] Elaborating module cmsdk_ahb_to_apb
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.vp(line number: 151)] Elaborating module cmsdk_apb_slave_mux
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp(line number: 450)] Elaborating module cmsdk_apb_timer
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.vp(line number: 450)] Elaborating module cmsdk_apb_timer
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.vp(line number: 299)] Elaborating module cmsdk_apb_watchdog
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.vp(line number: 426)] Elaborating module cmsdk_apb_watchdog_frc
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp(line number: 842)] Elaborating module cmsdk_apb_uart
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.vp(line number: 842)] Elaborating module cmsdk_apb_uart
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_spi/verilog/cmsdk_apb_spi.vp(line number: 201)] Elaborating module cmsdk_apb_spi
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/cmsdk_apb_i2c.vp(line number: 161)] Elaborating module cmsdk_apb_i2c
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/i2c_master_byte_ctrl.vp(line number: 291)] Elaborating module i2c_master_byte_ctrl
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_i2c/verilog/i2c_master_bit_ctrl.vp(line number: 524)] Elaborating module i2c_master_bit_ctrl
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.vp(line number: 583)] Net uart1_overflow_int in module cmsdk_apb_subsystem does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/ahb/ahb_decoder.vp(line number: 164)] Elaborating module ahb_decoder
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/ahb/ahb_mux.vp(line number: 242)] Elaborating module ahb_mux
W: Verilog-2024: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin HALTED in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin DBGRESTARTED in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin JTAGNSW in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin JTAGTOP in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin TDO in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin nTDOEN in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin SWDO in graph of sdm module integration_kit_dbg
W: Verilog-2024: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/integration_kit_dbg.vp(line number: 661)] Give an initial value for the no drive output pin SWDOEN in graph of sdm module integration_kit_dbg
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/m1_core/integration_kit_dbg.vp(line number: 855)] Net gpio0_combintr in module integration_kit_dbg does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 18)] Elaborating module TEST_RAM
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_TEST_RAM
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 478)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 480)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 494)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 625)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 689)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 580)] Net gen_j_wd in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 776)] Net DA_bus[8] in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 776)] Net DA_bus[17] in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 777)] Net DB_bus[8] in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 777)] Net DB_bus[17] in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 1093)] Net cs_rd in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 1107)] Net gen_i_rd in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/rtl/ipml_sdpram_v1_5_TEST_RAM.v(line number: 1107)] Net gen_j_rd in module ipml_sdpram_v1_5_TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 111)] Net wr_byte_en in module TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 112)] Net wr_addr_strobe in module TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 116)] Net rd_clk_en in module TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 118)] Net rd_oce in module TEST_RAM does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TEST_RAM/TEST_RAM.v(line number: 119)] Net rd_addr_strobe in module TEST_RAM does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/cmos_8_16bit.v(line number: 30)] Elaborating module cmos_8_16bit
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/cmos_write_req_gen.v(line number: 30)] Elaborating module cmos_write_req_gen
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/aq_axi_master.v(line number: 39)] Elaborating module aq_axi_master
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 666)] Width mismatch between port M_AXI_AWID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 666)] Width mismatch between port M_AXI_AWADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 666)] Width mismatch between port M_AXI_BID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 666)] Width mismatch between port M_AXI_ARID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 666)] Width mismatch between port M_AXI_ARADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 666)] Width mismatch between port M_AXI_RID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 666)] Width mismatch between port WR_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 666)] Width mismatch between port WR_LEN and signal bound to it for instantiated module aq_axi_master
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_read_write.v(line number: 31)] Elaborating module frame_read_write
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Elaborating module afifo_16i_64o_512
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v(line number: 25)] Elaborating module ipml_fifo_v1_5_afifo_16i_64o_512
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_afifo_16i_64o_512
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 676)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 677)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 678)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 679)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 679)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 680)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 571)] Net gen_j_wd in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[9] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[10] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[11] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[12] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[13] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[14] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[15] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[16] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[27] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[28] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[29] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[30] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[31] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[32] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[33] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[34] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_5 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 120)] Net wr_byte_en in module afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 128)] Net rd_oce in module afifo_16i_64o_512 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_fifo_write.v(line number: 31)] Elaborating module frame_fifo_write
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_read_write.v(line number: 81)] Net wrusedw in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_read_write.v(line number: 82)] Net rdusedw[9] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_read_write.v(line number: 82)] Net rdusedw[10] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_read_write.v(line number: 82)] Net rdusedw[11] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_read_write.v(line number: 82)] Net rdusedw[12] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_read_write.v(line number: 82)] Net rdusedw[13] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_read_write.v(line number: 82)] Net rdusedw[14] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_read_write.v(line number: 82)] Net rdusedw[15] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/frame_wr/frame_read_write.v(line number: 83)] Net read_fifo_aclr in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 741)] Width mismatch between port write_addr_0 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 741)] Width mismatch between port write_addr_1 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 741)] Width mismatch between port write_addr_2 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 741)] Width mismatch between port write_addr_3 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 741)] Width mismatch between port write_len and signal bound to it for instantiated module frame_read_write
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 21)] Elaborating module DDR3
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 68)] Net dqsi_dpi_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 69)] Net dly_loop_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1135)] Elaborating module GTP_DDRPHY
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17168)] Elaborating module GTP_IOCLKBUF
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17196)] Elaborating module GTP_IOCLKDIV
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1737)] Elaborating module GTP_DLL
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 594)] Elaborating module GTP_DDC_E1
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17029)] Elaborating module GTP_INV
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17256)] Elaborating module GTP_IODELAY
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17527)] Elaborating module GTP_ISERDES
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17006)] Elaborating module GTP_INBUFG
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18596)] Elaborating module GTP_OUTBUF
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17037)] Elaborating module GTP_IOBUF
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17094)] Elaborating module GTP_IOBUFCO
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18643)] Elaborating module GTP_OUTBUFTCO
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 319)] Net loop_in_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 320)] Net loop_in_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 321)] Net loop_in_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 322)] Net loop_out_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 323)] Net loop_out_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 324)] Net loop_out_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 360)] Net loop_in_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 361)] Net loop_in_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 362)] Net loop_in_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 363)] Net loop_out_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 364)] Net loop_out_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 365)] Net loop_out_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 373)] Net resetn_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 374)] Net resetn_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 171)] Net update_start in module ipsl_hmic_h_phy_top_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 689)] Elaborating module GTP_DDRC
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin aclk_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awid_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awaddr_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awlen_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awsize_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awburst_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awlock_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awvalid_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awurgent_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin awpoison_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin wdata_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin wstrb_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin wlast_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin wvalid_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin bready_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arid_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin araddr_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arlen_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arsize_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arburst_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arlock_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arvalid_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arpoison_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin rready_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin arurgent_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin csysreq_2 in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin paddr in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin pwdata in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin pwrite in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin penable in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/DDR3/DDR3.v(line number: 645)] Give initial value 0 for the no drive pin psel in module instance
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 786)] Width mismatch between port awid_1 and signal bound to it for instantiated module DDR3
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 786)] Width mismatch between port awaddr_1 and signal bound to it for instantiated module DDR3
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 786)] Width mismatch between port bid_1 and signal bound to it for instantiated module DDR3
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 786)] Width mismatch between port arid_1 and signal bound to it for instantiated module DDR3
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 786)] Width mismatch between port araddr_1 and signal bound to it for instantiated module DDR3
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 786)] Width mismatch between port arlock_1 and signal bound to it for instantiated module DDR3
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 786)] Width mismatch between port rid_1 and signal bound to it for instantiated module DDR3
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17179)] Elaborating module GTP_IOCLKDELAY
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 18)] Elaborating module TSMAC_FIFO_RXCKLI
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 25)] Elaborating module ipml_fifo_v1_5_TSMAC_FIFO_RXCKLI
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI
C: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 313)] IPSpecCheck: 01030102 ipml_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 8-20
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 488)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 489)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 683)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 684)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 685)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 686)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 576)] Net gen_j_wd in module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 1088)] Net cs_rd in module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 1102)] Net gen_i_rd in module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/rtl/ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI.v(line number: 1102)] Net gen_j_rd in module ipml_sdpram_v1_5_TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 196)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_6 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_6 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_6 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_6 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_6 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TX_FIFO/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_6 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 112)] Net wr_byte_en in module TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/TSMAC_FIFO_RXCKLI/TSMAC_FIFO_RXCKLI.v(line number: 120)] Net rd_oce in module TSMAC_FIFO_RXCKLI does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/tsmac_phy.v(line number: 13)] Elaborating module tsmac_phy
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_gmii_convert_v1_0.v(line number: 13)] Elaborating module pgs_tsmac_rgmii_gmii_convert_v1_0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_gmii_to_rgmii_v1_0.v(line number: 12)] Elaborating module pgs_tsmac_gmii_to_rgmii_v1_0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 12)] Elaborating module pgs_tsmac_rgmii_to_gmii_v1_0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 33)] Net dpi_sts1 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 34)] Net dpi_sts2 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 35)] Net dpi_sts3 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 36)] Net dpi_sts4 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 37)] Net dpi_sts5 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 38)] Net dpi_sts6 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rgmii_to_gmii_v1_0.v(line number: 39)] Net dpi_sts7 in module pgs_tsmac_rgmii_to_gmii_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_core_v1_1.v(line number: 8)] Elaborating module pgs_tsmac_core_v1_1
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_rx_sm_v1_1.v(line number: 8)] Elaborating module pgs_tsmac_rx_sm_v1_1
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 18)] Elaborating module PGL_SDPRAM_11
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_PGL_SDPRAM_11
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 473)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 475)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 485)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 486)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 487)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 488)] Case condition never applies
W: Verilog-2039: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 620)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 680)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 681)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 682)] Case condition never applies
W: Verilog-2038: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 683)] Case condition never applies
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 575)] Net gen_j_wd in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[9] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[10] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[11] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[12] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[13] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[14] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[15] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[16] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 771)] Net DA_bus[17] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[9] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[10] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[11] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[12] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[13] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[14] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[15] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[16] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 772)] Net DB_bus[17] in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 1089)] Net cs_rd in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 1103)] Net gen_i_rd in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/rtl/ipml_sdpram_v1_5_PGL_SDPRAM_11.v(line number: 1103)] Net gen_j_rd in module ipml_sdpram_v1_5_PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 108)] Net wr_clk_en in module PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 110)] Net wr_byte_en in module PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 111)] Net wr_addr_strobe in module PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 117)] Net rd_oce in module PGL_SDPRAM_11 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ipcore/PGL_SDPRAM_11/PGL_SDPRAM_11.v(line number: 118)] Net rd_addr_strobe in module PGL_SDPRAM_11 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_apb_modify_v1_0.v(line number: 15)] Elaborating module pgs_tsmac_apb_modify_v1_0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/pgs_tsmac_apb_port_v1_0.v(line number: 16)] Elaborating module pgs_tsmac_apb_port_v1_0
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pe_mcxmac.vp(line number: 466)] Elaborating module pe_mcxmac
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pe_mcxmac_core.vp(line number: 368)] Elaborating module pe_mcxmac_core
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/petmc_top.vp(line number: 476)] Elaborating module petmc_top
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/petfn_top.vp(line number: 1576)] Elaborating module petfn_top
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pecrc.vp(line number: 227)] Elaborating module pecrc
W: Directive parallel_case is effective
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/perfn_top.vp(line number: 964)] Elaborating module perfn_top
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pecrc.vp(line number: 227)] Elaborating module pecrc
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/permc_top.vp(line number: 488)] Elaborating module permc_top
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pemgt.vp(line number: 650)] Elaborating module pemgt
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pehst.vp(line number: 766)] Elaborating module pehst
I: Verilog-0003: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/rtl/synplify/pecar.vp(line number: 541)] Elaborating module pecar
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/tsmac_phy.v(line number: 144)] Width mismatch between port packet_cnt and signal bound to it for instantiated module pgs_tsmac_core_v1_1
W: Verilog-2019: [C:/Users/1/Desktop/jc/FPGA_Pro/src/tsmac_phy/tsmac_phy.v(line number: 144)] Width mismatch between port crc_err_cnt and signal bound to it for instantiated module pgs_tsmac_core_v1_1
W: Verilog-2036: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 410)] Net PRDATA connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 410)] Net pad_nTRST connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 410)] Net pad_TCK connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 410)] Net pad_TMS connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 410)] Net pad_TDI connected to input port of module instance has no driver, tie it to 0
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 410)] Give initial value 0 for the no drive pin RX1 in module instance
W: Verilog-2036: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 666)] Net s00_axi_buser connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 666)] Net s00_axi_ruser connected to input port of module instance has no driver, tie it to 0
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 666)] Give initial value 0 for the no drive pin RD_START in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 666)] Give initial value 0 for the no drive pin RD_ADRS in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 666)] Give initial value 0 for the no drive pin RD_LEN in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 666)] Give initial value 0 for the no drive pin RD_FIFO_FULL in module instance
W: Verilog-2023: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 666)] Give initial value 0 for the no drive pin RD_FIFO_AFULL in module instance
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 113)] Net PREADY in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 114)] Net PSLVERR in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 117)] Net p0_in in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 120)] Net p0_altfunc in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 142)] Net pll_pclk in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 143)] Net ddr_pll_lock in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 169)] Net awaddr_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 170)] Net awvalid_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 171)] Net awready_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 172)] Net wdata_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 173)] Net wlast_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 174)] Net wvalid_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 175)] Net wready_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 178)] Net araddr_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 179)] Net arvalid_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 180)] Net arready_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 181)] Net rdata_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 182)] Net rlast_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 183)] Net rvalid_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 184)] Net rready_1 in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 186)] Net tsmac_phy_pselx in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 187)] Net tsmac_phy_pwrite in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 188)] Net tsmac_phy_penable in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 189)] Net tsmac_phy_paddr in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 190)] Net tsmac_phy_pwdata in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 223)] Net ui_clk in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 224)] Net ui_clk_sync_rst in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 225)] Net init_calib_complete in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 226)] Net read_data_eep in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 233)] Net rd_burst_finish in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 234)] Net rd_burst_req in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 236)] Net rd_burst_len in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 238)] Net rd_burst_addr in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 240)] Net rd_burst_data_valid in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 241)] Net rd_burst_data in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 243)] Net read_req in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 244)] Net read_req_ack in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 245)] Net read_en in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 246)] Net read_data in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 248)] Net write_data in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 251)] Net video_clk in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 252)] Net video_clk5x in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 253)] Net hs in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 254)] Net vs in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 255)] Net de in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 256)] Net vout_data in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 261)] Net lut_index in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 262)] Net lut_data in module m1_soc_top does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/1/Desktop/jc/FPGA_Pro/src/M1_soc_top.v(line number: 310)] Net clk_200MHz in module m1_soc_top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 2.051110s wall, 1.093750s user + 0.562500s system = 1.656250s CPU (80.7%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.538812s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (92.8%)
Start rtl-infer.
W: Sdm-2005: [C:/Users/1/Desktop/jc/FPGA_Pro/src/sd_top.v(line number: 55)] No value assigned under clock for signal DATA, possible generate latch.
W: Sdm-2004: [C:/Users/1/Desktop/jc/FPGA_Pro/src/sd_top.v(line number: 55)] Latch is generated for signal DATA, possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[5], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[6], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[6], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[7], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[7], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal STATE[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal STATE[26], possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/Users/1/Desktop/jc/FPGA_Pro/src/spi_master.v(line number: 17)] Latch is generated for signal data_out, possible missing assignment in an if or case statement.
I: Sdm-0001: Found Ram BUF_W, depth=128, width=32.
I: Sdm-0001: Found Ram BUF_R, depth=128, width=32.
I: Removed inst wvalid_i that is redundant to wlast_i.
I: Removed inst wvalid_d that is redundant to wlast_d.
I: Sdm-0001: Found Ram mem3, depth=1024, width=8.
I: Sdm-0001: Found Ram mem1, depth=1024, width=8.
I: Sdm-0001: Found Ram mem2, depth=1024, width=8.
I: Sdm-0001: Found Ram mem0, depth=1024, width=8.
I: Sdm-0001: Found Ram mem3, depth=1024, width=8.
I: Sdm-0001: Found Ram mem1, depth=1024, width=8.
I: Sdm-0001: Found Ram mem2, depth=1024, width=8.
I: Sdm-0001: Found Ram mem0, depth=1024, width=8.
I: Sdm-0001: Found Ram LRU_c1, depth=256, width=1.
I: Sdm-0001: Found Ram LRU_c0, depth=256, width=1.
I: Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.
I: Removed inst init_ddrc_rst that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset1 that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset2 that is redundant to init_axi_reset0.
I: Removed inst hprot_dside that is redundant to asel_dside.
I: Removed inst asel_write that is redundant to HWRITE.
I: Removed inst ptxen that is redundant to itxen.
I: Removed inst tpst that is redundant to cwind.
I: Sdm-0001: Found Ram reg_file_a, depth=16, width=32.
I: Sdm-0001: Found Ram reg_file_b, depth=16, width=32.
Executing : rtl-infer successfully.
 9.639924s wall, 4.890625s user + 4.078125s system = 8.968750s CPU (93.0%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.258364s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (90.7%)
Start rtl-data-opt.
I: Removed inst pre_update_z_ex that is redundant to pre_update_n_ex.
I: Removed inst rst_fptr_align_de that is redundant to halt_hold1_de.
I: Removed inst txpf that is redundant to txcf.
I: Removed inst vltg that is redundant to rptd.
Executing : rtl-data-opt successfully.
 1.628326s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (90.2%)
Start FSM inference.
I: FSM sysreset_st[1:0]_fsm[1:0] inferred.
FSM sysreset_st[1:0]_fsm[1:0] STG:
Number of reachable states: 4
Input nets: SYSRESETREQ 
S0(00)-->S1(01): x
S1(01)-->S2(10): x
S2(10)-->S3(11): x
S3(11)-->S0(00): 1
S2(10)-->S3(11): 0
S3(11)-->S3(11): 0

I: FSM state[4:0]_fsm[4:0] inferred.
FSM state[4:0]_fsm[4:0] STG:
Number of reachable states: 13
Input nets: CTRL[1:0] N96 N221 block_read_req_ack block_write_req_ack cmd_req_ack 
S0(00000)-->S1(00001): xxxxxxx
S1(00001)-->S2(00010): xx1xxxx
S2(00010)-->S3(00011): xx1xxxx
S3(00011)-->S4(00100): xx1xxxx
S4(00100)-->S3(00011): xx0xxx1
S5(00101)-->S6(00110): xx1xxxx
S6(00110)-->S7(00111): xxx1xxx
S7(00111)-->S11(01101): xxxx1xx
S8(01000)-->S9(01010): xx1xxxx
S9(01010)-->S10(01100): xxxxx1x
S10(01100)-->S12(01110): xxxxxxx
S11(01101)-->S12(01110): xxxxxxx
S12(01110)-->S5(00101): 10xxxxx
S12(01110)-->S8(01000): x1xxxxx
S4(00100)-->S12(01110): xx1xxxx
S10(01100)-->S12(01110): xx1xxxx

I: FSM state[4:0]_fsm[4:0] inferred.
FSM state[4:0]_fsm[4:0] STG:
Number of reachable states: 17
Input nets: N26 N67 N71 N77 N122 N141 N180 N318 N321 N329 N339 block_read_req block_write_req cmd_req spi_wr_ack 
S0(00000)-->S2(00010): xxxxxxxxxxxxxxx
S1(00001)-->S3(00011): xxxxxxxxxxxxx1x
S1(00001)-->S6(00110): xxxxxxxxxxx1x0x
S1(00001)-->S9(01001): xxxxxxxxxxx010x
S2(00010)-->S1(00001): 1xxxxxxxxxxxxx1
S3(00011)-->S4(00100): xxxxxxxxxxxxxx1
S4(00100)-->S5(00101): x101xxxxxxxxxx1
S4(00100)-->S15(10000): xx1xxxxxxxxxxx1
S4(00100)-->S16(10001): x100xxxxxxxxxx1
S5(00101)-->S16(10001): xxxx1xxxxxxxxx1
S6(00110)-->S7(00111): xxxxx1xxxxxxxxx
S7(00111)-->S8(01000): xxxxxxxxxx1xxx1
S8(01000)-->S1(00001): xxxxxxxxxxxxxxx
S9(01001)-->S10(01011): xxxxxxxxxxxxxx1
S10(01011)-->S11(01100): xxxxxx1xxxxxxxx
S11(01100)-->S12(01101): xxxxxxxx1xxxxx1
S12(01101)-->S13(01110): xxxxxxxxx1xxxx1
S13(01110)-->S14(01111): xxxxxxx1xxxxxx1
S14(01111)-->S1(00001): xxxxxxxxxxxxxxx
S15(10000)-->S16(10001): xxxxxxxxxxxxxxx
S16(10001)-->S1(00001): xxxxxxxxxxxxxxx

I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 6
Input nets: N14 N151 wr_req 
S0(000)-->S0(000): xx0
S0(000)-->S2(010): xx1
S1(001)-->S2(010): x0x
S1(001)-->S4(100): x1x
S2(010)-->S1(001): 1xx
S2(010)-->S2(010): 0xx
S3(011)-->S5(101): xxx
S0(000)-->S2(010): 0x1
S2(010)-->S2(010): 0x1
S4(100)-->S3(011): 1xx
S4(100)-->S4(100): 0xx
S5(101)-->S0(000): xxx

I: FSM excpt_state[4:0]_fsm[4:0] inferred.
FSM excpt_state[4:0]_fsm[4:0] STG:
Number of reachable states: 17
Input nets: N530 N532 mcode_req nvic_lockup 
S0(00000)-->S1(00001): xxxx
S1(00001)-->S2(00010): xxxx
S2(00010)-->S3(00011): xxxx
S3(00011)-->S4(00100): xxxx
S4(00100)-->S4(00100): xx0x
S4(00100)-->S5(00101): xx1x
S5(00101)-->S6(00110): xxxx
S6(00110)-->S7(00111): 1xxx
S6(00110)-->S10(01010): x1xx
S6(00110)-->S16(10000): xxx1
S7(00111)-->S8(01000): xxxx
S8(01000)-->S9(01001): xxxx
S9(01001)-->S1(00001): xxxx
S10(01010)-->S11(01011): xxxx
S11(01011)-->S12(01100): xxxx
S12(01100)-->S14(01110): xxxx
S13(01101)-->S15(01111): xxxx
S14(01110)-->S13(01101): xxxx
S15(01111)-->S4(00100): xxxx
S16(10000)-->S4(00100): xxxx

I: FSM ahb_addr_state_0x[1:0]_fsm[1:0] inferred.
FSM ahb_addr_state_0x[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N33 N102 biu_commit_reg reresp wslave_rdy 
S0(00)-->S0(00): xxx0xx
S1(01)-->S1(01): xxx000
S1(01)-->S2(10): xxx001
S0(00)-->S0(00): xxx01x
S1(01)-->S0(00): xxx01x
S2(10)-->S2(10): 0xx0xx
S2(10)-->S0(00): 1xx0xx
S0(00)-->S0(00): 11x1xx
S1(01)-->S0(00): 11x1xx
S2(10)-->S0(00): 11x1xx
S0(00)-->S0(00): 1xxx1x
S1(01)-->S0(00): 1xxx1x
S2(10)-->S0(00): 1xxx1x
S0(00)-->S0(00): x111xx
S1(01)-->S0(00): x111xx
S2(10)-->S0(00): x111xx
S0(00)-->S0(00): x001xx
S1(01)-->S0(00): x001xx
S2(10)-->S0(00): x001xx
S0(00)-->S0(00): xx111x
S1(01)-->S0(00): xx111x
S2(10)-->S0(00): xx111x
S0(00)-->S1(01): x01100
S1(01)-->S1(01): x01100
S2(10)-->S1(01): x01100
S0(00)-->S2(10): 0101xx
S1(01)-->S2(10): 0101xx
S2(10)-->S2(10): 0101xx
S0(00)-->S2(10): x01101
S1(01)-->S2(10): x01101
S2(10)-->S2(10): x01101

I: FSM ahb_addr_state_10[1:0]_fsm[1:0] inferred.
FSM ahb_addr_state_10[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N71 ahb_addr_state_0x ahb_addr_state_11 ahb_data_state asel_ppb biu_commit_reg dsel_ppb ready reresp rsel_ppb_reg 
S0(00)-->S0(00): 0xxxxxx1xxx0
S0(00)-->S1(01): 1xxxx1x110x0
S0(00)-->S2(10): 1xxxx0x1xxx0
S0(00)-->S2(10): 1xxxxxx10xx0
S0(00)-->S2(10): 1xxxxxx1x1x0
S1(01)-->S1(01): xxxxx1110000
S1(01)-->S1(01): xxxxx1011000
S1(01)-->S2(10): xxxxx0x1xx00
S1(01)-->S2(10): xxxxxx111x00
S1(01)-->S2(10): xxxxxx010x00
S1(01)-->S2(10): xxxxxxx1x100
S0(00)-->S2(10): 1xxxx0x1xx00
S1(01)-->S2(10): 1xxxx0x1xx00
S0(00)-->S2(10): 1xxxxxx1x100
S1(01)-->S2(10): 1xxxxxx1x100
S2(10)-->S1(01): 1xxxxx11x1x0
S2(10)-->S2(10): xxxxxxx1x000
S2(10)-->S0(00): xxxxxxx1x010
S0(00)-->S0(00): 0xxxxxx1x1x0
S2(10)-->S0(00): 0xxxxxx1x1x0
S0(00)-->S2(10): 1xxxxx01x1x0
S2(10)-->S2(10): 1xxxxx01x1x0
S1(01)-->S0(00): xxxxxxx1xx10
S0(00)-->S0(00): x11xxxx0xxxx
S1(01)-->S0(00): x11xxxx0xxxx
S2(10)-->S0(00): x11xxxx0xxxx
S0(00)-->S0(00): 0xxxxxxxxx1x
S1(01)-->S0(00): 0xxxxxxxxx1x
S2(10)-->S0(00): 0xxxxxxxxx1x
S0(00)-->S0(00): xxx11xx1xxx1
S1(01)-->S0(00): xxx11xx1xxx1
S2(10)-->S0(00): xxx11xx1xxx1
S0(00)-->S0(00): xx1xxxx0xx1x
S1(01)-->S0(00): xx1xxxx0xx1x
S2(10)-->S0(00): xx1xxxx0xx1x
S0(00)-->S0(00): xxxx1xx1xx11
S1(01)-->S0(00): xxxx1xx1xx11
S2(10)-->S0(00): xxxx1xx1xx11
S0(00)-->S0(00): x1xxxxx0x01x
S1(01)-->S0(00): x1xxxxx0x01x
S2(10)-->S0(00): x1xxxxx0x01x
S0(00)-->S0(00): xxx1xxx1x011
S1(01)-->S0(00): xxx1xxx1x011
S2(10)-->S0(00): xxx1xxx1x011
S0(00)-->S0(00): 000xxxx0xxxx
S1(01)-->S0(00): 000xxxx0xxxx
S2(10)-->S0(00): 000xxxx0xxxx
S0(00)-->S0(00): 0xx00xx1xxx1
S1(01)-->S0(00): 0xx00xx1xxx1
S2(10)-->S0(00): 0xx00xx1xxx1
S0(00)-->S0(00): 0x0xxxx0x1xx
S1(01)-->S0(00): 0x0xxxx0x1xx
S2(10)-->S0(00): 0x0xxxx0x1xx
S0(00)-->S0(00): 0xxx0xx1x1x1
S1(01)-->S0(00): 0xxx0xx1x1x1
S2(10)-->S0(00): 0xxx0xx1x1x1
S0(00)-->S1(01): 110xxx10x1xx
S1(01)-->S1(01): 110xxx10x1xx
S2(10)-->S1(01): 110xxx10x1xx
S0(00)-->S1(01): 1xx10x11x1x1
S1(01)-->S1(01): 1xx10x11x1x1
S2(10)-->S1(01): 1xx10x11x1x1
S0(00)-->S1(01): 100xx1x010xx
S1(01)-->S1(01): 100xx1x010xx
S2(10)-->S1(01): 100xx1x010xx
S0(00)-->S1(01): 1xx001x110x1
S1(01)-->S1(01): 1xx001x110x1
S2(10)-->S1(01): 1xx001x110x1
S0(00)-->S1(01): x01xx110000x
S1(01)-->S1(01): x01xx110000x
S2(10)-->S1(01): x01xx110000x
S0(00)-->S1(01): x01xx100100x
S1(01)-->S1(01): x01xx100100x
S2(10)-->S1(01): x01xx100100x
S0(00)-->S1(01): xxx011110001
S1(01)-->S1(01): xxx011110001
S2(10)-->S1(01): xxx011110001
S0(00)-->S1(01): xxx011011001
S1(01)-->S1(01): xxx011011001
S2(10)-->S1(01): xxx011011001
S0(00)-->S2(10): 100xx0x0xxxx
S1(01)-->S2(10): 100xx0x0xxxx
S2(10)-->S2(10): 100xx0x0xxxx
S0(00)-->S2(10): 1xx000x1xxx1
S1(01)-->S2(10): 1xx000x1xxx1
S2(10)-->S2(10): 1xx000x1xxx1
S0(00)-->S2(10): 1x0xxx00x1xx
S1(01)-->S2(10): 1x0xxx00x1xx
S2(10)-->S2(10): 1x0xxx00x1xx
S0(00)-->S2(10): x10xxxx0x00x
S1(01)-->S2(10): x10xxxx0x00x
S2(10)-->S2(10): x10xxxx0x00x
S0(00)-->S2(10): 1xxx0x01x1x1
S1(01)-->S2(10): 1xxx0x01x1x1
S2(10)-->S2(10): 1xxx0x01x1x1
S0(00)-->S2(10): xxx10xx1x001
S1(01)-->S2(10): xxx10xx1x001
S2(10)-->S2(10): xxx10xx1x001
S0(00)-->S2(10): x01xx0x0xx0x
S1(01)-->S2(10): x01xx0x0xx0x
S2(10)-->S2(10): x01xx0x0xx0x
S0(00)-->S2(10): xxx010x1xx01
S1(01)-->S2(10): xxx010x1xx01
S2(10)-->S2(10): xxx010x1xx01
S0(00)-->S2(10): 100xxxx00xxx
S1(01)-->S2(10): 100xxxx00xxx
S2(10)-->S2(10): 100xxxx00xxx
S0(00)-->S2(10): 1xx00xx10xx1
S1(01)-->S2(10): 1xx00xx10xx1
S2(10)-->S2(10): 1xx00xx10xx1
S0(00)-->S2(10): x01xxx101x0x
S1(01)-->S2(10): x01xxx101x0x
S2(10)-->S2(10): x01xxx101x0x
S0(00)-->S2(10): x01xxx000x0x
S1(01)-->S2(10): x01xxx000x0x
S2(10)-->S2(10): x01xxx000x0x
S0(00)-->S2(10): 100xxxx0x1xx
S1(01)-->S2(10): 100xxxx0x1xx
S2(10)-->S2(10): 100xxxx0x1xx
S0(00)-->S2(10): xxx01x111x01
S1(01)-->S2(10): xxx01x111x01
S2(10)-->S2(10): xxx01x111x01
S0(00)-->S2(10): xxx01x010x01
S1(01)-->S2(10): xxx01x010x01
S2(10)-->S2(10): xxx01x010x01
S0(00)-->S2(10): 1xx00xx1x1x1
S1(01)-->S2(10): 1xx00xx1x1x1
S2(10)-->S2(10): 1xx00xx1x1x1
S0(00)-->S2(10): x01xxxx0x10x
S1(01)-->S2(10): x01xxxx0x10x
S2(10)-->S2(10): x01xxxx0x10x
S0(00)-->S2(10): xxx01xx1x101
S1(01)-->S2(10): xxx01xx1x101
S2(10)-->S2(10): xxx01xx1x101

I: FSM ahb_addr_state_11[1:0]_fsm[1:0] inferred.
FSM ahb_addr_state_11[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N71 ahb_addr_state_0x ahb_addr_state_10 ahb_data_state asel_ppb biu_commit_reg dsel_ppb ready reresp rsel_ppb_reg 
S0(00)-->S0(00): 0xxxxxx1xxx1
S0(00)-->S1(01): 1xxxx1x100x1
S0(00)-->S2(10): 1xxxx0x1xxx1
S0(00)-->S2(10): 1xxxxxx11xx1
S0(00)-->S2(10): 1xxxxxx1x1x1
S1(01)-->S1(01): xxxxx1110001
S1(01)-->S1(01): xxxxx1011001
S1(01)-->S2(10): xxxxx0x1xx01
S1(01)-->S2(10): xxxxxx111x01
S1(01)-->S2(10): xxxxxx010x01
S1(01)-->S2(10): xxxxxxx1x101
S0(00)-->S2(10): 1xxxx0x1xx01
S1(01)-->S2(10): 1xxxx0x1xx01
S0(00)-->S2(10): 1xxxxxx1x101
S1(01)-->S2(10): 1xxxxxx1x101
S2(10)-->S1(01): 1xxxxx01x1x1
S2(10)-->S2(10): xxxxxxx1x001
S2(10)-->S0(00): xxxxxxx1x011
S0(00)-->S0(00): 0xxxxxx1x1x1
S2(10)-->S0(00): 0xxxxxx1x1x1
S0(00)-->S2(10): 1xxxxx11x1x1
S2(10)-->S2(10): 1xxxxx11x1x1
S1(01)-->S0(00): xxxxxxx1xx11
S0(00)-->S0(00): x11xxxx0xxxx
S1(01)-->S0(00): x11xxxx0xxxx
S2(10)-->S0(00): x11xxxx0xxxx
S0(00)-->S0(00): 0xxxxxxxxx1x
S1(01)-->S0(00): 0xxxxxxxxx1x
S2(10)-->S0(00): 0xxxxxxxxx1x
S0(00)-->S0(00): xxx11xx1xxx0
S1(01)-->S0(00): xxx11xx1xxx0
S2(10)-->S0(00): xxx11xx1xxx0
S0(00)-->S0(00): xx1xxxx0xx1x
S1(01)-->S0(00): xx1xxxx0xx1x
S2(10)-->S0(00): xx1xxxx0xx1x
S0(00)-->S0(00): xxxx1xx1xx10
S1(01)-->S0(00): xxxx1xx1xx10
S2(10)-->S0(00): xxxx1xx1xx10
S0(00)-->S0(00): x1xxxxx0x01x
S1(01)-->S0(00): x1xxxxx0x01x
S2(10)-->S0(00): x1xxxxx0x01x
S0(00)-->S0(00): xxx1xxx1x010
S1(01)-->S0(00): xxx1xxx1x010
S2(10)-->S0(00): xxx1xxx1x010
S0(00)-->S0(00): 000xxxx0xxxx
S1(01)-->S0(00): 000xxxx0xxxx
S2(10)-->S0(00): 000xxxx0xxxx
S0(00)-->S0(00): 0xx00xx1xxx0
S1(01)-->S0(00): 0xx00xx1xxx0
S2(10)-->S0(00): 0xx00xx1xxx0
S0(00)-->S0(00): 0x0xxxx0x1xx
S1(01)-->S0(00): 0x0xxxx0x1xx
S2(10)-->S0(00): 0x0xxxx0x1xx
S0(00)-->S0(00): 0xxx0xx1x1x0
S1(01)-->S0(00): 0xxx0xx1x1x0
S2(10)-->S0(00): 0xxx0xx1x1x0
S0(00)-->S1(01): 110xxx00x1xx
S1(01)-->S1(01): 110xxx00x1xx
S2(10)-->S1(01): 110xxx00x1xx
S0(00)-->S1(01): 1xx10x01x1x0
S1(01)-->S1(01): 1xx10x01x1x0
S2(10)-->S1(01): 1xx10x01x1x0
S0(00)-->S1(01): 100xx1x000xx
S1(01)-->S1(01): 100xx1x000xx
S2(10)-->S1(01): 100xx1x000xx
S0(00)-->S1(01): 1xx001x100x0
S1(01)-->S1(01): 1xx001x100x0
S2(10)-->S1(01): 1xx001x100x0
S0(00)-->S1(01): x01xx110000x
S1(01)-->S1(01): x01xx110000x
S2(10)-->S1(01): x01xx110000x
S0(00)-->S1(01): x01xx100100x
S1(01)-->S1(01): x01xx100100x
S2(10)-->S1(01): x01xx100100x
S0(00)-->S1(01): xxx011110000
S1(01)-->S1(01): xxx011110000
S2(10)-->S1(01): xxx011110000
S0(00)-->S1(01): xxx011011000
S1(01)-->S1(01): xxx011011000
S2(10)-->S1(01): xxx011011000
S0(00)-->S2(10): 100xx0x0xxxx
S1(01)-->S2(10): 100xx0x0xxxx
S2(10)-->S2(10): 100xx0x0xxxx
S0(00)-->S2(10): 1xx000x1xxx0
S1(01)-->S2(10): 1xx000x1xxx0
S2(10)-->S2(10): 1xx000x1xxx0
S0(00)-->S2(10): 1x0xxx10x1xx
S1(01)-->S2(10): 1x0xxx10x1xx
S2(10)-->S2(10): 1x0xxx10x1xx
S0(00)-->S2(10): x10xxxx0x00x
S1(01)-->S2(10): x10xxxx0x00x
S2(10)-->S2(10): x10xxxx0x00x
S0(00)-->S2(10): 1xxx0x11x1x0
S1(01)-->S2(10): 1xxx0x11x1x0
S2(10)-->S2(10): 1xxx0x11x1x0
S0(00)-->S2(10): xxx10xx1x000
S1(01)-->S2(10): xxx10xx1x000
S2(10)-->S2(10): xxx10xx1x000
S0(00)-->S2(10): x01xx0x0xx0x
S1(01)-->S2(10): x01xx0x0xx0x
S2(10)-->S2(10): x01xx0x0xx0x
S0(00)-->S2(10): xxx010x1xx00
S1(01)-->S2(10): xxx010x1xx00
S2(10)-->S2(10): xxx010x1xx00
S0(00)-->S2(10): 100xxxx01xxx
S1(01)-->S2(10): 100xxxx01xxx
S2(10)-->S2(10): 100xxxx01xxx
S0(00)-->S2(10): 1xx00xx11xx0
S1(01)-->S2(10): 1xx00xx11xx0
S2(10)-->S2(10): 1xx00xx11xx0
S0(00)-->S2(10): x01xxx101x0x
S1(01)-->S2(10): x01xxx101x0x
S2(10)-->S2(10): x01xxx101x0x
S0(00)-->S2(10): x01xxx000x0x
S1(01)-->S2(10): x01xxx000x0x
S2(10)-->S2(10): x01xxx000x0x
S0(00)-->S2(10): 100xxxx0x1xx
S1(01)-->S2(10): 100xxxx0x1xx
S2(10)-->S2(10): 100xxxx0x1xx
S0(00)-->S2(10): xxx01x111x00
S1(01)-->S2(10): xxx01x111x00
S2(10)-->S2(10): xxx01x111x00
S0(00)-->S2(10): xxx01x010x00
S1(01)-->S2(10): xxx01x010x00
S2(10)-->S2(10): xxx01x010x00
S0(00)-->S2(10): 1xx00xx1x1x0
S1(01)-->S2(10): 1xx00xx1x1x0
S2(10)-->S2(10): 1xx00xx1x1x0
S0(00)-->S2(10): x01xxxx0x10x
S1(01)-->S2(10): x01xxxx0x10x
S2(10)-->S2(10): x01xxxx0x10x
S0(00)-->S2(10): xxx01xx1x100
S1(01)-->S2(10): xxx01xx1x100
S2(10)-->S2(10): xxx01xx1x100

I: FSM cstate[1:0]_fsm[1:0] inferred.
FSM cstate[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N88 awready_i wready_i 
S0(00)-->S1(01): 1xx
S1(01)-->S2(10): x1x
S2(10)-->S0(00): xx1

I: FSM cstate0[1:0]_fsm[1:0] inferred.
FSM cstate0[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: arready_i rlast_i rx_start 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): 1xx
S2(10)-->S0(00): x1x

I: FSM cstate0[1:0]_fsm[1:0] inferred.
FSM cstate0[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: arready_d rlast_d rx_start 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): 1xx
S2(10)-->S0(00): x1x

I: FSM cstate[1:0]_fsm[1:0] inferred.
FSM cstate[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: awready_d tx_start wready_d 
S0(00)-->S1(01): x1x
S1(01)-->S2(10): 1xx
S2(10)-->S0(00): xx1

I: FSM invalid_state[3:0]_fsm[3:0] inferred.
FSM invalid_state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N450 N891 dram_wr_val invalid invalid_addr[9:0] 
S0(0000)-->S1(0001): xxx1xxxxxxxxxx
S1(0001)-->S2(0010): xxxxxxxxxxxxxx
S2(0010)-->S2(0010): x10xxxxxxxxxxx
S2(0010)-->S3(0011): 10xxxxxxxxxxxx
S3(0011)-->S1(0001): xxxxxxxxxxxxxx
S2(0010)-->S1(0001): x11xxxxxxxxxxx
S3(0011)-->S1(0001): x11xxxxxxxxxxx
S2(0010)-->S1(0001): 00xx0xxxxxxxxx
S3(0011)-->S1(0001): 00xx0xxxxxxxxx
S2(0010)-->S1(0001): 00xxx1xxxxxxxx
S3(0011)-->S1(0001): 00xxx1xxxxxxxx
S2(0010)-->S1(0001): 00xxxx1xxxxxxx
S3(0011)-->S1(0001): 00xxxx1xxxxxxx
S2(0010)-->S1(0001): 00xxxxx1xxxxxx
S3(0011)-->S1(0001): 00xxxxx1xxxxxx
S2(0010)-->S1(0001): 00xxxxxx1xxxxx
S3(0011)-->S1(0001): 00xxxxxx1xxxxx
S2(0010)-->S1(0001): 00xxxxxxx1xxxx
S3(0011)-->S1(0001): 00xxxxxxx1xxxx
S2(0010)-->S1(0001): 00xxxxxxxx1xxx
S3(0011)-->S1(0001): 00xxxxxxxx1xxx
S2(0010)-->S1(0001): 00xxxxxxxxx1xx
S3(0011)-->S1(0001): 00xxxxxxxxx1xx
S2(0010)-->S1(0001): 00xxxxxxxxxx1x
S3(0011)-->S1(0001): 00xxxxxxxxxx1x
S2(0010)-->S1(0001): 00xxxxxxxxxxx1
S3(0011)-->S1(0001): 00xxxxxxxxxxx1
S0(0000)-->S1(0001): x111xxxxxxxxxx
S2(0010)-->S1(0001): x111xxxxxxxxxx
S0(0000)-->S0(0000): xxx0xxxxxxxxxx
S2(0010)-->S0(0000): 00xx1000000000

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N618 N626 dram_rd_val dram_wr_val 
S0(00)-->S0(00): 00xx
S0(00)-->S1(01): x1xx
S0(00)-->S2(10): 10xx
S1(01)-->S1(01): xxx0
S1(01)-->S2(10): xxx1
S0(00)-->S1(01): x1x0
S1(01)-->S1(01): x1x0
S0(00)-->S2(10): 10x1
S1(01)-->S2(10): 10x1
S2(10)-->S2(10): xx0x
S2(10)-->S0(00): xx1x
S0(00)-->S2(10): 100x
S2(10)-->S2(10): 100x

I: FSM flush_state[3:0]_fsm[3:0] inferred.
FSM flush_state[3:0]_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N530 dram_wr_val flush flush_addr[9:0] 
S0(0000)-->S1(0001): xx1xxxxxxxxxx
S1(0001)-->S2(0010): xxxxxxxxxxxxx
S2(0010)-->S1(0001): 11xxxxxxxxxxx
S2(0010)-->S1(0001): 0xx0xxxxxxxxx
S2(0010)-->S1(0001): 0xxx1xxxxxxxx
S2(0010)-->S1(0001): 0xxxx1xxxxxxx
S2(0010)-->S1(0001): 0xxxxx1xxxxxx
S2(0010)-->S1(0001): 0xxxxxx1xxxxx
S2(0010)-->S1(0001): 0xxxxxxx1xxxx
S2(0010)-->S1(0001): 0xxxxxxxx1xxx
S2(0010)-->S1(0001): 0xxxxxxxxx1xx
S2(0010)-->S1(0001): 0xxxxxxxxxx1x
S2(0010)-->S1(0001): 0xxxxxxxxxxx1
S2(0010)-->S2(0010): 10xxxxxxxxxxx
S0(0000)-->S0(0000): xx0xxxxxxxxxx
S2(0010)-->S0(0000): 0xx1000000000

I: FSM cstate[1:0]_fsm[1:0] inferred.
FSM cstate[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N169 awready_dmac tx_start 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S0(00): 1xx

I: FSM cstate0[1:0]_fsm[1:0] inferred.
FSM cstate0[1:0]_fsm[1:0] STG:
Number of reachable states: 3
Input nets: arready_dmac rlast_dmac rx_start 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): 1xx
S2(10)-->S0(00): x1x

I: FSM rx_state[3:0]_fsm[3:0] inferred.
FSM rx_state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N279 N283 N295 rx_inter_core_clean 
S0(0000)-->S1(0001): 11xx
S1(0001)-->S2(0010): xx1x
S2(0010)-->S3(0011): xxx1
S3(0011)-->S0(0000): xxxx

I: FSM state_reg[2:0]_fsm[2:0] inferred.
FSM state_reg[2:0]_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N68 N72 PCLKEN apb_select 
S1(001)-->S1(001): xx0x
S1(001)-->S2(010): xx1x
S0(000)-->S1(001): xx01
S1(001)-->S1(001): xx01
S0(000)-->S2(010): xx11
S1(001)-->S2(010): xx11
S2(010)-->S2(010): xx0x
S2(010)-->S3(011): xx1x
S3(011)-->S3(011): xx0x
S3(011)-->S3(011): 00xx
S3(011)-->S4(100): 011x
S3(011)-->S5(101): 1x1x
S5(101)-->S6(110): xxxx
S6(110)-->S0(000): xxx0
S4(100)-->S1(001): xx01
S6(110)-->S1(001): xx01
S4(100)-->S2(010): xx11
S6(110)-->S2(010): xx11
S0(000)-->S0(000): xxx0
S4(100)-->S0(000): xxx0

I: FSM c_state[4:0]_fsm[4:0] inferred.
FSM c_state[4:0]_fsm[4:0] STG:
Number of reachable states: 6
Input nets: cnt_done core_ack go i2c_al read start stop write 
S0(00000)-->S1(00001): xx10x1xx
S0(00000)-->S2(00010): xx1010xx
S0(00000)-->S3(00100): xx1000x1
S0(00000)-->S5(10000): xx1000x0
S1(00001)-->S2(00010): x1x01xxx
S1(00001)-->S3(00100): x1x00xxx
S2(00010)-->S2(00010): 01x0xxxx
S2(00010)-->S4(01000): 11x0xxxx
S3(00100)-->S3(00100): 01x0xxxx
S3(00100)-->S4(01000): 11x0xxxx
S4(01000)-->S5(10000): x1x0xx1x
S5(10000)-->S0(00000): x1xxxxxx
S4(01000)-->S0(00000): x1xxxx0x
S0(00000)-->S0(00000): xxx1xxxx
S1(00001)-->S0(00000): xxx1xxxx
S2(00010)-->S0(00000): xxx1xxxx
S3(00100)-->S0(00000): xxx1xxxx
S4(01000)-->S0(00000): xxx1xxxx
S5(10000)-->S0(00000): xxx1xxxx

I: FSM c_state[4:0]_fsm[4:0] inferred.
FSM c_state[4:0]_fsm[4:0] STG:
Number of reachable states: 18
Input nets: N183 N191 N194 N196 al 
S0(00000)-->S0(00000): 0000x
S0(00000)-->S1(00001): x1xx0
S0(00000)-->S6(00110): 1xxx0
S0(00000)-->S10(01010): xxx10
S0(00000)-->S14(01110): xx1x0
S1(00001)-->S2(00010): xxxx0
S2(00010)-->S3(00011): xxxx0
S3(00011)-->S4(00100): xxxx0
S4(00100)-->S5(00101): xxxx0
S6(00110)-->S7(00111): xxxx0
S7(00111)-->S8(01000): xxxx0
S8(01000)-->S9(01001): xxxx0
S10(01010)-->S11(01011): xxxx0
S11(01011)-->S12(01100): xxxx0
S12(01100)-->S13(01101): xxxx0
S14(01110)-->S15(01111): xxxx0
S15(01111)-->S16(10000): xxxx0
S16(10000)-->S17(10001): xxxx0
S17(10001)-->S0(00000): xxxxx
S9(01001)-->S0(00000): xxxxx
S13(01101)-->S0(00000): xxxxx
S5(00101)-->S0(00000): xxxxx
S13(01101)-->S0(00000): xxxxx
S0(00000)-->S0(00000): xxxx1
S1(00001)-->S0(00000): xxxx1
S2(00010)-->S0(00000): xxxx1
S3(00011)-->S0(00000): xxxx1
S4(00100)-->S0(00000): xxxx1
S5(00101)-->S0(00000): xxxx1
S6(00110)-->S0(00000): xxxx1
S7(00111)-->S0(00000): xxxx1
S8(01000)-->S0(00000): xxxx1
S9(01001)-->S0(00000): xxxx1
S10(01010)-->S0(00000): xxxx1
S11(01011)-->S0(00000): xxxx1
S12(01100)-->S0(00000): xxxx1
S13(01101)-->S0(00000): xxxx1
S14(01110)-->S0(00000): xxxx1
S15(01111)-->S0(00000): xxxx1
S16(10000)-->S0(00000): xxxx1
S17(10001)-->S0(00000): xxxx1

I: FSM wr_state[2:0]_fsm[2:0] inferred.
FSM wr_state[2:0]_fsm[2:0] STG:
Number of reachable states: 7
Input nets: MASTER_RST M_AXI_AWREADY M_AXI_BVALID M_AXI_WLAST N70 N97 WR_START reg_w_last 
S0(000)-->S1(001): 0xxxxx1x
S1(001)-->S2(010): 0xxx1xxx
S2(010)-->S3(011): 0xxxxxxx
S3(011)-->S4(100): 01xxxxxx
S4(100)-->S5(101): 0xx1x1xx
S5(101)-->S1(001): 0x1xxxx0
S5(101)-->S6(110): 0x1xxxx1
S6(110)-->S0(000): xxxxxxxx
S0(000)-->S0(000): 1xxxxxxx
S1(001)-->S0(000): 1xxxxxxx
S2(010)-->S0(000): 1xxxxxxx
S3(011)-->S0(000): 1xxxxxxx
S4(100)-->S0(000): 1xxxxxxx
S5(101)-->S0(000): 1xxxxxxx
S6(110)-->S0(000): 1xxxxxxx

I: FSM rd_state[2:0]_fsm[2:0] inferred.
FSM rd_state[2:0]_fsm[2:0] STG:
Number of reachable states: 6
Input nets: M_AXI_ARREADY M_AXI_RLAST M_AXI_RVALID N221 RD_START reg_r_last 
S0(000)-->S1(001): xxxx1x
S1(001)-->S2(010): xxx1xx
S2(010)-->S3(011): xxxxxx
S3(011)-->S4(100): 1xxxxx
S4(100)-->S1(001): x11xx0
S4(100)-->S5(101): x11xx1
S5(101)-->S0(000): xxxxxx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 6
Input nets: N63 N89 wr_burst_finish write_req_d2 
S1(0001)-->S2(0010): xxx0
S2(0010)-->S3(0011): 1xx0
S3(0011)-->S4(0100): xx1x
S0(0000)-->S1(0001): xxx1
S2(0010)-->S1(0001): xxx1
S4(0100)-->S2(0010): x1x0
S4(0100)-->S5(0101): x0x0
S0(0000)-->S1(0001): xxx1
S4(0100)-->S1(0001): xxx1
S5(0101)-->S0(0000): xxxx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 11
Input nets: cnt[3:1] cnt[7] dll_lock_d[1] dll_update_ack_rst_ctrl_d[1] dll_update_iorst_req_d[1] pll_lock_d[1] 
S0(0000)-->S1(0001): xxxxxxxx
S1(0001)-->S2(0010): 1xxxxxxx
S2(0010)-->S3(0011): xxxxxxx1
S3(0011)-->S4(0100): xxx11xxx
S4(0100)-->S5(0101): xxxxx1xx
S5(0101)-->S6(0110): xxxxx0xx
S6(0110)-->S7(0111): x1xxxxxx
S7(0111)-->S8(1000): 1xxxxxxx
S8(1000)-->S9(1001): xx1xxxxx
S9(1001)-->S10(1010): x1xxxxxx
S10(1010)-->S7(0111): xxxxxx11
S10(1010)-->S0(0000): xxxxxxx0

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 4
Input nets: cnt dll_update_iorst_ack update_from_training update_req 
S0(00)-->S1(01): xxx1
S1(01)-->S2(10): 1xxx
S2(10)-->S3(11): 11xx
S2(10)-->S3(11): 1x0x
S2(10)-->S3(11): x11x
S3(11)-->S0(00): xxx0

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N207 ddr_init_done 
S0(00)-->S1(10): 11
S1(10)-->S0(00): xx
S0(00)-->S0(00): 0x
S1(10)-->S0(00): 0x
S0(00)-->S0(00): x0
S1(10)-->S0(00): x0

Executing : FSM inference successfully.
 1.273105s wall, 0.718750s user + 0.328125s system = 1.046875s CPU (82.2%)
Start sdm2adm.
I: Constant propagation done on N7_10 (bmsREDXOR).
I: Constant propagation done on N29 (bmsREDXOR).
I: Constant propagation done on N106 (bmsREDXOR).
I: Constant propagation done on N59 (bmsREDXOR).
I: Constant propagation done on N116 (bmsREDXOR).
I: Constant propagation done on N126 (bmsREDXOR).
I: Constant propagation done on N39 (bmsREDXOR).
I: Constant propagation done on N136 (bmsREDXOR).
I: Constant propagation done on N49 (bmsREDXOR).
I: Constant propagation done on N74_8 (bmsREDXOR).
Executing : sdm2adm successfully.
 1.888610s wall, 1.640625s user + 0.046875s system = 1.687500s CPU (89.4%)
Saving design to DB.
Action compile: Real time elapsed is 22.000 sec
Action compile: CPU time elapsed is 13.469 sec
Current time: Wed Jun  9 23:05:34 2021
Action compile: Peak memory pool usage is 183,185,408 bytes
Compiling architecture definition.
Analyzing project file 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ARM_M1_SoC_Top.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : create_clock -name clk_in_50m [get_ports ex_clk_50m] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk_in_50m [get_ports ex_clk_50m] -period 20 -waveform {0.000 10.000} successfully.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : get_pins u_DDR3.u_pll_50_400.clkout1
Executing : get_pins u_DDR3.u_pll_50_400.clkout1 successfully.
Executing : get_clocks clk_in_50m
Executing : get_clocks clk_in_50m successfully.
Executing : create_generated_clock -name pclk -source [get_ports ex_clk_50m] [get_pins u_DDR3.u_pll_50_400.clkout1] -master_clock [get_clocks clk_in_50m] -multiply_by 1
Executing : create_generated_clock -name pclk -source [get_ports ex_clk_50m] [get_pins u_DDR3.u_pll_50_400.clkout1] -master_clock [get_clocks clk_in_50m] -multiply_by 1 successfully.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : get_pins u_DDR3.u_pll_50_400.clkout2
Executing : get_pins u_DDR3.u_pll_50_400.clkout2 successfully.
Executing : get_clocks clk_in_50m
Executing : get_clocks clk_in_50m successfully.
Executing : create_generated_clock -name axi_clk0 -source [get_ports ex_clk_50m] [get_pins u_DDR3.u_pll_50_400.clkout2] -master_clock [get_clocks clk_in_50m] -multiply_by 2
Executing : create_generated_clock -name axi_clk0 -source [get_ports ex_clk_50m] [get_pins u_DDR3.u_pll_50_400.clkout2] -master_clock [get_clocks clk_in_50m] -multiply_by 2 successfully.
Executing : define_attribute i:u_DDR3.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_DDR3.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71 successfully.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/source/M1_SoC_TOP.fdc(line number: 576)] | Port RX has been placed at location A12, whose type is share pin.
C: ConstraintEditor-2006: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/source/M1_SoC_TOP.fdc] Port TX lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/source/M1_SoC_TOP.fdc(line number: 632)] | Port cmos_db[0] has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/source/M1_SoC_TOP.fdc(line number: 639)] | Port cmos_db[1] has been placed at location D18, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/source/M1_SoC_TOP.fdc(line number: 646)] | Port cmos_db[2] has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/source/M1_SoC_TOP.fdc(line number: 660)] | Port cmos_db[4] has been placed at location E17, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/source/M1_SoC_TOP.fdc(line number: 667)] | Port cmos_db[5] has been placed at location D17, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/source/M1_SoC_TOP.fdc(line number: 674)] | Port cmos_db[6] has been placed at location G14, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/source/M1_SoC_TOP.fdc(line number: 681)] | Port cmos_db[7] has been placed at location G13, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/source/M1_SoC_TOP.fdc(line number: 688)] | Port cmos_href has been placed at location H14, whose type is share pin.
C: ConstraintEditor-2007: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/source/M1_SoC_TOP.fdc] Port spi0_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/source/M1_SoC_TOP.fdc] Port spi0_cs lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/source/M1_SoC_TOP.fdc(line number: 626)] | Port spi0_miso has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2007: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/source/M1_SoC_TOP.fdc] Port spi0_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Constraint check end.
C: DRC-2018: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/source/M1_SoC_TOP.fdc(line number: 9)] The waveform of clock "axi_clk0" is {0.000, 5.000, 10.000} in sdc, but according config of instance u_DDR3/u_pll_50_400/u_pll_e1(GTP_PLL_E1) and reference clock "clk_in_50m", the waveform of clock "axi_clk0" should be {0.000, 4.000, 8.000}, please check the constraint.
Executing : get_ports cmos_pclk
Executing : get_ports cmos_pclk successfully.
Executing : create_clock -name cmos_pclk_Inferred [get_ports cmos_pclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name cmos_pclk_Inferred [get_ports cmos_pclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[0]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[0]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[1]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[1]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[1]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[1]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[2]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[2]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[2]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[2]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[3]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[3]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[3]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[3]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT3
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT3 successfully.
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports ex_clk_50m] [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock clk_in_50m -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports ex_clk_50m] [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock clk_in_50m -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add successfully.
Executing : get_ports ex_clk_50m
Executing : get_ports ex_clk_50m successfully.
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports ex_clk_50m] [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock clk_in_50m -edges {1 2 3} -edge_shift {0.000000 -9.000000 -18.000000} -add
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports ex_clk_50m] [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock clk_in_50m -edges {1 2 3} -edge_shift {0.000000 -9.000000 -18.000000} -add successfully.
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.000000 2.000000} -add
Executing : create_generated_clock -name clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_DDR3/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.000000 2.000000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[4]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[4]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[4]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[4]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[3]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[3]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[3]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[3]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:DQSI_DELAY
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:DQSI_DELAY successfully.
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:DQSI_DELAY] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:DQSI_DELAY] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[4]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[4]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[4]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[4]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[5]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[5]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[5]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[5]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[6]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[6]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[6]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[6]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[7]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[7]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[7]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[7]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[10]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[10]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[10]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[10]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[11]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[11]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[11]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[11]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[12]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[12]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[12]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[12]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[27]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[27]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[27]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[27]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:DQSI_DELAY
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:DQSI_DELAY successfully.
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:DQSI_DELAY] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:DQSI_DELAY] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[28]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[28]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[28]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[28]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[29]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[29]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[29]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[29]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[32]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[32]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[32]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[32]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[33]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[33]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[33]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[33]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[34]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[34]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[34]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[34]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[35]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[35]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[35]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[35]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[36]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[36]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[36]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[36]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:RCLK
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:RCLK successfully.
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[2]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[2]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[2]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[2]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK_DELAY
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK_DELAY successfully.
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK_DELAY] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK_DELAY] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[9]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[9]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[9]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[9]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK successfully.
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:RCLK
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:RCLK successfully.
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[17]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[17]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[17]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[17]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:WCLK
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:WCLK successfully.
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[18]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[18]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[18]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[18]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[19]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[19]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[19]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[19]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[20]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[20]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[20]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[20]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[21]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[21]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[21]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[21]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[22]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[22]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[22]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[22]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[23]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[23]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[23]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[23]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[24]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[24]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[24]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[24]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[25]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[25]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[25]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[25]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:RCLK
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:RCLK successfully.
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK_DELAY
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK_DELAY successfully.
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK_DELAY] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK_DELAY] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[31]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[31]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[31]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[31]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK successfully.
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[37]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[37]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[37]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[37]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:RCLK
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:RCLK successfully.
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[40]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[40]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[40]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[40]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:WCLK
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:WCLK successfully.
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[41]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[41]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[41]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[41]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[42]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[42]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[42]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[42]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[43]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[43]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[43]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[43]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[44]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[44]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[44]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[44]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[45]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[45]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[45]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[45]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[46]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[46]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[46]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[46]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[47]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[47]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[47]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[47]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[48]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[48]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[48]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[48]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[49]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[49]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[49]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[49]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[51]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[51]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[51]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[51]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[52]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[52]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[52]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[52]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:RCLK
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:RCLK successfully.
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[55]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[55]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[55]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[55]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:WCLK
Executing : get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:WCLK successfully.
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred [get_pins u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[56]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[56]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[56]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[56]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[57]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[57]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[57]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[57]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[58]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[58]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[58]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[58]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[59]}
Executing : get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[59]} successfully.
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[59]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} [get_pins {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[59]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports rx_clki
Executing : get_ports rx_clki successfully.
Executing : create_clock -name rx_clki_Inferred [get_ports rx_clki] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name rx_clki_Inferred [get_ports rx_clki] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_sd_top/u_spi_master/N182:Z
Executing : get_pins u_sd_top/u_spi_master/N182:Z successfully.
Executing : create_clock -name u_sd_top/u_spi_master/N182/Z_Inferred [get_pins u_sd_top/u_spi_master/N182:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_sd_top/u_spi_master/N182/Z_Inferred [get_pins u_sd_top/u_spi_master/N182:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group cmos_pclk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group cmos_pclk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_7 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_7 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_8 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_8 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_9 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_9 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_10 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_10 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_11 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_11 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_12 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_12 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_13 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_13 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_14 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_14 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_15 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_15 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_16 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_16 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_17 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_17 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_18 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_18 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_19 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_19 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_20 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_20 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_21 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_21 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_22 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_22 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_23 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_23 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_24 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_24 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_25 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_25 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_26 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_26 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_27 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_27 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_28 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_28 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_29 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_29 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_30 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_30 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_31 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_31 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_32 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_32 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_33 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_33 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_34 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_34 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_35 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_35 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_36 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_36 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_37 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_37 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_38 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_38 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_39 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_39 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_40 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_40 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_41 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_41 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_42 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_42 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_43 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_43 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_44 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_44 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_45 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_45 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_46 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_46 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_47 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_47 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_48 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_48 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_49 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_49 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_50 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_50 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_51 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_51 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_52 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_52 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_53 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_53 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_54 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_54 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_55 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_55 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_56 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_56 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_57 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_57 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_58 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_58 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_59 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_59 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_60 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_60 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_61 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_61 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_62 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_62 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_63 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_63 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_64 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_64 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_65 -asynchronous -group rx_clki_Inferred
Executing : set_clock_groups -name Inferred_clock_group_65 -asynchronous -group rx_clki_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_66 -asynchronous -group u_sd_top/u_spi_master/N182/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_66 -asynchronous -group u_sd_top/u_spi_master/N182/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group cmos_pclk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group cmos_pclk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_7 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_7 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_8 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_8 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_9 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_9 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_10 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_10 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_11 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_11 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_12 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_12 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_13 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_13 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_14 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_14 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_15 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_15 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_16 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_16 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_17 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_17 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_18 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_18 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_19 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_19 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_20 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_20 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_21 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_21 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_22 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_22 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_23 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_23 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_24 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_24 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_25 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_25 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_26 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_26 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_27 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_27 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_28 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_28 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_29 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_29 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_30 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_30 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_31 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_31 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_32 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_32 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_33 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_33 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_34 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_34 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_35 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_35 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_36 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_36 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_37 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_37 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_38 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_38 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_39 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_39 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_40 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_40 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_41 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_41 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_42 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_42 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_43 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_43 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_44 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_44 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_45 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_45 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_46 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_46 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_47 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_47 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_48 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_48 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_49 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_49 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_50 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_50 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_51 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_51 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_52 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_52 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_53 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_53 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_54 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_54 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_55 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_55 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_56 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_56 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_57 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_57 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_58 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_58 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_59 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_59 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_60 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_60 -asynchronous -group u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_61 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_61 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_62 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_62 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_63 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_63 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_64 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_64 -asynchronous -group {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_65 -asynchronous -group rx_clki_Inferred
Executing : set_clock_groups -name Inferred_clock_group_65 -asynchronous -group rx_clki_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_66 -asynchronous -group u_sd_top/u_spi_master/N182/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_66 -asynchronous -group u_sd_top/u_spi_master/N182/Z_Inferred successfully.
Start pre-mapping.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYext' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYppb' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADY' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADY' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADY' is overwritten by new value.
W: ignore syn_maxfanout attribute on non-input port HREADYmux
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAapb[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdcache[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAdef[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAethernet[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAgpio[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAicache[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAram[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[20]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[21]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[22]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[23]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[24]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[25]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[26]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[27]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[28]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[29]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[30]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HRDATAsmem[31]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTapb' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTdcache' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTdef' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTethernet' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTgpio' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTicache' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTram' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MAX_FANOUT' of object 'HREADYOUTsmem' is overwritten by new value.
I: Encoding type of FSM 'wr_state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wr_state[2:0]_fsm[2:0]':
I: from  u_aq_axi_master/wr_state[2] u_aq_axi_master/wr_state[1] u_aq_axi_master/wr_state[0]
I: to  u_aq_axi_master/wr_state_6 u_aq_axi_master/wr_state_5 u_aq_axi_master/wr_state_4 u_aq_axi_master/wr_state_3 u_aq_axi_master/wr_state_2 u_aq_axi_master/wr_state_1 u_aq_axi_master/wr_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'rd_state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'rd_state[2:0]_fsm[2:0]':
I: from  u_aq_axi_master/rd_state[2] u_aq_axi_master/rd_state[1] u_aq_axi_master/rd_state[0]
I: to  u_aq_axi_master/rd_state_5 u_aq_axi_master/rd_state_4 u_aq_axi_master/rd_state_3 u_aq_axi_master/rd_state_2 u_aq_axi_master/rd_state_1 u_aq_axi_master/rd_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'ahb_addr_state_0x[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'ahb_addr_state_0x[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x[1] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x[0]
I: to  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_2 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_1 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'ahb_addr_state_10[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'ahb_addr_state_10[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[0]
I: to  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_1 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'ahb_addr_state_11[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'ahb_addr_state_11[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[0]
I: to  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_1 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'excpt_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'excpt_state[4:0]_fsm[4:0]':
I: from  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[4] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[3] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[2] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[1] u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state[0]
I: to  u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_16 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_15 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_14 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_13 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_12 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_11 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_10 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_9 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_8 u_integrat
ion_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_7 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_6 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_5 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_4 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_3 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_2 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1 u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_0
I: 00000 => 00000000000000001
I: 00001 => 00000000000000010
I: 00010 => 00000000000000100
I: 00011 => 00000000000001000
I: 00100 => 00000000000010000
I: 00101 => 00000000000100000
I: 00110 => 00000000001000000
I: 00111 => 00000000010000000
I: 01000 => 00000000100000000
I: 01001 => 00000001000000000
I: 01010 => 00000010000000000
I: 01011 => 00000100000000000
I: 01100 => 00001000000000000
I: 01101 => 00010000000000000
I: 01110 => 00100000000000000
I: 01111 => 01000000000000000
I: 10000 => 10000000000000000
I: Removed bmsWIDEDFFCPE inst rst_fptr_align_ex that is redundant to halt_hold1_ex
I: Encoding type of FSM 'cstate0[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate0[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0[0]
I: to  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'cstate[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate[0]
I: to  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'flush_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'flush_state[3:0]_fsm[3:0]':
I: from  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state[3] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state[2] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state[0]
I: to  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_0
I: 0000 => 001
I: 0001 => 010
I: 0010 => 100
I: Encoding type of FSM 'invalid_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'invalid_state[3:0]_fsm[3:0]':
I: from  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state[3] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state[2] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state[0]
I: to  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_3 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_0
I: 0000 => 0001
I: 0001 => 0010
I: 0010 => 0100
I: 0011 => 1000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state[1] u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state[0]
I: to  u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_2 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_1 u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'cstate0[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate0[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0[1] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0[0]
I: to  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_2 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_1 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'cstate[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate[1] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate[0]
I: to  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_2 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_1 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'rx_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rx_state[3:0]_fsm[3:0]':
I: from  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state[3] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state[2] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state[1] u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state[0]
I: to  u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_3 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_2 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_1 u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_0
I: 0000 => 0001
I: 0001 => 0010
I: 0010 => 0100
I: 0011 => 1000
I: Removed bmsSUB inst N86 that is redundant to N43
I: Removed bmsSUB inst N105 that is redundant to N62
I: Removed bmsSUB inst N96 that is redundant to N53
I: Encoding type of FSM 'cstate0[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate0[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0[1] u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0[0]
I: to  u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_2 u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_1 u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'cstate[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'cstate[1:0]_fsm[1:0]':
I: from  u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate[1] u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate[0]
I: to  u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_2 u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_1 u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'c_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state[4:0]_fsm[4:0]':
I: from  u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[4] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[3] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[2] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[1] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state[0]
I: to  u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_5 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_4 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_3 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_2 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_1 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state[4:0]_fsm[4:0]':
I: from  u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[4] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[3] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[2] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[1] u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state[0]
I: to  u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_17 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_16 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_15 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_14 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_13 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_12 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_11 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_10 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_9 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0
/byte_controller/bit_controller/c_state_8 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_7 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_6 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_5 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_4 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_3 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_2 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_1 u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_0
I: 00000 => 000000000000000001
I: 00001 => 000000000000000010
I: 00010 => 000000000000000100
I: 00011 => 000000000000001000
I: 00100 => 000000000000010000
I: 00101 => 000000000000100000
I: 00110 => 000000000001000000
I: 00111 => 000000000010000000
I: 01000 => 000000000100000000
I: 01001 => 000000001000000000
I: 01010 => 000000010000000000
I: 01011 => 000000100000000000
I: 01100 => 000001000000000000
I: 01101 => 000010000000000000
I: 01110 => 000100000000000000
I: 01111 => 001000000000000000
I: 10000 => 010000000000000000
I: 10001 => 100000000000000000
I: Encoding type of FSM 'state_reg[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_reg[2:0]_fsm[2:0]':
I: from  u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg[2] u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg[1] u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg[0]
I: to  u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_6 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_5 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_4 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_3 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_2 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_1 u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'sysreset_st[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'sysreset_st[1:0]_fsm[1:0]':
I: from  u_rst_gen/sysreset_st[1] u_rst_gen/sysreset_st[0]
I: to  u_rst_gen/sysreset_st_3 u_rst_gen/sysreset_st_2 u_rst_gen/sysreset_st_1 u_rst_gen/sysreset_st_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'state[4:0]_fsm[4:0]':
I: from  u_sd_top/state[4] u_sd_top/state[3] u_sd_top/state[2] u_sd_top/state[1] u_sd_top/state[0]
I: to  u_sd_top/state_12 u_sd_top/state_11 u_sd_top/state_10 u_sd_top/state_9 u_sd_top/state_8 u_sd_top/state_7 u_sd_top/state_6 u_sd_top/state_5 u_sd_top/state_4 u_sd_top/state_3 u_sd_top/state_2 u_sd_top/state_1 u_sd_top/state_0
I: 00000 => 0000000000001
I: 00001 => 0000000000010
I: 00010 => 0000000000100
I: 00011 => 0000000001000
I: 00100 => 0000000010000
I: 00101 => 0000000100000
I: 00110 => 0000001000000
I: 00111 => 0000010000000
I: 01000 => 0000100000000
I: 01010 => 0001000000000
I: 01100 => 0010000000000
I: 01101 => 0100000000000
I: 01110 => 1000000000000
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_sd_top/u_spi_master/state[2] u_sd_top/u_spi_master/state[1] u_sd_top/u_spi_master/state[0]
I: to  u_sd_top/u_spi_master/state_5 u_sd_top/u_spi_master/state_4 u_sd_top/u_spi_master/state_3 u_sd_top/u_spi_master/state_2 u_sd_top/u_spi_master/state_1 u_sd_top/u_spi_master/state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'state[4:0]_fsm[4:0]':
I: from  u_sd_top/u_sd_card_cmd/state[4] u_sd_top/u_sd_card_cmd/state[3] u_sd_top/u_sd_card_cmd/state[2] u_sd_top/u_sd_card_cmd/state[1] u_sd_top/u_sd_card_cmd/state[0]
I: to  u_sd_top/u_sd_card_cmd/state_16 u_sd_top/u_sd_card_cmd/state_15 u_sd_top/u_sd_card_cmd/state_14 u_sd_top/u_sd_card_cmd/state_13 u_sd_top/u_sd_card_cmd/state_12 u_sd_top/u_sd_card_cmd/state_11 u_sd_top/u_sd_card_cmd/state_10 u_sd_top/u_sd_card_cmd/state_9 u_sd_top/u_sd_card_cmd/state_8 u_sd_top/u_sd_card_cmd/state_7 u_sd_top/u_sd_card_cmd/state_6 u_sd_top/u_sd_card_cmd/state_5 u_sd_top/u_sd_card_cmd/state_4 u_sd_top/u_sd_card_cmd/state_3 u_sd_top/u_sd_card_cmd/state_2 u_sd_top/u_sd_card_cmd/state_1 u_sd_top/u_sd_card_cmd/state_0
I: 00000 => 00000000000000001
I: 00001 => 00000000000000010
I: 00010 => 00000000000000100
I: 00011 => 00000000000001000
I: 00100 => 00000000000010000
I: 00101 => 00000000000100000
I: 00110 => 00000000001000000
I: 00111 => 00000000010000000
I: 01000 => 00000000100000000
I: 01001 => 00000001000000000
I: 01011 => 00000010000000000
I: 01100 => 00000100000000000
I: 01101 => 00001000000000000
I: 01110 => 00010000000000000
I: 01111 => 00100000000000000
I: 10000 => 01000000000000000
I: 10001 => 10000000000000000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_write_m0/state[3] frame_read_write_m0/frame_fifo_write_m0/state[2] frame_read_write_m0/frame_fifo_write_m0/state[1] frame_read_write_m0/frame_fifo_write_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_write_m0/state_5 frame_read_write_m0/frame_fifo_write_m0/state_4 frame_read_write_m0/frame_fifo_write_m0/state_3 frame_read_write_m0/frame_fifo_write_m0/state_2 frame_read_write_m0/frame_fifo_write_m0/state_1 frame_read_write_m0/frame_fifo_write_m0/state_0
I: 0000 => 000001
I: 0001 => 000010
I: 0010 => 000100
I: 0011 => 001000
I: 0100 => 010000
I: 0101 => 100000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[0]
I: to  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[3] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[2] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[0]
I: to  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_8 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_3 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_2 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[1] u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[0]
I: to  u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_1 u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0
I: 00 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_21 (bmsREDOR).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1854_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1855_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1829_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1841_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1840_1 (bmsWIDEMUX).
I: Constant propagation done on u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1849_1 (bmsWIDEMUX).
Executing : pre-mapping successfully.
 2.674137s wall, 2.187500s user + 0.171875s system = 2.359375s CPU (88.2%)
Start mod-gen.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/drx_clk' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/dtx_clk' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/pre_rst1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/pre_rst2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/r100_rx1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/r100_rx2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/r100_tx1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/r100_tx2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrex1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrex2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_ref1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_ref2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_rx1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_rx2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_tx1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rrmi_tx2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rtex1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rtex2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rtrst1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pecar_1/rtrst2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pemgt_1/llprd_s3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pemgt_1/rdadr[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'U_pe_mcxmac/pemgt_1/rdadrq' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_core/u_ctrl/au_a_use_reg_ex' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_core/u_ctrl/au_b_use_reg_ex' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_core/u_ctrl/u_excpt/biu_rd_reg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_core/u_ctrl/u_excpt/biu_size_reg[1:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_core/u_ctrl/u_excpt/dbg_bp_hit' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_core/u_dp/u_mem_ctl/u_fault_ex' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wr_water_level[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rd_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rd_water_level[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'descriptor_len[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_I_Cache/dram_req_dly' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ahb_to_apb/pprot_reg[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ahb_to_apb/pstrb_reg[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/hblank' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_write_req_gen_m0/read_addr_index[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/rd_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wr_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/rstat_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/rstat_q3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/scan_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/scan_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/sde_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/srd[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/addr_err_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/bcad_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/crc_err_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/frame_trc_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/ifg_sma_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/len_err_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/mcad_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/packet_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/pause_ctr_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_d1[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_d2[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_d3[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_d4[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_d5[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_i_d1[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsv_i_d2[32:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_d2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_d3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_d4' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rsvp_d5' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/ucad_cnt[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tprt' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/txdone' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/vltg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tpndd' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tsv[51:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tdone' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/agian' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/amaxc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aundr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/backpre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/bcad' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/crca' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/dfrd' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/irle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/lnty[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/mcad' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/orlf' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rmgt1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rmgt2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/active' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/active_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/active_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/active_q3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/bend' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/d_bend' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/d_mdo' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/clks[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ctld[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/dlfct' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/enjab' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/esups_p1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/esups_p2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/esups_p3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/fiad[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/fiad[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/fiad[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/fiad[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/fiad[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/frcq' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ghdmode' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/hr10' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/hr100' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/hrmgt' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/hrrmi' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/hrstint' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr2[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr2[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/jabber_sr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lhdmode' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/locar_sr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/mifg[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/mifg[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/miilf_sr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/nocfr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/phymod' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/rgad[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/rspd' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/rstat' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/scan' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/scinc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/spre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/sqerr_sr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/tbimode' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/wcyc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/sscan' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/d_mdoen' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/fiadrg[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/gmde_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/lctld_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/lctld_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/lctld_q3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/llprd_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/llprd_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/rstat_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/luprd_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/luprd_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/mdc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/mdo' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/mdoen' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/miilf' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/mst[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/nvalid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedld' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedld_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedld_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedrs' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedrs_q1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/pedrs_q2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/prsd[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/prsd[15:8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pemgt_1/psc[4:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_buf[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_txd' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_shift_buf[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rcrs that is redundant to u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rcol
I: Removed bmsWIDEDFFCPE inst u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_5 that is redundant to u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_1
I: Removed bmsWIDEDFFCPE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_axi_w_t that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/ddr_wreq_t
I: Removed bmsWIDEDFFCPE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_commit_reg
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N431 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N163
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N431 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N163
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N163 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N163
I: Removed bmsWIDEDFFCPE inst u_sd_top/hwrite that is redundant to u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOWRITE
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N432 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N164
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N432 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N164
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N164 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N164
I: Removed bmsWIDEDFFCPE inst u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_1 that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_dap_access
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N430 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N430
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N430 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N162
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N162 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N162
I: Removed bmsWIDEDFFCPE inst u_sd_top/reg_sel[31:0] that is redundant to u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[31:0]
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N433 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N165
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N433 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N165
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N165 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N165
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N434 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N434
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N434 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N403
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N576 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N576
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N254 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N254
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N577 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N577
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N255 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N255
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N571 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N571
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N249 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N249
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N572 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N572
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N250 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N250
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N573 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N573
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N251 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N251
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N574 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N574
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N252 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N252
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N569 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N569
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N247 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N247
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N570 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N570
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N248 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N248
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N575 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/N575
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/N253 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N253
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/rtxfc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/stxfc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/stxfcd' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcdr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/txfc' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dbg_bp_match_de' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsREDAND inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/N147 that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N629
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N164 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N402
I: Removed bmsREDAND inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/N160 that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/N628
I: Removed bmsREDAND inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/N162 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N401
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rcrs is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rcrsd is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rcol is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/rcold is reduced to constant 0.
W: Register u_sd_top/cmd_data_len[0] is reduced to constant 0.
W: Register u_sd_top/cmd_data_len[1] is reduced to constant 0.
W: Register u_sd_top/cmd_data_len[3] is reduced to constant 0.
W: Register u_sd_top/cmd_data_len[4] is reduced to constant 0.
W: Register u_sd_top/cmd_data_len[5] is reduced to constant 0.
W: Register u_sd_top/cmd_data_len[6] is reduced to constant 0.
W: Register u_sd_top/cmd_data_len[7] is reduced to constant 0.
W: Register u_sd_top/cmd_data_len[8] is reduced to constant 0.
W: Register u_sd_top/cmd_data_len[9] is reduced to constant 0.
W: Register u_sd_top/cmd_data_len[10] is reduced to constant 0.
W: Register u_sd_top/cmd_data_len[11] is reduced to constant 0.
W: Register u_sd_top/cmd_data_len[12] is reduced to constant 0.
W: Register u_sd_top/cmd_data_len[13] is reduced to constant 0.
W: Register u_sd_top/cmd_data_len[14] is reduced to constant 0.
W: Register u_sd_top/cmd_data_len[15] is reduced to constant 0.
W: Register u_sd_top/cmd_r1[1] is reduced to constant 0.
W: Register u_sd_top/cmd_r1[2] is reduced to constant 0.
W: Register u_sd_top/cmd_r1[3] is reduced to constant 0.
W: Register u_sd_top/cmd_r1[4] is reduced to constant 0.
W: Register u_sd_top/cmd_r1[5] is reduced to constant 0.
W: Register u_sd_top/cmd_r1[6] is reduced to constant 0.
W: Register u_sd_top/cmd_r1[7] is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[5] is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[6] is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/ext_in_sync1 is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/ext_in_sync2 is reduced to constant 0.
W: Register u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/mpur is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[4] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[7] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[8] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[9] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d0[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d0[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d0[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d0[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d0[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d0[10] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d0[17] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d0[18] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d0[19] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d0[20] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d0[21] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d0[22] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d0[23] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d1[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d1[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d1[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d1[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d1[10] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d1[17] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d1[18] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d1[19] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d1[20] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d1[21] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d1[22] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d1[23] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[10] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[17] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[18] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[19] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[20] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[21] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[22] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[23] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24] is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/ext_in_sync1 is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/ext_in_sync2 is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1[0] is reduced to constant 1.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1[1] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync2[0] is reduced to constant 1.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync2[1] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_dap_access is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_prev[5] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[5] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[6] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[7] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[8] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[9] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[10] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[11] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[12] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[13] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[14] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_num[15] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[2] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[3] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[4] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[5] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[6] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[7] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[8] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[9] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[10] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[11] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[12] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[13] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[14] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync1[15] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[2] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[3] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[4] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[5] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[6] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[7] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[8] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[9] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[10] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[11] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[12] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[13] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[14] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[15] is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_6 is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/ext_in_delay is reduced to constant 0.
W: Register u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/ext_in_delay is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[2] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[3] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[4] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[5] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[6] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[7] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[8] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[9] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[10] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[11] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[12] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[13] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[14] is reduced to constant 0.
W: Register u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[15] is reduced to constant 0.
I: Removed bmsWIDEDFFCPE inst u_sd_top/htrans[1] that is redundant to u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOTRANS
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[13] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d0[12]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[14] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d0[12]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[15] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d0[12]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[16] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d0[12]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[12] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d0[9]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[11] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d0[9]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[9] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d0[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[6] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d0[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[7] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d0[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[8] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d0[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[6] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[7] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[8] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[9] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[11] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[12] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[13] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[16] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[14] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[15] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[8] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[9] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[11] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[12] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[13] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[14] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[15] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[16] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[7] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[4]
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lect[14:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/scrs that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[3] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[4] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[5] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[6] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[7] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[8] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[9] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[10] that is stuck at constant 0.
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[4] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[5] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[6] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[7] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[8] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[10] that is redundant to u_aq_axi_master/reg_wr_len[9]
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/aipgr1[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgr1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsDECODER inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_decode_a that is redundant to u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_decode_a
Executing : mod-gen successfully.
 6.850379s wall, 6.343750s user + 0.093750s system = 6.437500s CPU (94.0%)
Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lngvnt that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/scol that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/saundr that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/rtcrq that is stuck at constant 0.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_5 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_6
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_5 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_6
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_11 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_12
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_8 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_9
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_7 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_8
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_11 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_12
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_9 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_10
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_12 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_13
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_8 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_9
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_12 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_13
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_13 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_14
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_13 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_14
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_14 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_15
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_14 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_15
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_15 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_16
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_15 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_16
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_16 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_17
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_16 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_17
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_17 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_18
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_17 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_18
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_18 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_19
I: Removed bmsWIDEMUX inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_18 that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_19
Executing : logic-optimization successfully.
 54.943881s wall, 48.750000s user + 2.453125s system = 51.203125s CPU (93.2%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_ctrl[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_num[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/drbnib' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/drpvnt' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/flscar' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/giant' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irx_er' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rloor' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[32]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rxdvnt' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/trunc' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[32]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rxcf' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rxuo' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_sd_top/cmd[46]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/rxd_gm1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/rxd_gm1[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/rxd_gm1[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/rxd_gm1[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgt[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/ipgt[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lcol[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lcol[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lcol[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pehst_1/lcol[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg[29] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_addr_31_29_reg[29]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg[30] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_addr_31_29_reg[30]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[17] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[18] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[19] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[20] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[21] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[22] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[23] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[24] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[25] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[26] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[27] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[28] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[29] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[30] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[31] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/core_cmd[0] that is redundant to u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_1
I: Removed GTP_DFF_CE inst u_sd_top/cmd[5] that is redundant to u_sd_top/cmd[3]
I: Removed GTP_DFF_CE inst u_sd_top/cmd[6] that is redundant to u_sd_top/cmd[3]
I: Removed GTP_DFF_CE inst u_sd_top/cmd[42] that is redundant to u_sd_top/cmd[41]
I: Removed GTP_DFF_CE inst u_sd_top/cmd[2] that is redundant to u_sd_top/cmd[0]
I: Removed GTP_DFF_CE inst u_sd_top/cmd[7] that is redundant to u_sd_top/cmd[0]
I: Removed GTP_DFF_CE inst u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[1] that is redundant to u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[10] that is redundant to u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[10]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[10] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[10]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[11] that is redundant to u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[11]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[11] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[11]
I: Removed GTP_DFF_P inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[12] that is redundant to u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[3]
I: Removed GTP_DFF_P inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[3] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/reset_sync
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[0] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[1] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[1]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[2] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[2]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[3] that is redundant to u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[0] that is redundant to u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[1] that is redundant to u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[1]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[2] that is redundant to u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[2]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[2] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[2]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[3] that is redundant to u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[3] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[4] that is redundant to u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[4]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[4] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[4]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[5] that is redundant to u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[5]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[5] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[5]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[6] that is redundant to u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[6]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[6] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[6]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[7] that is redundant to u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[7]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[7] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[7]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[8] that is redundant to u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[8]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[8] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[8]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[9] that is redundant to u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[9]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[9] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q[9]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/swz_addr[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[0]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/swz_addr[1] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[1]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf0_mux_ctl_ex[0]
I: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex[1] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf0_mux_ctl_ex[1]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[1] that is redundant to u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[2] that is redundant to u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[3] that is redundant to u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[0] that is redundant to u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[1] that is redundant to u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[2] that is redundant to u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[3] that is redundant to u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[0] that is redundant to u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[1] that is redundant to u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[2] that is redundant to u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[3] that is redundant to u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[0] that is redundant to u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[1] that is redundant to u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[2] that is redundant to u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[3] that is redundant to u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[0] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[4] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[27] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[25]
I: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[29] that is redundant to u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[25]
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tprt that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/alcol that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcfr that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[9] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[10] that is stuck at constant 0.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/tpsfd' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[16] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_ex[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_sd_top/cmd[47] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/txcf that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/cpnd that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/cpndd that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/cpnddd that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/tcct[3] that is stuck at constant 0.
W: Public-4008: Instance 'u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petmc_top_1/mpnd1' of 'GTP_DFF' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully.
 1.969997s wall, 1.765625s user + 0.031250s system = 1.796875s CPU (91.2%)
Start tech-mapping phase 2.
W: Public-4008: Instance 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 2 successfully.
 61.914538s wall, 56.312500s user + 2.703125s system = 59.015625s CPU (95.3%)
Start tech-optimization.
Executing : tech-optimization successfully.
 3.088503s wall, 2.953125s user + 0.062500s system = 3.015625s CPU (97.6%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.001294s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 4.786131s wall, 4.609375s user + 0.093750s system = 4.703125s CPU (98.3%)

Cell Usage:
GTP_APM_E1                    3 uses
GTP_CLKBUFG                   3 uses
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                      36 uses
GTP_DFF_C                  1999 uses
GTP_DFF_CE                 2841 uses
GTP_DFF_E                   105 uses
GTP_DFF_P                    99 uses
GTP_DFF_PE                  225 uses
GTP_DFF_R                     5 uses
GTP_DFF_RE                    8 uses
GTP_DLATCH                    8 uses
GTP_DLL                       2 uses
GTP_DRM18K                   12 uses
GTP_DRM9K                    22 uses
GTP_GRS                       1 use
GTP_INV                      60 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDELAY                1 use
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  21 uses
GTP_LUT1                    124 uses
GTP_LUT2                    897 uses
GTP_LUT3                    953 uses
GTP_LUT4                   1194 uses
GTP_LUT5                   2276 uses
GTP_LUT5CARRY              1475 uses
GTP_LUT5M                  1587 uses
GTP_MUX2LUT6                220 uses
GTP_MUX2LUT7                  9 uses
GTP_OSERDES                  52 uses
GTP_PLL_E1                    2 uses
GTP_RAM16X1DP               576 uses
GTP_RAM16X1SP                32 uses
GTP_ROM128X1                 41 uses
GTP_ROM32X1                   3 uses

I/O ports: 94
GTP_INBUF                  23 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  18 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 14 uses
GTP_OUTBUFT                34 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 9281 of 17536 (52.93%)
	LUTs as dram: 608 of 4440 (13.69%)
	LUTs as logic: 8673
Total Registers: 5318 of 26304 (20.22%)
Total Latches: 8

DRM18K:
Total DRM18K = 23.0 of 48 (47.92%)

APMs:
Total APMs = 3.00 of 30 (10.00%)

Total I/O ports = 97 of 240 (40.42%)


Number of unique control sets : 230
  CLK(rx_clki_clkbufg)                             : 6
  CLK(cmos_pclk_g)                                 : 8
  CLK(HCLK)                                        : 22
  CLK(aclk_1), CE(u_aq_axi_master.N540)            : 1
  CLK(HCLK), CE(u_sd_top.N790)                     : 8
  CLK(HCLK), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N428)    : 32
  CLK(HCLK), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N571)    : 32
  CLK(HCLK), CE(u_sd_top.N796)                     : 32
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn)    : 3
  CLK(HCLK), CP(u_rst_gen.N7)                      : 4
      CLK(HCLK), C(u_rst_gen.N7)                   : 3
      CLK(HCLK), P(u_rst_gen.N7)                   : 1
  CLK(rx_clki_clkbufg), C(~SYSRESETn)              : 4
  CLK(aclk_1), C(~SYSRESETn)                       : 8
  CLK(HCLK), C(~SYSRESETn)                         : 10
  CLK(u_DDR3.pll_pclk), C(~nt_rst_key)             : 11
  CLK(aclk_1), C(~nt_rst_key)                      : 14
  CLK(HCLK), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc)       : 18
      CLK(HCLK), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc)    : 16
      CLK(HCLK), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc)    : 2
  CLK(rx_clki_clkbufg), C(~SYSRESETn)              : 19
  CLK(HCLK), CP(~nt_rst_key)                       : 26
      CLK(HCLK), C(~nt_rst_key)                    : 25
      CLK(HCLK), P(~nt_rst_key)                    : 1
  CLK(cmos_pclk_g), C(~nt_rst_key)                 : 26
  CLK(cmos_pclk_g), C(frame_read_write_m0.write_fifo_aclr)     : 28
  CLK(aclk_1), CP(frame_read_write_m0.write_fifo_aclr)         : 31
      CLK(aclk_1), C(frame_read_write_m0.write_fifo_aclr)      : 30
      CLK(aclk_1), P(frame_read_write_m0.write_fifo_aclr)      : 1
  CLK(u_DDR3.pll_pclk), CP(~u_DDR3.global_reset_n)       : 67
      CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n)    : 57
      CLK(u_DDR3.pll_pclk), P(~u_DDR3.global_reset_n)    : 10
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst)    : 78
  CLK(rx_clki_clkbufg), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc)        : 86
      CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc)     : 84
      CLK(rx_clki_clkbufg), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc)     : 2
  CLK(rx_clki_clkbufg), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn)        : 171
      CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn)     : 170
      CLK(rx_clki_clkbufg), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn)     : 1
  CLK(HCLK), CP(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn)       : 180
      CLK(HCLK), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn)    : 178
      CLK(HCLK), P(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn)    : 2
  CLK(HCLK), CP(~SYSRESETn)                        : 1314
      CLK(HCLK), C(~SYSRESETn)                     : 1235
      CLK(HCLK), P(~SYSRESETn)                     : 79
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.HREADY_22)      : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N6_1)     : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.HREADY_33)      : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N3_2)     : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_10)    : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N244[0])  : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N3_1)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_1)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_2)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_3)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_4)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_5)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_6)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_7)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_8)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.N9_9)     : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_valid)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.data_valid)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_ahb_mux.HREADY_31)  : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_ahb_mux.HREADY_32)  : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_z_ex)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N4)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N550)       : 4
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560)      : 4
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560)   : 3
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560)   : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N163)     : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable00)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable00)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N175)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.tx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.update_rx_tick_cnt)       : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N175)   : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.tx_state_update)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.update_rx_tick_cnt)       : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.N759)      : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.ltest)  : 4
  CLK(u_DDR3.pll_pclk), CP(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)          : 4
      CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)       : 3
      CLK(u_DDR3.pll_pclk), P(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)       : 1
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0])     : 4
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403)  : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.nvic_excpt_pend)       : 5
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N376)     : 5
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N555)       : 5
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N334)     : 5
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N357)   : 5
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N359)   : 5
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110)    : 5
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3)      : 5
  CLK(HCLK), C(u_rst_gen.N3), CE(u_rst_gen.N7)     : 6
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N13)      : 6
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314)          : 6
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314)       : 5
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314)       : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.u_spi_master.N162)     : 6
  CLK(HCLK), C(~SYSRESETn), CE(~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.rempty)     : 6
  CLK(HCLK), P(~SYSRESETn), CE(~u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N24)    : 6
  CLK(aclk_1), CP(~SYSRESETn), CE(u_aq_axi_master.N512)        : 6
      CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master.N512)     : 5
      CLK(aclk_1), P(~SYSRESETn), CE(u_aq_axi_master.N512)     : 1
  CLK(aclk_1), CP(~nt_rst_key), CE(frame_read_write_m0.frame_fifo_write_m0.N147)       : 6
      CLK(aclk_1), C(~nt_rst_key), CE(frame_read_write_m0.frame_fifo_write_m0.N147)    : 5
      CLK(aclk_1), P(~nt_rst_key), CE(frame_read_write_m0.frame_fifo_write_m0.N147)    : 1
  CLK(rx_clki_clkbufg), C(~SYSRESETn), CE(~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.wfull)       : 6
  CLK(HCLK), C(~SYSRESETn), CE(_N24760)            : 7
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK)          : 7
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK)       : 4
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_inc)       : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable08)     : 7
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK)          : 7
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK)       : 4
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK)       : 3
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_inc)       : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable08)     : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.N662)      : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.N765)      : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.N773)      : 7
  CLK(aclk_1), CP(~SYSRESETn), CE(u_aq_axi_master.N460)        : 7
      CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master.N460)     : 6
      CLK(aclk_1), P(~SYSRESETn), CE(u_aq_axi_master.N460)     : 1
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn), CE(u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383)       : 7
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N196)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N207)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N142)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N145)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N332)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N347)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N4)      : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.read_enable)    : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.read_enable)      : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.read_enable)      : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N282)   : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.read_enable)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rxbuf_sample)       : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable00)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.read_enable)  : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rxbuf_sample)       : 8
  CLK(HCLK), P(~SYSRESETn), CE(u_sd_top.u_sd_card_cmd.N405)    : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.u_spi_master.N173)     : 8
  CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.u_spi_master.N179)     : 8
  CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master.N500)   : 8
  CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master.N536)   : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N449)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N460)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N465)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N470)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N475)  : 8
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N480)  : 8
  CLK(u_DDR3.pll_pclk), C(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374)  : 8
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos)    : 8
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N156)      : 9
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N156)   : 8
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N156)   : 1
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_rx)  : 9
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_TX_FIFO.U_ipml_fifo_TX_FIFO.U_ipml_fifo_ctrl.wfull)      : 9
  CLK(aclk_1), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty)    : 9
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr)      : 10
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr)   : 8
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr)   : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N847)   : 10
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N859)   : 10
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N19)      : 10
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2)           : 10
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2)  : 1
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2)  : 9
  CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.u_sd_card_cmd.N435)    : 10
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac1)  : 10
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N142)       : 11
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2)       : 11
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2)    : 8
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2)    : 3
  CLK(cmos_pclk_g), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull)      : 11
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.rpsf)  : 11
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N386)   : 11
  CLK(rx_clki_clkbufg), C(u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.rpdv_o)       : 11
  CLK(u_DDR3.pll_pclk), CP(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)       : 11
      CLK(u_DDR3.pll_pclk), C(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)    : 10
      CLK(u_DDR3.pll_pclk), P(~nt_rst_key), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)    : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N340)     : 13
  CLK(HCLK), CP(~SYSRESETn), CE(u_sd_top.N679)           : 13
      CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.N679)  : 12
      CLK(HCLK), P(~SYSRESETn), CE(u_sd_top.N679)  : 1
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_tx)  : 13
  CLK(HCLK), C(~SYSRESETn), CE(~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_RX_FIFO.U_ipml_fifo_RX_FIFO.U_ipml_fifo_ctrl.wfull)      : 13
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N12)      : 15
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_fetch.buf_wr_en)    : 16
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N852)   : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N50)      : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.rd_req)   : 16
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N360)       : 16
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N361)       : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N553)       : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N138)     : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N47)      : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N161)   : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N161)   : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.u_sd_card_cmd.N386)    : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.u_sd_card_cmd.N394)    : 16
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg)        : 16
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg)     : 10
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg)     : 6
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf)       : 16
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf)    : 14
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf)    : 2
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa1)   : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac3)  : 16
  CLK(u_DDR3.pll_pclk), C(~u_DDR3.global_reset_n), CE(u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355)  : 16
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N87)     : 17
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N93)     : 17
  CLK(HCLK), CP(~SYSRESETn), CE(u_sd_top.u_sd_card_cmd.N426)         : 17
      CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.u_sd_card_cmd.N426)      : 16
      CLK(HCLK), P(~SYSRESETn), CE(u_sd_top.u_sd_card_cmd.N426)      : 1
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1)       : 17
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1)    : 16
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1)    : 1
  CLK(HCLK), CP(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp)       : 18
      CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp)    : 6
      CLK(HCLK), P(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp)    : 12
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N661)   : 19
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N218)         : 19
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N218)      : 18
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N218)      : 1
  CLK(aclk_1), C(~nt_rst_key), CE(frame_read_write_m0.frame_fifo_write_m0.N166)  : 19
  CLK(aclk_1), C(~nt_rst_key), CE(frame_read_write_m0.frame_fifo_write_m0.N177)  : 19
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable10)     : 20
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable10)     : 20
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N226)       : 21
  CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master.N475)   : 21
  CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master.N587)   : 21
  CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master._N23)   : 21
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N2)   : 24
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os.tck_count_en)      : 24
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N502)       : 24
  CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master._N14)   : 29
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.ins_req)    : 30
  CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.N648)      : 30
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_pc)      : 31
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.hwdata_en)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N889)    : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N244)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N248)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N40)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N46)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N668)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N25)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N31)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N486)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N524)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N343)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N447)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N543)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N88)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.N22)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable08)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.N22)  : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable08)   : 32
  CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc._N3)     : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N23)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.N636)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.N658)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.N749)      : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa0)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac2)  : 32
  CLK(aclk_1), C(~SYSRESETn), CE(u_aq_axi_master.N444)   : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_req)   : 34
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67)          : 34
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67)       : 2
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67)       : 32
  CLK(HCLK), C(~SYSRESETn), CE(u_sd_top.N714)      : 41
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de)       : 50
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de)    : 46
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de)    : 4
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex)       : 53
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex)    : 49
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex)    : 4
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.N77)       : 68
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec)        : 71
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec)     : 70
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec)     : 1
  CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.dram_val)   : 128
  CLK(HCLK), CP(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy)        : 140
      CLK(HCLK), C(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy)     : 133
      CLK(HCLK), P(~SYSRESETn), CE(u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy)     : 7
  CLK(HCLK), R(SYSRESETn)                          : 5
  CLK(HCLK), R(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N109), CE(u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N22)    : 8
  G(u_sd_top.u_spi_master.N182)                    : 8


Number of DFF:CE Signals : 206
  u_aq_axi_master.N540(from GTP_LUT2:Z)            : 1
  u_integration_kit_dbg.HREADY_22(from GTP_LUT4:Z)       : 1
  u_integration_kit_dbg.N6_1(from GTP_LUT3:Z)      : 1
  u_integration_kit_dbg.HREADY_33(from GTP_LUT4:Z)       : 2
  u_integration_kit_dbg.N3_2(from GTP_LUT3:Z)      : 2
  u_integration_kit_dbg.N9_10(from GTP_LUT3:Z)     : 2
  u_integration_kit_dbg.N244[0](from GTP_LUT3:Z)   : 3
  u_integration_kit_dbg.N3_1(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_1(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_2(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_3(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_4(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_5(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_6(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_7(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_8(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.N9_9(from GTP_LUT3:Z)      : 3
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_valid(from GTP_LUT3:Z)  : 3
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.data_valid(from GTP_LUT3:Z)  : 3
  u_integration_kit_dbg.u_ahb_mux.HREADY_31(from GTP_LUT4:Z)   : 3
  u_integration_kit_dbg.u_ahb_mux.HREADY_32(from GTP_LUT4:Z)   : 3
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77(from GTP_LUT5:Z)     : 4
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0](from GTP_LUT3:Z)     : 4
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403(from GTP_LUT3:Z)  : 4
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_z_ex(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N4(from GTP_LUT2:Z)    : 4
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N550(from GTP_LUT3:Z)  : 4
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N560(from GTP_LUT3:Z)  : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N163(from GTP_LUT5:Z)      : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable00(from GTP_LUT4:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable00(from GTP_LUT4:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N175(from GTP_LUT3:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.tx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.update_rx_tick_cnt(from GTP_LUT2:Z)  : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N175(from GTP_LUT3:Z)    : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.tx_state_update(from GTP_LUT5:Z)     : 4
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.update_rx_tick_cnt(from GTP_LUT2:Z)  : 4
  u_sd_top.N759(from GTP_LUT5:Z)                   : 4
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.ltest(from GTP_LUT5:Z)   : 4
  u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110(from GTP_LUT5:Z)    : 5
  u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3(from GTP_LUT4:Z)      : 5
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.nvic_excpt_pend(from GTP_LUT4:Z)  : 5
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N376(from GTP_LUT5:Z)      : 5
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N555(from GTP_LUT4:Z)  : 5
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N334(from GTP_LUT5:Z)      : 5
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N357(from GTP_LUT4:Z)       : 5
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N359(from GTP_LUT2:Z)       : 5
  frame_read_write_m0.frame_fifo_write_m0.N147(from GTP_LUT5:Z)      : 6
  u_aq_axi_master.N512(from GTP_LUT4:Z)            : 6
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N13(from GTP_LUT5:Z)       : 6
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N314(from GTP_LUT5:Z)      : 6
  u_rst_gen.N7(from GTP_LUT3:Z)                    : 6
  u_sd_top.u_spi_master.N162(from GTP_LUT2:Z)      : 6
  ~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)       : 6
  ~u_TSMAC_FIFO_RXCKLI.U_ipml_fifo_TSMAC_FIFO_RXCKLI.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 6
  ~u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N24(from GTP_INV:Z)      : 6
  _N24760(from GTP_LUT2:Z)                         : 7
  u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383(from GTP_LUT5:Z)     : 7
  u_aq_axi_master.N460(from GTP_LUT5:Z)            : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.BAUDTICK(from GTP_DFF_C:Q)     : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rx_state_inc(from GTP_LUT5:Z)  : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable08(from GTP_LUT2:Z)      : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.BAUDTICK(from GTP_DFF_C:Q)     : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rx_state_inc(from GTP_LUT5:Z)  : 7
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable08(from GTP_LUT2:Z)      : 7
  u_sd_top.N662(from GTP_LUT4:Z)                   : 7
  u_sd_top.N765(from GTP_LUT4:Z)                   : 7
  u_sd_top.N773(from GTP_LUT3:Z)                   : 7
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236(from GTP_LUT5:Z)   : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358(from GTP_LUT4:Z)  : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368(from GTP_LUT5:Z)  : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374(from GTP_LUT5:Z)  : 8
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos(from GTP_LUT2:Z)    : 8
  u_aq_axi_master.N500(from GTP_LUT3:Z)            : 8
  u_aq_axi_master.N536(from GTP_LUT5:Z)            : 8
  u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N196(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.gen_ahb_gpio_0.u_ahb_gpio_0.u_iop_gpio.N207(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N22(from GTP_LUT5:Z)     : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N142(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N145(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N332(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N347(from GTP_LUT5:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N4(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.read_enable(from GTP_LUT4:Z)     : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.read_enable(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.read_enable(from GTP_LUT5:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N282(from GTP_LUT3:Z)    : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.read_enable(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.rxbuf_sample(from GTP_LUT5:Z)  : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable00(from GTP_LUT4:Z)      : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.read_enable(from GTP_LUT5:Z)   : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.rxbuf_sample(from GTP_LUT5:Z)  : 8
  u_sd_top.N790(from GTP_LUT5:Z)                   : 8
  u_sd_top.u_sd_card_cmd.N405(from GTP_LUT5:Z)     : 8
  u_sd_top.u_spi_master.N173(from GTP_LUT5:Z)      : 8
  u_sd_top.u_spi_master.N179(from GTP_LUT4:Z)      : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N449(from GTP_LUT5:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N460(from GTP_LUT4:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N465(from GTP_LUT4:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N470(from GTP_LUT4:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N475(from GTP_LUT4:Z)       : 8
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pe_mcxmac_core_1.perfn_top_1.N480(from GTP_LUT4:Z)       : 8
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N156(from GTP_LUT3:Z)  : 9
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)   : 9
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_rx(from GTP_INV:Z)    : 9
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_TX_FIFO.U_ipml_fifo_TX_FIFO.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 9
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.u_excpt.update_ipsr(from GTP_LUT4:Z)  : 10
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N847(from GTP_LUT5:Z)    : 10
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N859(from GTP_LUT5:Z)    : 10
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N19(from GTP_LUT5:Z)       : 10
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0._N2(from GTP_LUT5:Z)       : 10
  u_sd_top.u_sd_card_cmd.N435(from GTP_LUT4:Z)     : 10
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac1(from GTP_LUT4:Z)   : 10
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226(from GTP_LUT4:Z)   : 11
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.N142(from GTP_LUT2:Z)  : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmac2(from GTP_LUT4:Z)   : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.rpsf(from GTP_DFF_C:Q)     : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.N386(from GTP_LUT5:Z)       : 11
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_rx_sm_v1_1.rpdv_o(from GTP_LUT2:Z)     : 11
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)    : 11
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_spi_0.u_apb_spi_0.N340(from GTP_LUT5:Z)      : 13
  u_sd_top.N679(from GTP_LUT3:Z)                   : 13
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.empty_tx(from GTP_INV:Z)    : 13
  ~u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.u_RX_FIFO.U_ipml_fifo_RX_FIFO.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)  : 13
  u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N12(from GTP_LUT3:Z)       : 15
  u_DDR3.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355(from GTP_LUT4:Z)  : 16
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_fetch.buf_wr_en(from GTP_LUT5:Z)     : 16
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N852(from GTP_LUT3:Z)    : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N50(from GTP_LUT5:Z)       : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.rd_req(from GTP_LUT4:Z)    : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N360(from GTP_LUT2:Z)  : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N361(from GTP_LUT2:Z)  : 16
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N553(from GTP_LUT5M:Z)       : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N138(from GTP_LUT5:Z)      : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.N47(from GTP_LUT2:Z)       : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.N161(from GTP_LUT3:Z)    : 16
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.N161(from GTP_LUT3:Z)    : 16
  u_sd_top.u_sd_card_cmd.N386(from GTP_LUT5:Z)     : 16
  u_sd_top.u_sd_card_cmd.N394(from GTP_LUT4:Z)     : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lipg(from GTP_LUT5:Z)    : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lmaxf(from GTP_LUT5:Z)   : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa1(from GTP_LUT5:Z)    : 16
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac3(from GTP_LUT5:Z)   : 16
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N87(from GTP_LUT2:Z)      : 17
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N93(from GTP_LUT2:Z)      : 17
  u_sd_top.u_sd_card_cmd.N426(from GTP_LUT4:Z)     : 17
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac1(from GTP_LUT5:Z)   : 17
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lhfdp(from GTP_LUT5:Z)   : 18
  frame_read_write_m0.frame_fifo_write_m0.N166(from GTP_LUT4:Z)      : 19
  frame_read_write_m0.frame_fifo_write_m0.N177(from GTP_LUT3:Z)      : 19
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N661(from GTP_LUT4:Z)    : 19
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_i2c_0.u_apb_i2c_0.byte_controller.bit_controller.N218(from GTP_LUT2:Z)     : 19
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_0.u_apb_uart_0.write_enable10(from GTP_LUT4:Z)      : 20
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_uart_1.u_apb_uart_1.write_enable10(from GTP_LUT4:Z)      : 20
  u_aq_axi_master.N475(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N587(from GTP_DFF_CE:Q)          : 21
  u_aq_axi_master._N23(from GTP_LUT4:Z)            : 21
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N226(from GTP_LUT2:Z)  : 21
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os._N2(from GTP_LUT2:Z)    : 24
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_nvic.u_ahb_os.tck_count_en(from GTP_LUT2:Z)       : 24
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N502(from GTP_LUT5M:Z)       : 24
  u_aq_axi_master._N14(from GTP_LUT5:Z)            : 29
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.ins_req(from GTP_LUT2:Z)     : 30
  u_sd_top.N648(from GTP_LUT2:Z)                   : 30
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.update_pc(from GTP_LUT5:Z)       : 31
  u_aq_axi_master.N444(from GTP_LUT5:Z)            : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.hwdata_en(from GTP_LUT5:Z)  : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.N889(from GTP_LUT3:Z)     : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N244(from GTP_LUT2:Z)       : 32
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_dp.N248(from GTP_LUT5M:Z)      : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N40(from GTP_LUT5:Z)   : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.N46(from GTP_LUT5:Z)   : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.u_D_Cache.N668(from GTP_LUT2:Z)    : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N25(from GTP_LUT5:Z)       : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.N31(from GTP_LUT5:Z)       : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N428(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N486(from GTP_LUT5:Z)  : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N524(from GTP_LUT5:Z)  : 32
  u_integration_kit_dbg.gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac.u_Ethernet_DMAC.N571(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N343(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N447(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N543(from GTP_LUT3:Z)  : 32
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.N88(from GTP_LUT3:Z)   : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.N22(from GTP_LUT4:Z)   : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_0.u_apb_timer_0.write_enable08(from GTP_LUT2:Z)    : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.N22(from GTP_LUT4:Z)   : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_timer_1.u_apb_timer_1.write_enable08(from GTP_LUT2:Z)    : 32
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc._N3(from GTP_LUT4:Z)      : 32
  u_integration_kit_dbg.u_apb_subsystem.u_ahb_to_apb._N23(from GTP_LUT5M:Z)      : 32
  u_sd_top.N636(from GTP_LUT2:Z)                   : 32
  u_sd_top.N658(from GTP_LUT5:Z)                   : 32
  u_sd_top.N749(from GTP_LUT4:Z)                   : 32
  u_sd_top.N796(from GTP_LUT2:Z)                   : 32
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.pehst_1.lsa0(from GTP_LUT5:Z)    : 32
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pgs_tsmac_apb_port_v1_0.lmac2(from GTP_LUT5:Z)   : 32
  u_integration_kit_dbg.gen_ahb_dcache.u_cmsdk_ahb_dcache.data_req(from GTP_LUT2:Z)    : 34
  u_integration_kit_dbg.u_apb_subsystem.gen_apb_watchdog.u_apb_watchdog.u_apb_watchdog_frc.N67(from GTP_LUT5:Z)      : 34
  u_sd_top.N714(from GTP_LUT5M:Z)                  : 41
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_fe_to_de(from GTP_LUT3:Z)   : 50
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex(from GTP_LUT2:Z)   : 53
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_ahb.N77(from GTP_LUT5:Z)  : 68
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.u_core.u_ctrl.adv_de_to_ex_spec(from GTP_LUT2:Z)    : 71
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.dram_val(from GTP_LUT5:Z)    : 128
  u_integration_kit_dbg.gen_CortexM1Integration.u_cm1_integration.u_cortexm1.biu_rdy(from GTP_LUT4:Z)    : 140

Number of DFF:CLK Signals : 5
  cmos_pclk_g(from GTP_CLKBUFG:CLKOUT)             : 73
  u_DDR3.pll_pclk(from GTP_PLL_E1:CLKOUT1)         : 177
  aclk_1(from GTP_PLL_E1:CLKOUT3)                  : 260
  rx_clki_clkbufg(from GTP_CLKBUFG:CLKOUT)         : 461
  HCLK(from GTP_PLL_E1:CLKOUT2)                    : 4347

Number of DFF:CP Signals : 13
  u_rst_gen.N7(from GTP_LUT3:Z)                    : 4
  u_rst_gen.N3(from GTP_LUT4:Z)                    : 6
  ~u_DDR3.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn(from GTP_INV:Z)       : 10
  ~SYSRESETn(from GTP_INV:Z)                       : 14
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtmc(from GTP_LUT4:Z)     : 18
  frame_read_write_m0.write_fifo_aclr(from GTP_DFF_C:Q)  : 79
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrmc(from GTP_LUT4:Z)     : 86
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.rrst(from GTP_LUT3:Z)      : 121
  ~u_DDR3.global_reset_n(from GTP_INV:Z)           : 137
  ~nt_rst_key(from GTP_INV:Z)                      : 140
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srtfn(from GTP_LUT4:Z)     : 180
  u_tsmac_phy.U_pgs_tsmac_core_v1_1.U_pe_mcxmac.srrfn(from GTP_LUT4:Z)     : 219
  ~SYSRESETn(from GTP_INV:Z)                       : 4150

Number of DFF:RS Signals : 2
  SYSRESETn(from GTP_DFF_C:Q)                      : 5
  u_integration_kit_dbg.gen_ahb_icache.u_cmsdk_ahb_icache.u_I_Cache.N109(from GTP_LUT5:Z)    : 8

Number of DLATCH:G Signals : 1
  u_sd_top.u_spi_master.N182(from GTP_LUT2:Z)      : 8

Design 'm1_soc_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to m1_soc_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[3]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[4]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[5]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[6]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[7]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'i2c0_sck' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sck' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i2c0_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_DCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_MOSI' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_nCS' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'TX' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l0_sgmii_clk_shft' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_tx_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_mosi' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'RX' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'SD_MISO' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rx_dv' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi0_miso' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 0           2  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             179           0  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            5029           0  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2}
 cmos_pclk_Inferred       1000.000     {0 500}        Declared                75           0  {cmos_pclk}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                             263           0  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]}
 rx_clki_Inferred         1000.000     {0 500}        Declared               474           0  {rx_clki}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               cmos_pclk_Inferred                      
 Inferred_clock_group_0        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
 Inferred_clock_group_65       asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pclk                        50.000 MHz     156.838 MHz         20.000          6.376         13.624
 axi_clk0                   100.000 MHz     112.613 MHz         10.000          8.880          1.120
 cmos_pclk_Inferred           1.000 MHz     287.936 MHz       1000.000          3.473        996.527
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     182.349 MHz         10.000          5.484          4.516
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz     791.139 MHz          2.000          1.264          0.736
 rx_clki_Inferred             1.000 MHz     191.131 MHz       1000.000          5.232        994.768
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        13.624       0.000              0            337
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.700      -2.800              4             10
 axi_clk0               axi_clk0                     1.120       0.000              0          12146
 cmos_pclk_Inferred     cmos_pclk_Inferred         996.527       0.000              0            106
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     4.516       0.000              0            618
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     5.140       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.736       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     4.195       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.768       0.000              0            594
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.654       0.000              0            337
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         3.274       0.000              0             10
 axi_clk0               axi_clk0                     0.509       0.000              0          12146
 cmos_pclk_Inferred     cmos_pclk_Inferred           0.654       0.000              0            106
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.617       0.000              0            618
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     4.496       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.045       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    -1.829     -15.097              9              9
 rx_clki_Inferred       rx_clki_Inferred             0.654       0.000              0            594
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        18.088       0.000              0            147
 axi_clk0               axi_clk0                     4.170       0.000              0           4225
 pclk                   axi_clk0                     7.871       0.000              0              6
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     5.682       0.000              0            161
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.292       0.000              0             40
 rx_clki_Inferred       rx_clki_Inferred           997.137       0.000              0            428
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         1.168       0.000              0            147
 axi_clk0               axi_clk0                     1.801       0.000              0           4225
 pclk                   axi_clk0                     1.756       0.000              0              6
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.960       0.000              0            161
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.484       0.000              0             40
 rx_clki_Inferred       rx_clki_Inferred             2.213       0.000              0            428
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.750       0.000              0            179
 axi_clk0                                            1.625       0.000              0           5029
 cmos_pclk_Inferred                                499.001       0.000              0             75
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                                                   498.293       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                                                   498.293       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                                                   498.293       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                                                   498.293       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.750       0.000              0            263
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.147       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                                                   498.293       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                                                   498.483       0.000              0              2
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                                                   498.483       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                                                   498.483       0.000              0              1
 rx_clki_Inferred                                  498.382       0.000              0            474
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       6.052         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.313 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.824         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29878
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.998 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.551         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/I3 (GTP_LUT4)
                                   td                    0.174       7.725 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.505         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24089
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174       8.679 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.120         u_DDR3/ddrc_paddr [7]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)

 Data arrival time                                                   9.120         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PCLK (GTP_DDRPHY)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Setup time                                             -2.033      22.744                          

 Data required time                                                 22.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.744                          
 Data arrival time                                                  -9.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       6.052         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.313 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.824         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29878
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.998 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.551         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/I3 (GTP_LUT4)
                                   td                    0.174       7.725 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.505         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24089
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174       8.679 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.120         u_DDR3/ddrc_paddr [7]
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)

 Data arrival time                                                   9.120         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Setup time                                             -2.033      22.744                          

 Data required time                                                 22.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.744                          
 Data arrival time                                                  -9.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       6.052         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.313 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.824         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29878
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.998 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.551         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/I3 (GTP_LUT4)
                                   td                    0.174       7.725 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.505         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24089
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/I1 (GTP_LUT2)
                                   td                    0.174       8.679 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.120         u_DDR3/ddrc_paddr [10]
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)

 Data arrival time                                                   9.120         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Setup time                                             -2.004      22.773                          

 Data required time                                                 22.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.773                          
 Data arrival time                                                  -9.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.614         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.927                          
 clock uncertainty                                       0.000       4.927                          

 Hold time                                               0.033       4.960                          

 Data required time                                                  4.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.960                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.614         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.927                          
 clock uncertainty                                       0.000       4.927                          

 Hold time                                               0.033       4.960                          

 Data required time                                                  4.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.960                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.614         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.927                          
 clock uncertainty                                       0.000       4.927                          

 Hold time                                               0.033       4.960                          

 Data required time                                                  4.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.960                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  6.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 ex_clk_50m                                              0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      16.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      18.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      19.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      19.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      20.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      20.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      24.014 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      24.525         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.689 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      25.200         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)

 Data arrival time                                                  25.200         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Setup time                                             -0.277      24.500                          

 Data required time                                                 24.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.500                          
 Data arrival time                                                 -25.200                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  6.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 ex_clk_50m                                              0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      16.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      18.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      19.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      19.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      20.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      20.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      24.014 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      24.525         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.689 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      25.200         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)

 Data arrival time                                                  25.200         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Setup time                                             -0.277      24.500                          

 Data required time                                                 24.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.500                          
 Data arrival time                                                 -25.200                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  6.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 ex_clk_50m                                              0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      16.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      17.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      18.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      18.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      19.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      19.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      20.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      20.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      22.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      24.014 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      24.525         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      24.689 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      25.200         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)

 Data arrival time                                                  25.200         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Setup time                                             -0.277      24.500                          

 Data required time                                                 24.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.500                          
 Data arrival time                                                 -25.200                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  6.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      28.014 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_REQ (GTP_DDRPHY)
                                   net (fanout=1)        0.370      28.384         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)

 Data arrival time                                                  28.384         Logic Levels: 0  
                                                                                   Logic: 1.404ns(79.143%), Route: 0.370ns(20.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                       0.150      25.077                          

 Hold time                                               0.033      25.110                          

 Data required time                                                 25.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.110                          
 Data arrival time                                                 -28.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  6.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      27.930 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      28.371         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/I1 (GTP_LUT2)
                                   td                    0.164      28.535 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      28.535         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)

 Data arrival time                                                  28.535         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                       0.150      25.077                          

 Hold time                                               0.023      25.100                          

 Data required time                                                 25.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.100                          
 Data arrival time                                                 -28.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  6.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      27.930 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      28.371         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/I4 (GTP_LUT5)
                                   td                    0.164      28.535 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      28.535         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N28218
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)

 Data arrival time                                                  28.535         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                       0.150      25.077                          

 Hold time                                               0.023      25.100                          

 Data required time                                                 25.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.100                          
 Data arrival time                                                 -28.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[12]/CLK (GTP_DFF_CE)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ifetch/D (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[12]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.255 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[12]/Q (GTP_DFF_CE)
                                   net (fanout=125)      1.120       6.375         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de [12]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N462_1/I0 (GTP_LUT4)
                                   td                    0.243       6.618 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N462_1/Z (GTP_LUT4)
                                   net (fanout=32)       0.748       7.366         u_integration_kit_dbg/_N23525
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[10]_5/I4 (GTP_LUT5)
                                   td                    0.174       7.540 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[10]_5/Z (GTP_LUT5)
                                   net (fanout=3)        0.482       8.022         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N2261
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N2154/I3 (GTP_LUT4)
                                   td                    0.174       8.196 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N2154/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       8.730         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N2154
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N3952_2/I2 (GTP_LUT3)
                                   td                    0.174       8.904 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N3952_2/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       9.345         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/_N24499
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N3849_1/I4 (GTP_LUT5)
                                   td                    0.174       9.519 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N3849_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       9.960         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/_N24546
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1407_0[1]_4/I1 (GTP_LUT5M)
                                   td                    0.282      10.242 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1407_0[1]_4/Z (GTP_LUT5M)
                                   net (fanout=3)        0.482      10.724         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/_N24573
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1380_3/ID (GTP_LUT5M)
                                   td                    0.235      10.959 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1380_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      10.959         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1380
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1819_1/I0 (GTP_MUX2LUT6)
                                   td                    0.000      10.959 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1819_1/Z (GTP_MUX2LUT6)
                                   net (fanout=4)        0.511      11.470         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/undef
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N754/I2 (GTP_LUT4)
                                   td                    0.174      11.644 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N754/Z (GTP_LUT4)
                                   net (fanout=2)        0.441      12.085         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N754
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N774_5/I0 (GTP_LUT5M)
                                   td                    0.239      12.324 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N774_5/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      12.694         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/_N29075
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N774_3/I1 (GTP_LUT5M)
                                   td                    0.282      12.976 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N774_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      13.346         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/_N29076
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N774_4/I1 (GTP_LUT5M)
                                   td                    0.282      13.628 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N774_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      13.628         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ifetch/D (GTP_DFF_CE)

 Data arrival time                                                  13.628         Logic Levels: 12 
                                                                                   Logic: 2.758ns(31.708%), Route: 5.940ns(68.292%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252      14.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ifetch/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Setup time                                             -0.032      14.748                          

 Data required time                                                 14.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.748                          
 Data arrival time                                                 -13.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[12]/CLK (GTP_DFF_CE)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core[0]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[12]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.255 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[12]/Q (GTP_DFF_CE)
                                   net (fanout=125)      1.120       6.375         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de [12]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N462_1/I0 (GTP_LUT4)
                                   td                    0.243       6.618 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N462_1/Z (GTP_LUT4)
                                   net (fanout=32)       0.748       7.366         u_integration_kit_dbg/_N23525
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[10]_5/I4 (GTP_LUT5)
                                   td                    0.174       7.540 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[10]_5/Z (GTP_LUT5)
                                   net (fanout=3)        0.482       8.022         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N2261
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N2154/I3 (GTP_LUT4)
                                   td                    0.174       8.196 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N2154/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       8.730         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N2154
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N3952_2/I2 (GTP_LUT3)
                                   td                    0.174       8.904 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N3952_2/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       9.345         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/_N24499
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N3849_1/I4 (GTP_LUT5)
                                   td                    0.174       9.519 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N3849_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       9.960         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/_N24546
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1407_0[1]_4/I1 (GTP_LUT5M)
                                   td                    0.282      10.242 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1407_0[1]_4/Z (GTP_LUT5M)
                                   net (fanout=3)        0.482      10.724         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/_N24573
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1380_3/ID (GTP_LUT5M)
                                   td                    0.235      10.959 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1380_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      10.959         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1380
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1819_1/I0 (GTP_MUX2LUT6)
                                   td                    0.000      10.959 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1819_1/Z (GTP_MUX2LUT6)
                                   net (fanout=4)        0.511      11.470         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/undef
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N205/I1 (GTP_LUT2)
                                   td                    0.174      11.644 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N205/Z (GTP_LUT2)
                                   net (fanout=30)       0.740      12.384         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N205
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N226/I2 (GTP_LUT3)
                                   td                    0.174      12.558 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N226/Z (GTP_LUT3)
                                   net (fanout=2)        0.441      12.999         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/isb_de
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core[0]_ce_mux[0]/I4 (GTP_LUT5)
                                   td                    0.164      13.163 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core[0]_ce_mux[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      13.163         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/_N27976
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core[0]/D (GTP_DFF_C)

 Data arrival time                                                  13.163         Logic Levels: 11 
                                                                                   Logic: 2.293ns(27.851%), Route: 5.940ns(72.149%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252      14.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Setup time                                             -0.032      14.748                          

 Data required time                                                 14.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.748                          
 Data arrival time                                                 -13.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.585                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[12]/CLK (GTP_DFF_CE)
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core[1]/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[12]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.255 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[12]/Q (GTP_DFF_CE)
                                   net (fanout=125)      1.120       6.375         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de [12]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N462_1/I0 (GTP_LUT4)
                                   td                    0.243       6.618 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/N462_1/Z (GTP_LUT4)
                                   net (fanout=32)       0.748       7.366         u_integration_kit_dbg/_N23525
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[10]_5/I4 (GTP_LUT5)
                                   td                    0.174       7.540 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[10]_5/Z (GTP_LUT5)
                                   net (fanout=3)        0.482       8.022         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N2261
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N2154/I3 (GTP_LUT4)
                                   td                    0.174       8.196 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N2154/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       8.730         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N2154
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N3952_2/I2 (GTP_LUT3)
                                   td                    0.174       8.904 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N3952_2/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       9.345         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/_N24499
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N3849_1/I4 (GTP_LUT5)
                                   td                    0.174       9.519 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N3849_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       9.960         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/_N24546
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1407_0[1]_4/I1 (GTP_LUT5M)
                                   td                    0.282      10.242 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1407_0[1]_4/Z (GTP_LUT5M)
                                   net (fanout=3)        0.482      10.724         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/_N24573
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1380_3/ID (GTP_LUT5M)
                                   td                    0.235      10.959 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1380_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      10.959         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1380
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1819_1/I0 (GTP_MUX2LUT6)
                                   td                    0.000      10.959 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1819_1/Z (GTP_MUX2LUT6)
                                   net (fanout=4)        0.511      11.470         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/undef
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N205/I1 (GTP_LUT2)
                                   td                    0.174      11.644 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N205/Z (GTP_LUT2)
                                   net (fanout=30)       0.740      12.384         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N205
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N226/I2 (GTP_LUT3)
                                   td                    0.174      12.558 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N226/Z (GTP_LUT3)
                                   net (fanout=2)        0.441      12.999         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/isb_de
                                                                                   u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core[1]_ce_mux[0]/I4 (GTP_LUT5)
                                   td                    0.164      13.163 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core[1]_ce_mux[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      13.163         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/_N27977
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core[1]/D (GTP_DFF_C)

 Data arrival time                                                  13.163         Logic Levels: 11 
                                                                                   Logic: 2.293ns(27.851%), Route: 5.940ns(72.149%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252      14.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Setup time                                             -0.032      14.748                          

 Data required time                                                 14.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.748                          
 Data arrival time                                                 -13.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.585                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/dat_buf[6]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_top/BUF_R_6_6/DI (GTP_RAM16X1DP)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_sd_top/dat_buf[6]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.247 f       u_sd_top/dat_buf[6]/Q (GTP_DFF_CE)
                                   net (fanout=9)        0.594       5.841         u_sd_top/dat_buf [6]
                                                                           f       u_sd_top/BUF_R_6_6/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.841         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.797%), Route: 0.594ns(65.203%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_sd_top/BUF_R_6_6/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Hold time                                               0.402       5.332                          

 Data required time                                                  5.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.332                          
 Data arrival time                                                  -5.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/dat_buf[4]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_top/BUF_R_7_4/DI (GTP_RAM16X1DP)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_sd_top/dat_buf[4]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.247 f       u_sd_top/dat_buf[4]/Q (GTP_DFF_CE)
                                   net (fanout=9)        0.594       5.841         u_sd_top/dat_buf [4]
                                                                           f       u_sd_top/BUF_R_7_4/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.841         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.797%), Route: 0.594ns(65.203%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_sd_top/BUF_R_7_4/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Hold time                                               0.402       5.332                          

 Data required time                                                  5.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.332                          
 Data arrival time                                                  -5.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/dat_buf[7]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_top/BUF_R_6_7/DI (GTP_RAM16X1DP)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_sd_top/dat_buf[7]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.247 f       u_sd_top/dat_buf[7]/Q (GTP_DFF_CE)
                                   net (fanout=9)        0.594       5.841         u_sd_top/dat_buf [7]
                                                                           f       u_sd_top/BUF_R_6_7/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.841         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.797%), Route: 0.594ns(65.203%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_sd_top/BUF_R_6_7/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Hold time                                               0.402       5.332                          

 Data required time                                                  5.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.332                          
 Data arrival time                                                  -5.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=75)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534       4.625         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.275       4.900 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.900         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2549
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.932 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.932         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2550
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.964 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.964         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2551
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.996 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.996         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2552
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.028 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.028         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2553
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.060 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.060         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2554
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.092 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.092         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2555
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.124 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.124         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2556
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.340 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       5.851         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.174       6.025 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       6.395         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.228       6.623 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       6.993         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/I4 (GTP_LUT5)
                                   td                    0.164       7.157 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.157         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   7.157         Logic Levels: 12 
                                                                                   Logic: 1.606ns(47.361%), Route: 1.785ns(52.639%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 cmos_pclk                                               0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000    1000.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    1002.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=75)       1.751    1003.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.527                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/D (GTP_DFF_C)
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=75)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534       4.625         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.275       4.900 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.900         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2549
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.932 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.932         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2550
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.964 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.964         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2551
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.996 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.996         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2552
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.028 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.028         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2553
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.060 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.060         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2554
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.092 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.092         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2555
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.124 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.124         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2556
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.340 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       5.851         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N7_9/I0 (GTP_LUT5)
                                   td                    0.239       6.090 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N7_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.090         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wgnext [9]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/D (GTP_DFF_C)

 Data arrival time                                                   6.090         Logic Levels: 10 
                                                                                   Logic: 1.279ns(55.034%), Route: 1.045ns(44.966%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 cmos_pclk                                               0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000    1000.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    1002.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=75)       1.751    1003.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -6.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.609                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/D (GTP_DFF_C)
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=75)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534       4.625         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.275       4.900 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.900         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2549
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.932 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.932         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2550
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.964 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.964         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2551
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.996 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.996         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2552
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.028 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.028         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2553
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.060 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.060         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2554
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.092 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.092         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2555
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.124 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.124         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2556
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.156 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.156         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2557
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.372 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_11/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       5.883         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[10]/I2 (GTP_LUT3)
                                   td                    0.164       6.047 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[10]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.047         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [10]
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/D (GTP_DFF_C)

 Data arrival time                                                   6.047         Logic Levels: 11 
                                                                                   Logic: 1.236ns(54.187%), Route: 1.045ns(45.813%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 cmos_pclk                                               0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000    1000.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    1002.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=75)       1.751    1003.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -6.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.637                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/D (GTP_DFF_C)
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=75)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [8]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=75)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=75)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=75)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=75)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=75)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_aq_axi_master/reg_arvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.696         s00_axi_arvalid  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)

 Data arrival time                                                   5.696         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252      14.930         aclk_1           
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Setup time                                             -4.568      10.212                          

 Data required time                                                 10.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.212                          
 Data arrival time                                                  -5.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/AWVALID_1 (GTP_DDRC)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/reg_awvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_aq_axi_master/reg_awvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.696         s00_axi_awvalid  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/AWVALID_1 (GTP_DDRC)

 Data arrival time                                                   5.696         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252      14.930         aclk_1           
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Setup time                                             -4.557      10.223                          

 Data required time                                                 10.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.223                          
 Data arrival time                                                  -5.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/D (GTP_DFF_P)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   0.968       5.898 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/WREADY_1 (GTP_DDRC)
                                   net (fanout=5)        0.534       6.432         s00_axi_wready   
                                                                                   u_aq_axi_master/N5_5/I2 (GTP_LUT3)
                                   td                    0.174       6.606 f       u_aq_axi_master/N5_5/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       7.047         u_aq_axi_master/N5
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       7.233 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.233         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2560
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.265 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.265         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2561
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.297 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.297         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2562
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.329 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.329         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2563
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.361 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.361         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2564
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.393 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.393         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2565
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216       7.609 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_7/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       8.120         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[6]/I2 (GTP_LUT3)
                                   td                    0.174       8.294 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[6]/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       8.735         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_3/I1 (GTP_LUT5CARRY)
                                   td                    0.329       9.064 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.064         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.280 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.280         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                   9.280         Logic Levels: 11 
                                                                                   Logic: 2.423ns(55.701%), Route: 1.927ns(44.299%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252      14.930         aclk_1           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Setup time                                             -0.017      14.763                          

 Data required time                                                 14.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.763                          
 Data arrival time                                                  -9.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.483                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_aq_axi_master/reg_arvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.688         s00_axi_arvalid  
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)

 Data arrival time                                                   5.688         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Hold time                                               0.141       5.071                          

 Data required time                                                  5.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.071                          
 Data arrival time                                                  -5.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[23]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[23] (GTP_DDRC)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/reg_rd_adrs[23]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.247 f       u_aq_axi_master/reg_rd_adrs[23]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       5.688         s00_axi_araddr[23]
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[23] (GTP_DDRC)

 Data arrival time                                                   5.688         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Hold time                                               0.139       5.069                          

 Data required time                                                  5.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.069                          
 Data arrival time                                                  -5.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_wr_adrs[24]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/AWADDR_1[24] (GTP_DDRC)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/reg_wr_adrs[24]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.247 f       u_aq_axi_master/reg_wr_adrs[24]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       5.688         s00_axi_awaddr[24]
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/AWADDR_1[24] (GTP_DDRC)

 Data arrival time                                                   5.688         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Hold time                                               0.135       5.065                          

 Data required time                                                  5.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.065                          
 Data arrival time                                                  -5.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.623                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_aq_axi_master/reg_r_last/CE (GTP_DFF_E)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=37)       3.574       8.829         SYSRESETn        
                                                                                   u_aq_axi_master/N540/I0 (GTP_LUT2)
                                   td                    0.164       8.993 r       u_aq_axi_master/N540/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       9.363         u_aq_axi_master/N540
                                                                           r       u_aq_axi_master/reg_r_last/CE (GTP_DFF_E)

 Data arrival time                                                   9.363         Logic Levels: 1  
                                                                                   Logic: 0.489ns(11.031%), Route: 3.944ns(88.969%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252      14.930         aclk_1           
                                                                           r       u_aq_axi_master/reg_r_last/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Setup time                                             -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -9.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_aq_axi_master/reg_r_last/CE (GTP_DFF_E)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=37)       3.574       8.821         SYSRESETn        
                                                                                   u_aq_axi_master/N540/I0 (GTP_LUT2)
                                   td                    0.174       8.995 f       u_aq_axi_master/N540/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       9.365         u_aq_axi_master/N540
                                                                           f       u_aq_axi_master/reg_r_last/CE (GTP_DFF_E)

 Data arrival time                                                   9.365         Logic Levels: 1  
                                                                                   Logic: 0.491ns(11.071%), Route: 3.944ns(88.929%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/reg_r_last/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Hold time                                              -0.211       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                  -9.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  4.101
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.565 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.147         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   5.147         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 ex_clk_50m                                              0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       2.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       4.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.101                          
 clock uncertainty                                      -0.150       5.951                          

 Setup time                                             -0.068       5.883                          

 Data required time                                                  5.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.883                          
 Data arrival time                                                  -5.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  4.101
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.565 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.147         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   5.147         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 ex_clk_50m                                              0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       2.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       4.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.101                          
 clock uncertainty                                      -0.150       5.951                          

 Setup time                                             -0.068       5.883                          

 Data required time                                                  5.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.883                          
 Data arrival time                                                  -5.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  4.101
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.565 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.147         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   5.147         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 ex_clk_50m                                              0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       2.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       4.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.101                          
 clock uncertainty                                      -0.150       5.951                          

 Setup time                                             -0.068       5.883                          

 Data required time                                                  5.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.883                          
 Data arrival time                                                  -5.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  4.101
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.565 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.147         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   5.147         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.101                          
 clock uncertainty                                       0.000       4.101                          

 Hold time                                               0.001       4.102                          

 Data required time                                                  4.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.102                          
 Data arrival time                                                  -5.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  4.101
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.565 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.147         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   5.147         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.101                          
 clock uncertainty                                       0.000       4.101                          

 Hold time                                               0.001       4.102                          

 Data required time                                                  4.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.102                          
 Data arrival time                                                  -5.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  4.101
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.565 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.147         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   5.147         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.101                          
 clock uncertainty                                       0.000       4.101                          

 Hold time                                               0.001       4.102                          

 Data required time                                                  4.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.102                          
 Data arrival time                                                  -5.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.610
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/Q (GTP_DFF_P)
                                   net (fanout=3)        0.482       5.734         u_DDR3/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/I1 (GTP_LUT2)
                                   td                    0.192       5.926 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       6.296         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)

 Data arrival time                                                   6.296         Logic Levels: 1  
                                                                                   Logic: 0.517ns(37.765%), Route: 0.852ns(62.235%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 ex_clk_50m                                              0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       4.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       6.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       6.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      10.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      10.610                          
 clock uncertainty                                      -0.150      10.460                          

 Setup time                                              0.031      10.491                          

 Data required time                                                 10.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.491                          
 Data arrival time                                                  -6.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.610
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.693         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)

 Data arrival time                                                   5.693         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 ex_clk_50m                                              0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       4.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       6.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       6.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      10.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      10.610                          
 clock uncertainty                                      -0.150      10.460                          

 Setup time                                             -0.568       9.892                          

 Data required time                                                  9.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.892                          
 Data arrival time                                                  -5.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_P)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.610
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_P)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/Q (GTP_DFF_P)
                                   net (fanout=2)        0.441       5.693         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)

 Data arrival time                                                   5.693         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 ex_clk_50m                                              0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       4.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       6.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       6.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      10.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      10.610                          
 clock uncertainty                                      -0.150      10.460                          

 Setup time                                             -0.564       9.896                          

 Data required time                                                  9.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.896                          
 Data arrival time                                                  -5.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.610
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.614         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.610                          
 clock uncertainty                                       0.150       6.760                          

 Hold time                                               0.683       7.443                          

 Data required time                                                  7.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.443                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.610
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.614         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.610                          
 clock uncertainty                                       0.150       6.760                          

 Hold time                                               0.681       7.441                          

 Data required time                                                  7.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.441                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.610
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.614         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.673 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.114         u_DDR3/pll_phy_clk
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.610         u_DDR3/ddrc_core_clk
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.610                          
 clock uncertainty                                       0.150       6.760                          

 Hold time                                               0.674       7.434                          

 Data required time                                                  7.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.434                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/Q (GTP_DFF_C)
                                   net (fanout=14)       0.639       5.715         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/I1 (GTP_LUT3)
                                   td                    0.230       5.945 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       6.315         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29587
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/I4 (GTP_LUT5)
                                   td                    0.174       6.489 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.859         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29590
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/I4 (GTP_LUT5)
                                   td                    0.174       7.033 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/Z (GTP_LUT5)
                                   net (fanout=29)       0.736       7.769         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24650
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/I2 (GTP_LUT3)
                                   td                    0.174       7.943 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       8.477         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux3_3/I4 (GTP_LUT5)
                                   td                    0.174       8.651 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux3_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.021         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28758
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/I0 (GTP_LUT5)
                                   td                    0.228       9.249 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.619         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28766
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N602_1/I1 (GTP_LUT5M)
                                   td                    0.282       9.901 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N602_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.901         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/girle
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/D (GTP_DFF_C)

 Data arrival time                                                   9.901         Logic Levels: 7  
                                                                                   Logic: 1.761ns(34.194%), Route: 3.389ns(65.806%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Setup time                                             -0.032    1004.669                          

 Data required time                                               1004.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.669                          
 Data arrival time                                                  -9.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.768                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/Q (GTP_DFF_C)
                                   net (fanout=19)       0.670       5.746         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [5]
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N147_8/I0 (GTP_LUT4)
                                   td                    0.261       6.007 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N147_8/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       6.448         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N28292
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/I4 (GTP_LUT5)
                                   td                    0.174       6.622 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/Z (GTP_LUT5)
                                   net (fanout=8)        0.582       7.204         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/I4 (GTP_LUT5)
                                   td                    0.174       7.378 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.748         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N19827
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/I0 (GTP_LUT2)
                                   td                    0.206       7.954 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/Z (GTP_LUT2)
                                   net (fanout=3)        0.482       8.436         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N19826
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/I1 (GTP_LUT5M)
                                   td                    0.282       8.718 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       9.159         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N420/I1 (GTP_LUT2)
                                   td                    0.164       9.323 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N420/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       9.323         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/gcini
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/D (GTP_DFF_C)

 Data arrival time                                                   9.323         Logic Levels: 6  
                                                                                   Logic: 1.586ns(34.689%), Route: 2.986ns(65.311%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Setup time                                             -0.032    1004.669                          

 Data required time                                               1004.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.669                          
 Data arrival time                                                  -9.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[5]/Q (GTP_DFF_C)
                                   net (fanout=19)       0.670       5.746         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [5]
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N147_8/I0 (GTP_LUT4)
                                   td                    0.261       6.007 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N147_8/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       6.448         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N28292
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/I4 (GTP_LUT5)
                                   td                    0.174       6.622 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/Z (GTP_LUT5)
                                   net (fanout=8)        0.582       7.204         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/I4 (GTP_LUT5)
                                   td                    0.174       7.378 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.748         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N19827
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/I0 (GTP_LUT2)
                                   td                    0.206       7.954 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/Z (GTP_LUT2)
                                   net (fanout=3)        0.482       8.436         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N19826
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/I1 (GTP_LUT5M)
                                   td                    0.282       8.718 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       9.159         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N432/I1 (GTP_LUT2)
                                   td                    0.164       9.323 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N432/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       9.323         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/gchld
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/D (GTP_DFF_C)

 Data arrival time                                                   9.323         Logic Levels: 6  
                                                                                   Logic: 1.586ns(34.689%), Route: 2.986ns(65.311%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Setup time                                             -0.032    1004.669                          

 Data required time                                               1004.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.669                          
 Data arrival time                                                  -9.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[7]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[7]/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[7]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[7]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1 [7]
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[7]/D (GTP_DFF_C)

 Data arrival time                                                   5.438         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Hold time                                               0.033       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                  -5.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)
Endpoint    : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.068 f       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.438         u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1 [5]
                                                                           f       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)

 Data arrival time                                                   5.438         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Hold time                                               0.033       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                  -5.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[1]/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[1]/D (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1 [1]
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.438         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Hold time                                               0.033       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                  -5.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.244         u_DDR3/global_reset_n
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.244 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       6.412         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)

 Data arrival time                                                   6.412         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Recovery time                                          -0.277      24.500                          

 Data required time                                                 24.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.500                          
 Data arrival time                                                  -6.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.244         u_DDR3/global_reset_n
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.244 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       6.412         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)

 Data arrival time                                                   6.412         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Recovery time                                          -0.277      24.500                          

 Data required time                                                 24.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.500                          
 Data arrival time                                                  -6.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.244         u_DDR3/global_reset_n
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.244 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       6.412         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)

 Data arrival time                                                   6.412         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 ex_clk_50m                                              0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      20.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      22.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      24.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.927                          
 clock uncertainty                                      -0.150      24.777                          

 Recovery time                                          -0.277      24.500                          

 Data required time                                                 24.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.500                          
 Data arrival time                                                  -6.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       5.252         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.252 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.632       5.884         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)

 Data arrival time                                                   5.884         Logic Levels: 1  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.927                          
 clock uncertainty                                       0.000       4.927                          

 Removal time                                           -0.211       4.716                          

 Data required time                                                  4.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.716                          
 Data arrival time                                                  -5.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       5.252         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.252 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.632       5.884         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)

 Data arrival time                                                   5.884         Logic Levels: 1  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.927                          
 clock uncertainty                                       0.000       4.927                          

 Removal time                                           -0.211       4.716                          

 Data required time                                                  4.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.716                          
 Data arrival time                                                  -5.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.927
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       5.252         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.252 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.632       5.884         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)

 Data arrival time                                                   5.884         Logic Levels: 1  
                                                                                   Logic: 0.325ns(33.960%), Route: 0.632ns(66.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.927                          
 clock uncertainty                                       0.000       4.927                          

 Removal time                                           -0.211       4.716                          

 Data required time                                                  4.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.716                          
 Data arrival time                                                  -5.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=37)       3.574       8.829         SYSRESETn        
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_3/I3 (GTP_LUT4)
                                   td                    0.164       8.993 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_3/Z (GTP_LUT4)
                                   net (fanout=180)      1.340      10.333         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)

 Data arrival time                                                  10.333         Logic Levels: 1  
                                                                                   Logic: 0.489ns(9.051%), Route: 4.914ns(90.949%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252      14.930         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                 -10.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=37)       3.574       8.829         SYSRESETn        
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_3/I3 (GTP_LUT4)
                                   td                    0.164       8.993 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_3/Z (GTP_LUT4)
                                   net (fanout=180)      1.340      10.333         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)

 Data arrival time                                                  10.333         Logic Levels: 1  
                                                                                   Logic: 0.489ns(9.051%), Route: 4.914ns(90.949%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252      14.930         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                 -10.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/C (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=37)       3.574       8.829         SYSRESETn        
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_3/I3 (GTP_LUT4)
                                   td                    0.164       8.993 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_3/Z (GTP_LUT4)
                                   net (fanout=180)      1.340      10.333         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/C (GTP_DFF_C)

 Data arrival time                                                  10.333         Logic Levels: 1  
                                                                                   Logic: 0.489ns(9.051%), Route: 4.914ns(90.949%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252      14.930         HCLK             
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[28]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                 -10.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[4]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.688         u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop [0]
                                                                                   u_rst_gen/N3/I2 (GTP_LUT4)
                                   td                    0.279       5.967 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.520         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[4]/C (GTP_DFF_CE)

 Data arrival time                                                   6.520         Logic Levels: 1  
                                                                                   Logic: 0.596ns(37.484%), Route: 0.994ns(62.516%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/cnt[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Removal time                                           -0.211       4.719                          

 Data required time                                                  4.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.719                          
 Data arrival time                                                  -6.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[1]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.688         u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop [0]
                                                                                   u_rst_gen/N3/I2 (GTP_LUT4)
                                   td                    0.279       5.967 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.520         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.520         Logic Levels: 1  
                                                                                   Logic: 0.596ns(37.484%), Route: 0.994ns(62.516%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Removal time                                           -0.211       4.719                          

 Data required time                                                  4.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.719                          
 Data arrival time                                                  -6.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[2]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.688         u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop [0]
                                                                                   u_rst_gen/N3/I2 (GTP_LUT4)
                                   td                    0.279       5.967 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.520         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.520         Logic Levels: 1  
                                                                                   Logic: 0.596ns(37.484%), Route: 0.994ns(62.516%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Removal time                                           -0.211       4.719                          

 Data required time                                                  4.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.719                          
 Data arrival time                                                  -6.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[0]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.834         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.245       6.079 r       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.632         u_rst_gen/N3     
                                                                           r       u_rst_gen/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.632         Logic Levels: 1  
                                                                                   Logic: 0.570ns(33.431%), Route: 1.135ns(66.569%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252      14.930         HCLK             
                                                                           r       u_rst_gen/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -6.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[1]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.834         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.245       6.079 r       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.632         u_rst_gen/N3     
                                                                           r       u_rst_gen/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.632         Logic Levels: 1  
                                                                                   Logic: 0.570ns(33.431%), Route: 1.135ns(66.569%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252      14.930         HCLK             
                                                                           r       u_rst_gen/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -6.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[2]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.325       5.252 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.834         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.245       6.079 r       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.632         u_rst_gen/N3     
                                                                           r       u_rst_gen/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.632         Logic Levels: 1  
                                                                                   Logic: 0.570ns(33.431%), Route: 1.135ns(66.569%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252      14.930         HCLK             
                                                                           r       u_rst_gen/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -6.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[0]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.826         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.246       6.072 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.625         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.625         Logic Levels: 1  
                                                                                   Logic: 0.563ns(33.157%), Route: 1.135ns(66.843%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Removal time                                           -0.211       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                  -6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[1]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.826         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.246       6.072 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.625         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.625         Logic Levels: 1  
                                                                                   Logic: 0.563ns(33.157%), Route: 1.135ns(66.843%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Removal time                                           -0.211       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                  -6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)
Endpoint    : u_rst_gen/cnt[2]/C (GTP_DFF_CE)
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.927
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.675 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       4.927         u_DDR3/pll_pclk  
                                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_C)

                                   tco                   0.317       5.244 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_C)
                                   net (fanout=8)        0.582       5.826         nt_LED[2]        
                                                                                   u_rst_gen/N3/I0 (GTP_LUT4)
                                   td                    0.246       6.072 f       u_rst_gen/N3/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       6.625         u_rst_gen/N3     
                                                                           f       u_rst_gen/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.625         Logic Levels: 1  
                                                                                   Logic: 0.563ns(33.157%), Route: 1.135ns(66.843%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Removal time                                           -0.211       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                  -6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_aq_axi_master/wr_state_6/C (GTP_DFF_CE)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=37)       0.000       5.247         SYSRESETn        
                                                                                   N73_0/I (GTP_INV)
                                   td                    0.000       5.247 r       N73_0/Z (GTP_INV)
                                   net (fanout=4188)     3.574       8.821         N73_0            
                                                                           r       u_aq_axi_master/wr_state_6/C (GTP_DFF_CE)

 Data arrival time                                                   8.821         Logic Levels: 1  
                                                                                   Logic: 0.317ns(8.147%), Route: 3.574ns(91.853%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252      14.930         aclk_1           
                                                                           r       u_aq_axi_master/wr_state_6/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -8.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.682                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_aq_axi_master/rd_fifo_cnt[0]/C (GTP_DFF_CE)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=37)       0.000       5.247         SYSRESETn        
                                                                                   N73_0/I (GTP_INV)
                                   td                    0.000       5.247 r       N73_0/Z (GTP_INV)
                                   net (fanout=4188)     3.574       8.821         N73_0            
                                                                           r       u_aq_axi_master/rd_fifo_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.821         Logic Levels: 1  
                                                                                   Logic: 0.317ns(8.147%), Route: 3.574ns(91.853%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252      14.930         aclk_1           
                                                                           r       u_aq_axi_master/rd_fifo_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -8.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.682                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_aq_axi_master/rd_fifo_cnt[1]/C (GTP_DFF_CE)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=37)       0.000       5.247         SYSRESETn        
                                                                                   N73_0/I (GTP_INV)
                                   td                    0.000       5.247 r       N73_0/Z (GTP_INV)
                                   net (fanout=4188)     3.574       8.821         N73_0            
                                                                           r       u_aq_axi_master/rd_fifo_cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.821         Logic Levels: 1  
                                                                                   Logic: 0.317ns(8.147%), Route: 3.574ns(91.853%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252      14.930         aclk_1           
                                                                           r       u_aq_axi_master/rd_fifo_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -8.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.682                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_aq_axi_master/wr_state_6/C (GTP_DFF_CE)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=37)       0.000       5.255         SYSRESETn        
                                                                                   N73_0/I (GTP_INV)
                                   td                    0.000       5.255 f       N73_0/Z (GTP_INV)
                                   net (fanout=4188)     3.574       8.829         N73_0            
                                                                           f       u_aq_axi_master/wr_state_6/C (GTP_DFF_CE)

 Data arrival time                                                   8.829         Logic Levels: 1  
                                                                                   Logic: 0.325ns(8.335%), Route: 3.574ns(91.665%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/wr_state_6/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Removal time                                           -0.211       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                  -8.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.960                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_aq_axi_master/rd_fifo_cnt[0]/C (GTP_DFF_CE)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=37)       0.000       5.255         SYSRESETn        
                                                                                   N73_0/I (GTP_INV)
                                   td                    0.000       5.255 f       N73_0/Z (GTP_INV)
                                   net (fanout=4188)     3.574       8.829         N73_0            
                                                                           f       u_aq_axi_master/rd_fifo_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.829         Logic Levels: 1  
                                                                                   Logic: 0.325ns(8.335%), Route: 3.574ns(91.665%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/rd_fifo_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Removal time                                           -0.211       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                  -8.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.960                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : u_aq_axi_master/rd_fifo_cnt[1]/C (GTP_DFF_CE)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=37)       0.000       5.255         SYSRESETn        
                                                                                   N73_0/I (GTP_INV)
                                   td                    0.000       5.255 f       N73_0/Z (GTP_INV)
                                   net (fanout=4188)     3.574       8.829         N73_0            
                                                                           f       u_aq_axi_master/rd_fifo_cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.829         Logic Levels: 1  
                                                                                   Logic: 0.325ns(8.335%), Route: 3.574ns(91.665%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       u_aq_axi_master/rd_fifo_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.150       5.080                          

 Removal time                                           -0.211       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                  -8.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.960                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/C (GTP_DFF_C)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       6.211         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/C (GTP_DFF_C)

 Data arrival time                                                   6.211         Logic Levels: 0  
                                                                                   Logic: 0.325ns(25.371%), Route: 0.956ns(74.629%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252      14.930         aclk_1           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -6.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.292                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       6.211         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   6.211         Logic Levels: 0  
                                                                                   Logic: 0.325ns(25.371%), Route: 0.956ns(74.629%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252      14.930         aclk_1           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -6.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.292                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       6.211         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.211         Logic Levels: 0  
                                                                                   Logic: 0.325ns(25.371%), Route: 0.956ns(74.629%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 ex_clk_50m                                              0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941      12.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252      14.930         aclk_1           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.930                          
 clock uncertainty                                      -0.150      14.780                          

 Recovery time                                          -0.277      14.503                          

 Data required time                                                 14.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.503                          
 Data arrival time                                                  -6.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.292                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/C (GTP_DFF_C)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       6.203         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/C (GTP_DFF_C)

 Data arrival time                                                   6.203         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Removal time                                           -0.211       4.719                          

 Data required time                                                  4.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.719                          
 Data arrival time                                                  -6.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.484                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       6.203         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   6.203         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Removal time                                           -0.211       4.719                          

 Data required time                                                  4.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.719                          
 Data arrival time                                                  -6.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.484                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.930
  Launch Clock Delay      :  4.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       5.247 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       6.203         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.203         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=263)      2.252       4.930         aclk_1           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Removal time                                           -0.211       4.719                          

 Data required time                                                  4.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.719                          
 Data arrival time                                                  -6.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/vnt/P (GTP_DFF_P)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.446         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/I1 (GTP_LUT4)
                                   td                    0.383       5.829 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/Z (GTP_LUT4)
                                   net (fanout=219)      1.458       7.287         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/vnt/P (GTP_DFF_P)

 Data arrival time                                                   7.287         Logic Levels: 1  
                                                                                   Logic: 0.708ns(27.918%), Route: 1.828ns(72.082%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/vnt/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Recovery time                                          -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -7.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.446         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/I1 (GTP_LUT4)
                                   td                    0.383       5.829 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/Z (GTP_LUT4)
                                   net (fanout=219)      1.458       7.287         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[30]/C (GTP_DFF_C)

 Data arrival time                                                   7.287         Logic Levels: 1  
                                                                                   Logic: 0.708ns(27.918%), Route: 1.828ns(72.082%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Recovery time                                          -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -7.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/CLK (GTP_DFF)

                                   tco                   0.325       5.076 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.446         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/I1 (GTP_LUT4)
                                   td                    0.383       5.829 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/Z (GTP_LUT4)
                                   net (fanout=219)      1.458       7.287         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/C (GTP_DFF_C)

 Data arrival time                                                   7.287         Logic Levels: 1  
                                                                                   Logic: 0.708ns(27.918%), Route: 1.828ns(72.082%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 rx_clki                                                 0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000    1000.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870    1002.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370    1003.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751    1004.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.751                          
 clock uncertainty                                      -0.050    1004.701                          

 Recovery time                                          -0.277    1004.424                          

 Data required time                                               1004.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.424                          
 Data arrival time                                                  -7.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stdn/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_3/I1 (GTP_LUT4)
                                   td                    0.351       5.789 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_3/Z (GTP_LUT4)
                                   net (fanout=86)       0.964       6.753         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stdn/C (GTP_DFF_C)

 Data arrival time                                                   6.753         Logic Levels: 1  
                                                                                   Logic: 0.668ns(33.367%), Route: 1.334ns(66.633%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stdn/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Removal time                                           -0.211       4.540                          

 Data required time                                                  4.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.540                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_3/I1 (GTP_LUT4)
                                   td                    0.351       5.789 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_3/Z (GTP_LUT4)
                                   net (fanout=86)       0.964       6.753         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/C (GTP_DFF_C)

 Data arrival time                                                   6.753         Logic Levels: 1  
                                                                                   Logic: 0.668ns(33.367%), Route: 1.334ns(66.633%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/mcad/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Removal time                                           -0.211       4.540                          

 Data required time                                                  4.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.540                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/pause/C (GTP_DFF_C)
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.751
  Launch Clock Delay      :  4.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/CLK (GTP_DFF)

                                   tco                   0.317       5.068 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.438         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
                                                                                   u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_3/I1 (GTP_LUT4)
                                   td                    0.351       5.789 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_3/Z (GTP_LUT4)
                                   net (fanout=86)       0.964       6.753         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
                                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/pause/C (GTP_DFF_C)

 Data arrival time                                                   6.753         Logic Levels: 1  
                                                                                   Logic: 0.668ns(33.367%), Route: 1.334ns(66.633%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_rx_clki       
                                                                                   u_GTP_IOCLKDELAY/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.630 r       u_GTP_IOCLKDELAY/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.370       3.000         rx_clki_shft_bufg
                                                                                   u_GTP_CLKBUFG/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.000 r       u_GTP_CLKBUFG/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=474)      1.751       4.751         rx_clki_clkbufg  
                                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/pause/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.751                          
 clock uncertainty                                       0.000       4.751                          

 Removal time                                           -0.211       4.540                          

 Data required time                                                  4.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.540                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_rst_gen/sysreset_st_3/CLK (GTP_DFF_C)

                                   tco                   0.325       5.255 r       u_rst_gen/sysreset_st_3/Q (GTP_DFF_C)
                                   net (fanout=37)       3.574       8.829         SYSRESETn        
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N118/I3 (GTP_LUT5)
                                   td                    0.174       9.003 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N118/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       9.556         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/I1 (GTP_LUT2)
                                   td                    0.174       9.730 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/Z (GTP_LUT2)
                                   net (fanout=1)        0.870      10.600         nt_spi0_cs       
                                                                                   spi0_cs_obuf/I (GTP_OUTBUF)
                                   td                    2.409      13.009 f       spi0_cs_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.009         spi0_cs          
 spi0_cs                                                                   f       spi0_cs (port)   

 Data arrival time                                                  13.009         Logic Levels: 3  
                                                                                   Logic: 3.082ns(38.148%), Route: 4.997ns(61.852%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/CLK (GTP_DFF_PE)
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/CLK (GTP_DFF_PE)

                                   tco                   0.325       5.255 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/Q (GTP_DFF_PE)
                                   net (fanout=10)       0.605       5.860         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N267/I0 (GTP_LUT2)
                                   td                    0.206       6.066 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N267/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       6.507         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [3]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_1/I1 (GTP_LUT5CARRY)
                                   td                    0.278       6.785 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.785         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
                                                                                   u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.031       6.816 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=11)       1.115       7.931         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46
                                                                                   spi0_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.340 f       spi0_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.340         spi0_clk         
 spi0_clk                                                                  f       spi0_clk (port)  

 Data arrival time                                                  10.340         Logic Levels: 4  
                                                                                   Logic: 3.249ns(60.055%), Route: 2.161ns(39.945%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/CLK (GTP_DFF_CE)
Endpoint    : LED[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 ex_clk_50m                                              0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         ex_clk_50m       
                                                                                   ex_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ex_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_ex_clk_50m    
                                                                                   u_DDR3/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.678 r       u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=5029)     2.252       4.930         HCLK             
                                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.255 r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       5.737         p0_out[0]        
                                                                                   N5_0/I0 (GTP_LUT2)
                                   td                    0.206       5.943 f       N5_0/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       6.813         nt_LED[0]        
                                                                                   LED_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       9.222 f       LED_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.222         LED[0]           
 LED[0]                                                                    f       LED[0] (port)    

 Data arrival time                                                   9.222         Logic Levels: 2  
                                                                                   Logic: 2.940ns(68.500%), Route: 1.352ns(31.500%)
====================================================================================================

====================================================================================================

Startpoint  : phy_rxd3 (port)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr4/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 phy_rxd3                                                0.000       0.000 r       phy_rxd3 (port)  
                                   net (fanout=1)        0.000       0.000         phy_rxd3         
                                                                                   phy_rxd3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       phy_rxd3_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_phy_rxd3      
                                                                           r       u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr4/DI (GTP_ISERDES)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : phy_rxd2 (port)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr3/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 phy_rxd2                                                0.000       0.000 r       phy_rxd2 (port)  
                                   net (fanout=1)        0.000       0.000         phy_rxd2         
                                                                                   phy_rxd2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       phy_rxd2_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_phy_rxd2      
                                                                           r       u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr3/DI (GTP_ISERDES)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : phy_rxd1 (port)
Endpoint    : u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr2/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 phy_rxd1                                                0.000       0.000 r       phy_rxd1 (port)  
                                   net (fanout=1)        0.000       0.000         phy_rxd1         
                                                                                   phy_rxd1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       phy_rxd1_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_phy_rxd1      
                                                                           r       u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr2/DI (GTP_ISERDES)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 149.000 sec
Action synthesize: CPU time elapsed is 132.172 sec
Current time: Wed Jun  9 23:08:03 2021
Action synthesize: Peak memory pool usage is 531,877,888 bytes
Compiling architecture definition.
Analyzing project file 'C:/Users/1/Desktop/jc/FPGA_Pro/pnr/ARM_M1_SoC_Top.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: dp_step_length: 4 != def: 1
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'm1_soc_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net u_DDR3/pll_pclk in design, driver pin CLKOUT1(instance u_DDR3/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net aclk_1 in design, driver pin CLKOUT3(instance u_DDR3/u_pll_50_400/u_pll_e1) -> load pin CLK(instance frame_read_write_m0/frame_fifo_write_m0/fifo_aclr).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net HCLK in design, driver pin CLKOUT2(instance u_DDR3/u_pll_50_400/u_pll_e1) -> load pin CLK(instance cnt[0]).
Converting tech operator to gate operator.
Processing gate operator.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N130_45[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N130_45[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N130_45[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N130_45[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N829[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/IORDATA_27[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_14_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_14_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_14_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_14_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[16]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[16]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[17]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[17]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[18]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[18]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[19]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[19]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[20]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[20]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[21]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[21]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[22]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[22]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[23]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[23]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[24]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[24]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[25]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[25]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[26]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[26]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[27]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[27]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[28]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[28]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[29]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[29]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[30]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[30]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[31]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N46[31]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/N73_6[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_25[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_24[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N213[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/N213[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_144_10_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_144_10_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/N49_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/N49_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[0]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[0]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[1]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[1]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[2]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[2]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[3]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[3]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[4]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[4]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[6]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[6]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[8]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[8]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[9]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[9]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[10]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[10]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[11]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[11]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[12]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[12]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[13]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[13]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[14]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[14]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[15]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N128[15]_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N250[22]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N250[22]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N250[23]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N250[23]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N753_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N753_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N1008[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N1008[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N1008[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N1008[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N1008[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/N1008[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/N308_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/N308_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[11]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[12]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[13]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[14]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/N20_6[15]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_8[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_8[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_8[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_8[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_10[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_18[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[8]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[9]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1819_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1819_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1843_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1843_1_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1845_1[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1845_1[10]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1872[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[0]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[1]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1873[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[2]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[3]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[4]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[5]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[6]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[7]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[24]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[24]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[28]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[28]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[29]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_rf1_mux/N9_3[29]_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_15_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_mux_a_15_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_15_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_mux_a_15_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[1]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[1]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[2]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[2]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[3]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[3]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[4]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[4]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[5]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[5]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[6]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[6]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[7]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/N1406_19[7]_muxf7' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_03_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_06_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_07_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_10_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_11_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_27_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_28_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_29_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_32_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_33_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_34_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_35_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_36_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/int_fault_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/inter_tbit_reg/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/mask_sp_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_fe/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/mode/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/nvic_excpt_taken/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/primask/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/reset_code/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_tbit/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/drack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[12]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[13]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[14]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[16]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[17]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[18]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[20]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[21]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[22]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[24]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[26]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[28]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[30]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_fifo_enable/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_first_data/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_state_4/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/rd_state_5/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_r_len[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_r_last/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_r_len[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_r_len[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_r_len[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_r_len[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_r_len[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_r_len[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_r_len[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[11]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[12]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[13]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[14]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[15]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[16]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[17]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[18]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[19]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[20]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[23]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[27]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[11]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[12]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[13]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[14]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[15]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[16]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[17]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[18]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[19]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[20]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[21]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[22]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[23]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[24]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[25]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[26]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[27]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[28]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[29]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[30]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_rd_len[31]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_w_last/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_w_len[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_w_len[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_w_len[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_w_len[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_w_len[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_w_len[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_w_len[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_w_len[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_adrs[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wr_len[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/reg_wvalid/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/wr_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/wr_state_4/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/wr_state_5/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_aq_axi_master/wr_state_6/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/axi_cs[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/axi_cs[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/axi_cs[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dwack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/irack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mem_ctl/w_u_fault/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/araddr_d[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/arvalid_d/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awvalid_d/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate0_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/cstate_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/dram_wr_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/invalid0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/rd_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[32]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[33]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[34]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[35]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[36]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[37]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[38]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[39]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[40]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[41]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[42]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[43]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[44]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[45]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[46]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[47]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[48]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[49]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[50]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[51]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[52]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[53]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[54]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[55]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[56]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[57]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[58]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[59]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[60]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[61]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[62]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[63]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[64]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[65]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[66]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[67]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[68]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[69]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[70]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[71]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[72]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[73]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[74]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[75]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[76]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[77]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[78]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[79]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[80]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[81]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[82]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[83]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[84]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[85]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[86]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[87]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[88]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[89]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[90]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[91]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[92]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[93]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[94]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[95]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[96]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[97]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[98]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[99]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[100]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[101]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[102]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[103]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[104]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[105]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[106]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[107]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[108]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[109]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[110]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[111]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[112]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[113]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[114]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[115]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[116]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[117]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[118]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[119]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[120]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[121]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[122]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[123]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[124]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[125]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[126]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wdata_d[127]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wlast_d/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/wr_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[1]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HRDATA[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/HREADYOUT_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/araddr_dmac[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/arvalid_dmac/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awvalid_dmac/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/axi_tx_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/axi_tx_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/axi_tx_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/axi_tx_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/axi_tx_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cache_consistence/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate0_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/descriptor_init_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_axi_r_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_control[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_rxinter_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_rxinter_status[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_rxinter_status[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/ethernet_rx_idle/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/ethernet_tx_idle/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/wlast_dmac/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/wr_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/wvalid_dmac/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/araddr_i[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/arvalid_i/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awvalid_i/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate0_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_1/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/cstate_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/ins_wr_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/invalid0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/rd_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wait_wr_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[32]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[33]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[34]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[35]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[36]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[37]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[38]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[39]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[40]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[41]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[42]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[43]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[44]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[45]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[46]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[47]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[48]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[49]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[50]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[51]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[52]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[53]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[54]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[55]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[56]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[57]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[58]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[59]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[60]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[61]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[62]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[63]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[64]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[65]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[66]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[67]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[68]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[69]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[70]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[71]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[72]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[73]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[74]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[75]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[76]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[77]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[78]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[79]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[80]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[81]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[82]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[83]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[84]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[85]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[86]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[87]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[88]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[89]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[90]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[91]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[92]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[93]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[94]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[95]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[96]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[97]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[98]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[99]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[100]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[101]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[102]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[103]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[104]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[105]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[106]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[107]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[108]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[109]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[110]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[111]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[112]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[113]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[114]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[115]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[116]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[117]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[118]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[119]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[120]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[121]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[122]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[123]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[124]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[125]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[126]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[127]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wlast_i/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_req_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/w_data_en_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_def_slave/HREADYOUT/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_def_slave/HRESP/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_apb_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_dcache_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_def_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_ethernet_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_gpio_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_icache_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_ahb_mux/sel_smem_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_addrreg[0]/opit_0_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_addrreg[1]/opit_0_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_addrreg[2]/opit_0_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_addrreg[3]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_init_start/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_preset/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_addrreg[0]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_addrreg[1]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_addrreg[2]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_addrreg[3]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_16/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_zero_a_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/force_hf/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/force_ipsr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/fptr_align/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_active_sp/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_nvic_excpt_svc_valid/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_isb_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_sp_doreg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_7/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_10/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[1]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[2]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/byte_num[3]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/cpu_wr_wait_flag/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/data_req_dly/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_addr[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_wr_req/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_addr[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_en/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_state_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wr_req/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb1[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/almost_full_rx_t/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/axi_wdata_valid/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_raddr_cnt[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[12]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[13]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[14]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rbyte_cnt[15]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_rreq/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_waddr[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wbyte_cnt[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ddr_wreq/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/descriptor_tx0[32]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/descriptor_tx1[32]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernet_tstart/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernet_tstart_en0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[12]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[13]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[14]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/ethernr_rx_byte_cnt[15]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_en_rx/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rd_en_tx/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_current_addr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[0]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[1]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[2]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[3]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rst_addr[4]/opit_0_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_current_addr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_current_addr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_current_addr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_current_addr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_inter_axi/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_inter_core/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/rx_state_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_current_des/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_num/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/wr_en_rx_lose/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOSEL/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_ahb_to_gpio/IOTRANS/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_douten_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_last_datain[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_ext_ex2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_ex2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt4_ex2/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[16]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[17]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[18]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[24]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[25]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[26]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[27]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[28]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[29]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[30]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3[31]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_req/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_val0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/ins_req_dly/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/invalid_done0/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[0]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[1]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[2]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[3]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[4]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[5]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[6]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_waddr0[7]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/PRDATA0[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/al/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/interrupt_o/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/irq_flag/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/tip/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/RSTATUS[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/TXD_en0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/byte_ricv_start/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/byte_send_start/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/clk_hold_high_r/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_send[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_mosi/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_curr_val[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_timer_int/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_curr_val[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_1.u_apb_timer_1/reg_timer_int/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/baud_updated/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_f[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_f[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_f[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_f[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_cntr_i[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_baud_tick/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_buf[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rx_overrun/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_rxintr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_tx_overrun/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txintr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_buf_full/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_state[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_tick_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_tick_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_tick_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rx_tick_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rxd_sync_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/rxd_sync_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_buf_full/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_shift_buf[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_tick_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_tick_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_tick_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_tick_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/baud_updated/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/read_mux_byte0_reg[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_tick/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rx_buf[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rx_overrun/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_rxintr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_overrun/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_txintr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_buf_full/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_state[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_state[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_state[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_state[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_tick_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_tick_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_tick_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_tick_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_sync_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rxd_sync_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_buf_full/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itcr/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_lock/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/rwdata_reg[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/u_ahb_to_apb/state_reg_4/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/rptr[8]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/syn_rempty/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/syn_wfull/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[12]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_4/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_5/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_1/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_0x_2/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_data_state[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/asel_dside/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/asel_ppb_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_ack/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_commit_reg/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[1]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[16]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[17]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[18]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[24]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[25]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[26]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[27]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[28]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[29]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[30]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/biu_rdata[31]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/core_req_state_0x[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/core_req_state_1x[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/dsel_dside/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/dsel_ppb/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/dsel_write/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/haddr_en_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hsize_1_0[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hsize_1_0[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hstart_0x/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hstart_10/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hstart_11/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/i_biu_drack/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/i_biu_irack/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/i_biu_rfault/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/i_biu_wfault/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[16]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[17]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[18]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[31]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/ack_out/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_4/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/c_state_5/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/cmd_ack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/core_cmd[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/core_cmd[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/core_cmd[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/core_txd/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/dcnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/dcnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/dcnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/ld/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/shift/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/count_stop_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/int_clr_reg_w/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/i_wdog_res/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/int_clr_tog_p/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/load_en_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_p/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_carry[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_carry[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_control[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_control[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_ris/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/any_dsb_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/au_a_use_pc_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/au_b_use_pc_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/bcc_first_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/br_first_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/br_lr_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/branch_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/branching_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/count[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/count[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cps_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/dreq_wr_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/excpt_ret_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/first32_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/first_ex_phase/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/first_pop_pc_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/force_c_in_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_fault0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[0]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[1]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[2]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[3]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[4]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[5]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[6]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[7]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[8]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[9]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[10]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[11]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[12]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[13]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[14]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/held_instr0[15]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/i_nxt_mul_last_phase_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ifetch/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[22]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[23]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[1]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[2]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[3]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[4]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[6]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[8]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[9]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[10]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[11]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[12]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[13]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[14]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/instr_de[15]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/invert_b_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/invert_b_ex2/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/last_uncond_phase_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ld_slow_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ldm_base/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ldm_base_load/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ldm_base_loaded/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ldm_d_done_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/load_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ls_byte_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ls_half_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/msr_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/mul_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_de[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_mask1_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pf_fault_de/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pop_pc_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_update_c_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_update_n_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pre_update_v_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/push_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_ex[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_first[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex[0]/opit_0_inv_A2Q1' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex[1]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex[2]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex[3]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rd_mux_a_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/read_addr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/read_addr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/reg_sel[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/reg_sel[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/reg_sel[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/reg_sel[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf0_mux_ctl_ex[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf0_mux_ctl_ex[1]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex[2]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2[3]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/sbit_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/se_byte_wb/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/se_half_wb/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/second32_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/second_ex_phase/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/shift_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/shift_op[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/shift_op[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/stm_push_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/store_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/tbit_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/two_phase_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_c_flag_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_control_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_flags_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_imm_ex/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_primask_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/use_r_list_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/w_phase_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_decoded[0]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_decoded[1]/opit_0_inv_MUX8TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_decoded[2]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_decoded[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/wptr_ex[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/write_addr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/write_addr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/write_sp/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ze_byte_wb/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ze_half_wb/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/zero_a_ex/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/c_flag_mux/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/c_flag_wf/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[16]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[17]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[18]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[24]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[25]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[26]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[27]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[28]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[29]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[30]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg1[31]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[3]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[16]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[17]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[18]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[24]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[25]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[26]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[27]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[28]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[29]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[30]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/hold_reg2[31]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[0]/opit_0_inv_A2Q1' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[1]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[2]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[3]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[4]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[5]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[6]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[7]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[8]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[9]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[10]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[11]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[12]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[13]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[14]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[15]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[16]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[17]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[18]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[19]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[20]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[21]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[22]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[23]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[24]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[25]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[26]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[27]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[28]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[29]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[30]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/mem_held_addr[31]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/n_flag/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[27]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[29]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/pc[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/sel_wf_c/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/sel_wf_v/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/sel_wf_z/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/v_flag_au/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/v_flag_wf/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/z_flag_mux/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/z_flag_wf/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/fetch_internal/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/int_rack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_fetch/uhalf_instr[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[2]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[4]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[5]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[6]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[7]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[8]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[9]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[10]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[11]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[12]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[13]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[14]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[15]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[18]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[19]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[20]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[21]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[22]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[23]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[24]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[25]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[26]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[28]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[30]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/HRDATA[31]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/SYSRESETREQ/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm[0]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm[1]/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_ahb_rd_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_ahb_wr_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/i_pend_state[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_i_en[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_prev[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/irq_prev[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb/nmi_prev/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/i_svc_lvl[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_cnt_flag/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[16]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[17]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[18]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[19]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[20]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[21]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[22]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_count[23]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_int_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/lockup_pend/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/r_hdf_actv/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/r_int_actv/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_main/r_nmi_actv/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_irq1[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl1[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_lvl1[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_num2[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/high_pend2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_tree/pend_tree/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/al/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/busy/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_1/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_2/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_3/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_4/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_5/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_6/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_7/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_8/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_9/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_10/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_11/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_12/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_13/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_14/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_15/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_16/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/c_state_17/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/clk_en/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cmd_ack/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cmd_stop/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[14]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/cnt[15]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/dout/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[12]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sSCL/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sSDA/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_chk/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_oen/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sta_condition/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[10]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[11]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[12]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/syn_rempty/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/syn_wfull/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[6]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0[0]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0[1]/opit_0_inv_MUX4TO1Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[2]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[3]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[4]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[5]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[6]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2[7]/opit_0_inv_L6Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_tbit_reg/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret[2]/opit_0_inv_L5Q' is overwritten by new value.
Device mapping done.
Total device mapping takes 6.343750 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 3        | 30            | 10                  
| IOCKDLY               | 1        | 24            | 5                   
| FF                    | 5318     | 26304         | 21                  
| LUT                   | 9196     | 17536         | 53                  
| Distributed RAM       | 608      | 4440          | 14                  
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 23       | 48            | 48                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 97       | 240           | 41                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 2        | 6             | 34                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 6        | 20            | 30                  
| HMEMC                 | 1        | 2             | 50                  
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'm1_soc_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf has been covered.
Action dev_map: Real time elapsed is 17.000 sec
Action dev_map: CPU time elapsed is 14.625 sec
Current time: Wed Jun  9 23:08:22 2021
Action dev_map: Peak memory pool usage is 300,507,136 bytes
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: dp_step_length: 4 != def: 1
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf
Executing : def_port i2c0_sck -LOC J14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST
Executing : def_port i2c0_sck -LOC J14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST successfully.
Executing : def_port i2c0_sda -LOC J15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST
Executing : def_port i2c0_sda -LOC J15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {LED[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 8 -SLEW FAST
Executing : def_port {LED[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 8 -SLEW FAST successfully.
Executing : def_port {LED[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 8 -SLEW FAST
Executing : def_port {LED[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 8 -SLEW FAST successfully.
Executing : def_port {LED[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 8 -SLEW FAST
Executing : def_port {LED[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 8 -SLEW FAST successfully.
Executing : def_port {LED[3]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {LED[3]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port SD_DCLK -LOC V13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST
Executing : def_port SD_DCLK -LOC V13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST successfully.
Executing : def_port SD_MOSI -LOC U14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST
Executing : def_port SD_MOSI -LOC U14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST successfully.
Executing : def_port SD_nCS -LOC V14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST
Executing : def_port SD_nCS -LOC V14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST successfully.
Executing : def_port TX -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -SLEW FAST
C: ConstraintEditor-2006: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf] Port TX lack of drive, output port and inout port had better set drive value, the default value is 4.
Executing : def_port TX -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -SLEW FAST successfully.
Executing : def_port cmos_xclk -LOC H13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port cmos_xclk -LOC H13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port l0_sgmii_clk_shft -LOC H17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW FAST
Executing : def_port l0_sgmii_clk_shft -LOC H17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port phy_tx_en -LOC G18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_tx_en -LOC G18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_txd0 -LOC G17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_txd0 -LOC G17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_txd1 -LOC F18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_txd1 -LOC F18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_txd2 -LOC F17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_txd2 -LOC F17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_txd3 -LOC G16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_txd3 -LOC G16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port spi0_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf] Port spi0_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi0_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4 successfully.
Executing : def_port spi0_cs -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf] Port spi0_cs lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi0_cs -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi0_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf] Port spi0_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi0_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port RX -LOC A12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf(line number: 75)] | Port RX has been placed at location A12, whose type is share pin.
Executing : def_port RX -LOC A12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port SD_MISO -LOC U13 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port SD_MISO -LOC U13 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[0]} -LOC E18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf(line number: 77)] | Port cmos_db[0] has been placed at location E18, whose type is share pin.
Executing : def_port {cmos_db[0]} -LOC E18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[1]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf(line number: 78)] | Port cmos_db[1] has been placed at location D18, whose type is share pin.
Executing : def_port {cmos_db[1]} -LOC D18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[2]} -LOC F14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf(line number: 79)] | Port cmos_db[2] has been placed at location F14, whose type is share pin.
Executing : def_port {cmos_db[2]} -LOC F14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[3]} -LOC F13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {cmos_db[3]} -LOC F13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[4]} -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf(line number: 81)] | Port cmos_db[4] has been placed at location E17, whose type is share pin.
Executing : def_port {cmos_db[4]} -LOC E17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[5]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf(line number: 82)] | Port cmos_db[5] has been placed at location D17, whose type is share pin.
Executing : def_port {cmos_db[5]} -LOC D17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[6]} -LOC G14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf(line number: 83)] | Port cmos_db[6] has been placed at location G14, whose type is share pin.
Executing : def_port {cmos_db[6]} -LOC G14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {cmos_db[7]} -LOC G13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf(line number: 84)] | Port cmos_db[7] has been placed at location G13, whose type is share pin.
Executing : def_port {cmos_db[7]} -LOC G13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port cmos_href -LOC H14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf(line number: 85)] | Port cmos_href has been placed at location H14, whose type is share pin.
Executing : def_port cmos_href -LOC H14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port cmos_pclk -LOC J17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port cmos_pclk -LOC J17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port cmos_vsync -LOC J18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port cmos_vsync -LOC J18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port ex_clk_50m -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port ex_clk_50m -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port gpio_in0 -LOC P17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
Executing : def_port gpio_in0 -LOC P17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port pad_loop_in -LOC P7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON
Executing : def_port pad_loop_in -LOC P7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON successfully.
Executing : def_port pad_loop_in_h -LOC V4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON
Executing : def_port pad_loop_in_h -LOC V4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON successfully.
Executing : def_port phy_rx_dv -LOC L16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rx_dv -LOC L16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port phy_rxd0 -LOC M16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rxd0 -LOC M16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port phy_rxd1 -LOC M18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rxd1 -LOC M18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port phy_rxd2 -LOC K18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rxd2 -LOC K18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port phy_rxd3 -LOC K17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rxd3 -LOC K17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port rst_key -LOC V12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rst_key -LOC V12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port rx_clki -LOC H18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rx_clki -LOC H18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port spi0_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf(line number: 99)] | Port spi0_miso has been placed at location A4, whose type is share pin.
Executing : def_port spi0_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_inst_site u_DDR3/u_pll_50_400/u_pll_e1/goppll PLL_82_71
Executing : def_inst_site u_DDR3/u_pll_50_400/u_pll_e1/goppll PLL_82_71 successfully.
Executing : apply_constraint -f C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC to HMEMC_16_1.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
Mapping instance u_GTP_IOCLKDELAY/opit_0 to IOCKDLY_150_185.
Mapping instance cmos_PLL/u_pll_e1/goppll to PLL_82_319.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance clkbufg_2/gopclkbufg to USCM_74_104.
Mapping instance u_GTP_CLKBUFG/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_106.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_107.
Mapping instance cmos_pclkbufg/gopclkbufg to USCM_74_108.
Mapping instance u_cmos_xclk/gopclkbufg to USCM_74_109.
Pre global placement takes 33.81 sec.
Run super clustering :
	Initial slack -7747.
	12 iterations finished.
	Final slack -972.
Super clustering done.
Design Utilization : 53%.
Global placement takes 29.19 sec.
Wirelength after global placement is 129391.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOL_151_114.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOL_151_113.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOL_151_102.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOL_151_101.
Placed fixed group with base inst RX_ibuf/opit_1 on IOL_151_333.
Placed fixed group with base inst SD_DCLK_obuf/opit_1 on IOL_151_109.
Placed fixed group with base inst SD_MISO_ibuf/opit_1 on IOL_151_110.
Placed fixed group with base inst SD_MOSI_obuf/opit_1 on IOL_151_38.
Placed fixed group with base inst SD_nCS_obuf/opit_1 on IOL_151_37.
Placed fixed group with base inst TX_obuf/opit_1 on IOL_151_361.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_74_104.
Placed fixed instance cmos_PLL/u_pll_e1/goppll on PLL_82_319.
Placed fixed group with base inst cmos_db_ibuf[0]/opit_1 on IOL_151_254.
Placed fixed group with base inst cmos_db_ibuf[1]/opit_1 on IOL_151_258.
Placed fixed group with base inst cmos_db_ibuf[2]/opit_1 on IOL_151_242.
Placed fixed group with base inst cmos_db_ibuf[3]/opit_1 on IOL_151_241.
Placed fixed group with base inst cmos_db_ibuf[4]/opit_1 on IOL_151_253.
Placed fixed group with base inst cmos_db_ibuf[5]/opit_1 on IOL_151_257.
Placed fixed group with base inst cmos_db_ibuf[6]/opit_1 on IOL_151_234.
Placed fixed group with base inst cmos_db_ibuf[7]/opit_1 on IOL_151_233.
Placed fixed group with base inst cmos_href_ibuf/opit_1 on IOL_151_226.
Placed fixed group with base inst cmos_pclk_ibuf/opit_1 on IOL_151_173.
Placed fixed instance cmos_pclkbufg/gopclkbufg on USCM_74_108.
Placed fixed group with base inst cmos_vsync_ibuf/opit_1 on IOL_151_174.
Placed fixed group with base inst cmos_xclk_obuf/opit_1 on IOL_151_225.
Placed fixed group with base inst ex_clk_50m_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst gpio_in0_ibuf/opit_1 on IOL_151_46.
Placed fixed group with base inst i2c0_sck_tri/opit_1 on IOL_151_209.
Placed fixed group with base inst i2c0_sda_tri/opit_1 on IOL_151_210.
Placed fixed group with base inst rst_key_ibuf/opit_1 on IOL_151_105.
Placed fixed group with base inst rx_clki_ibuf/opit_1 on IOL_151_198.
Placed fixed group with base inst spi0_clk_obuf/opit_1 on IOL_7_353.
Placed fixed group with base inst spi0_cs_obuf/opit_1 on IOL_7_350.
Placed fixed group with base inst spi0_miso_ibuf/opit_1 on IOL_7_289.
Placed fixed group with base inst spi0_mosi_obuf/opit_1 on IOL_7_290.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_00_dut/opit_0_iol on IOL_7_5.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_38_dut/opit_0_iol on IOL_7_117.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_DDR3/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance u_GTP_CLKBUFG/gopclkbufg on USCM_74_105.
Placed fixed instance u_GTP_IOCLKDELAY/opit_0 on IOCKDLY_150_185.
Placed fixed group with base inst u_GTP_OUTBUFT/opit_1_IOL on IOL_151_197.
Placed fixed instance u_cmos_xclk/gopclkbufg on USCM_74_109.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft1/opit_1_IOL on IOL_151_214.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft2/opit_1_IOL on IOL_151_229.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft3/opit_1_IOL on IOL_151_237.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft4/opit_1_IOL on IOL_151_238.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft5/opit_1_IOL on IOL_151_213.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr1/gateigddr_IOL on IOL_151_157.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr2/gateigddr_IOL on IOL_151_142.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr3/gateigddr_IOL on IOL_151_170.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr4/gateigddr_IOL on IOL_151_169.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr5/gateigddr_IOL on IOL_151_158.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_2_20.
Placed fixed instance BKCL_auto_3 on BKCL_154_268.
Placed fixed instance BKCL_auto_4 on BKCL_154_144.
Placed fixed instance BKCL_auto_5 on BKCL_154_20.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
Wirelength after Macro cell placement is 134495.
Macro cell placement takes 0.28 sec.
Run super clustering :
	Initial slack -7747.
	12 iterations finished.
	Final slack -972.
Super clustering done.
Design Utilization : 53%.
Wirelength after post global placement is 116239.
Post global placement takes 30.25 sec.
Wirelength after legalization is 124978.
Legalization takes 7.98 sec.
Worst slack before Replication Place is 124.
Wirelength after replication placement is 124978.
Legalized cost 124.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 131191.
Timing-driven detailed placement takes 157.81 sec.
Placement done.
Total placement takes 261.55 sec.
Finished placement. (CPU time elapsed 0h:04m:25s)

Routing started.
Building routing graph takes 2.58 sec.
Worst slack is 1025.
Processing design graph takes 2.45 sec.
Total memory for routing:
	54.839039 M.
Total nets for routing : 14442.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 131 nets, it takes 0.08 sec.
Unrouted nets 211 at the end of iteration 0.
Unrouted nets 160 at the end of iteration 1.
Unrouted nets 115 at the end of iteration 2.
Unrouted nets 69 at the end of iteration 3.
Unrouted nets 43 at the end of iteration 4.
Unrouted nets 34 at the end of iteration 5.
Unrouted nets 19 at the end of iteration 6.
Unrouted nets 11 at the end of iteration 7.
Unrouted nets 3 at the end of iteration 8.
Unrouted nets 3 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 3 at the end of iteration 21.
Unrouted nets 3 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 0 at the end of iteration 24.
Global Routing step 2 processed 544 nets, it takes 1.55 sec.
Unrouted nets 281 at the end of iteration 0.
Unrouted nets 202 at the end of iteration 1.
Unrouted nets 161 at the end of iteration 2.
Unrouted nets 106 at the end of iteration 3.
Unrouted nets 85 at the end of iteration 4.
Unrouted nets 64 at the end of iteration 5.
Unrouted nets 61 at the end of iteration 6.
Unrouted nets 46 at the end of iteration 7.
Unrouted nets 40 at the end of iteration 8.
Unrouted nets 28 at the end of iteration 9.
Unrouted nets 17 at the end of iteration 10.
Unrouted nets 13 at the end of iteration 11.
Unrouted nets 9 at the end of iteration 12.
Unrouted nets 6 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 0 at the end of iteration 15.
Global Routing step 3 processed 822 nets, it takes 9.44 sec.
Global routing takes 11.08 sec.
Total 17589 subnets.
    forward max bucket size 946 , backward 443.
        Unrouted nets 12787 at the end of iteration 0.
    route iteration 0, CPU time elapsed 6.890625 sec.
    forward max bucket size 887 , backward 538.
        Unrouted nets 11476 at the end of iteration 1.
    route iteration 1, CPU time elapsed 7.203125 sec.
    forward max bucket size 996 , backward 1098.
        Unrouted nets 10303 at the end of iteration 2.
    route iteration 2, CPU time elapsed 7.796875 sec.
    forward max bucket size 1621 , backward 987.
        Unrouted nets 9203 at the end of iteration 3.
    route iteration 3, CPU time elapsed 8.437500 sec.
    forward max bucket size 2096 , backward 929.
        Unrouted nets 8360 at the end of iteration 4.
    route iteration 4, CPU time elapsed 7.859375 sec.
    forward max bucket size 2207 , backward 1041.
        Unrouted nets 7710 at the end of iteration 5.
    route iteration 5, CPU time elapsed 9.203125 sec.
    forward max bucket size 5407 , backward 1052.
        Unrouted nets 6967 at the end of iteration 6.
    route iteration 6, CPU time elapsed 6.796875 sec.
    forward max bucket size 4515 , backward 874.
        Unrouted nets 6051 at the end of iteration 7.
    route iteration 7, CPU time elapsed 6.187500 sec.
    forward max bucket size 5356 , backward 828.
        Unrouted nets 5297 at the end of iteration 8.
    route iteration 8, CPU time elapsed 5.718750 sec.
    forward max bucket size 5414 , backward 1141.
        Unrouted nets 4636 at the end of iteration 9.
    route iteration 9, CPU time elapsed 5.390625 sec.
    forward max bucket size 5220 , backward 1549.
        Unrouted nets 4070 at the end of iteration 10.
    route iteration 10, CPU time elapsed 4.546875 sec.
    forward max bucket size 4851 , backward 1165.
        Unrouted nets 3612 at the end of iteration 11.
    route iteration 11, CPU time elapsed 4.390625 sec.
    forward max bucket size 4478 , backward 898.
        Unrouted nets 3190 at the end of iteration 12.
    route iteration 12, CPU time elapsed 4.062500 sec.
    forward max bucket size 5339 , backward 745.
        Unrouted nets 2910 at the end of iteration 13.
    route iteration 13, CPU time elapsed 3.812500 sec.
    forward max bucket size 5734 , backward 761.
        Unrouted nets 2710 at the end of iteration 14.
    route iteration 14, CPU time elapsed 3.468750 sec.
    forward max bucket size 5742 , backward 556.
        Unrouted nets 2456 at the end of iteration 15.
    route iteration 15, CPU time elapsed 3.250000 sec.
    forward max bucket size 4849 , backward 1085.
        Unrouted nets 2194 at the end of iteration 16.
    route iteration 16, CPU time elapsed 3.109375 sec.
    forward max bucket size 4994 , backward 622.
        Unrouted nets 2004 at the end of iteration 17.
    route iteration 17, CPU time elapsed 2.906250 sec.
    forward max bucket size 3612 , backward 1135.
        Unrouted nets 1832 at the end of iteration 18.
    route iteration 18, CPU time elapsed 2.703125 sec.
    forward max bucket size 4887 , backward 821.
        Unrouted nets 1686 at the end of iteration 19.
    route iteration 19, CPU time elapsed 2.546875 sec.
    forward max bucket size 4471 , backward 781.
        Unrouted nets 1548 at the end of iteration 20.
    route iteration 20, CPU time elapsed 2.390625 sec.
    forward max bucket size 5222 , backward 1103.
        Unrouted nets 1437 at the end of iteration 21.
    route iteration 21, CPU time elapsed 2.281250 sec.
    forward max bucket size 4252 , backward 584.
        Unrouted nets 1307 at the end of iteration 22.
    route iteration 22, CPU time elapsed 2.062500 sec.
    forward max bucket size 4219 , backward 634.
        Unrouted nets 1169 at the end of iteration 23.
    route iteration 23, CPU time elapsed 1.906250 sec.
    forward max bucket size 5869 , backward 722.
        Unrouted nets 1026 at the end of iteration 24.
    route iteration 24, CPU time elapsed 1.531250 sec.
    forward max bucket size 5785 , backward 799.
        Unrouted nets 906 at the end of iteration 25.
    route iteration 25, CPU time elapsed 1.562500 sec.
    forward max bucket size 2927 , backward 655.
        Unrouted nets 838 at the end of iteration 26.
    route iteration 26, CPU time elapsed 1.328125 sec.
    forward max bucket size 2502 , backward 840.
        Unrouted nets 795 at the end of iteration 27.
    route iteration 27, CPU time elapsed 1.187500 sec.
    forward max bucket size 3486 , backward 443.
        Unrouted nets 771 at the end of iteration 28.
    route iteration 28, CPU time elapsed 1.421875 sec.
    forward max bucket size 4877 , backward 994.
        Unrouted nets 740 at the end of iteration 29.
    route iteration 29, CPU time elapsed 1.203125 sec.
    forward max bucket size 2986 , backward 592.
        Unrouted nets 645 at the end of iteration 30.
    route iteration 30, CPU time elapsed 1.015625 sec.
    forward max bucket size 5620 , backward 563.
        Unrouted nets 515 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.968750 sec.
    forward max bucket size 3965 , backward 664.
        Unrouted nets 512 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.843750 sec.
    forward max bucket size 3115 , backward 487.
        Unrouted nets 475 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.843750 sec.
    forward max bucket size 3132 , backward 539.
        Unrouted nets 416 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.703125 sec.
    forward max bucket size 1494 , backward 469.
        Unrouted nets 392 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.703125 sec.
    forward max bucket size 2714 , backward 449.
        Unrouted nets 314 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.562500 sec.
    forward max bucket size 1122 , backward 444.
        Unrouted nets 302 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.500000 sec.
    forward max bucket size 2121 , backward 399.
        Unrouted nets 260 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.484375 sec.
    forward max bucket size 1362 , backward 308.
        Unrouted nets 237 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.437500 sec.
    forward max bucket size 6465 , backward 268.
        Unrouted nets 186 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.437500 sec.
    forward max bucket size 4189 , backward 724.
        Unrouted nets 192 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.453125 sec.
    forward max bucket size 3494 , backward 630.
        Unrouted nets 168 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.484375 sec.
    forward max bucket size 1599 , backward 807.
        Unrouted nets 157 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.343750 sec.
    forward max bucket size 3816 , backward 350.
        Unrouted nets 146 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.390625 sec.
    forward max bucket size 2357 , backward 398.
        Unrouted nets 140 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.390625 sec.
    forward max bucket size 2548 , backward 545.
        Unrouted nets 112 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.468750 sec.
    forward max bucket size 1511 , backward 492.
        Unrouted nets 105 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.359375 sec.
    forward max bucket size 1972 , backward 484.
        Unrouted nets 98 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.281250 sec.
    forward max bucket size 772 , backward 122.
        Unrouted nets 86 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.281250 sec.
    forward max bucket size 971 , backward 251.
        Unrouted nets 86 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.250000 sec.
    forward max bucket size 1813 , backward 410.
        Unrouted nets 99 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.265625 sec.
    forward max bucket size 1900 , backward 368.
        Unrouted nets 85 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.218750 sec.
    forward max bucket size 1348 , backward 154.
        Unrouted nets 68 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.234375 sec.
    forward max bucket size 926 , backward 176.
        Unrouted nets 57 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.187500 sec.
    forward max bucket size 1515 , backward 94.
        Unrouted nets 67 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.218750 sec.
    forward max bucket size 1804 , backward 138.
        Unrouted nets 60 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.203125 sec.
    forward max bucket size 548 , backward 154.
        Unrouted nets 57 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.234375 sec.
    forward max bucket size 939 , backward 435.
        Unrouted nets 72 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.234375 sec.
    forward max bucket size 1757 , backward 346.
        Unrouted nets 65 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.250000 sec.
    forward max bucket size 978 , backward 261.
        Unrouted nets 64 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.218750 sec.
    forward max bucket size 1312 , backward 594.
        Unrouted nets 79 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.234375 sec.
    forward max bucket size 2615 , backward 417.
        Unrouted nets 89 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.203125 sec.
    forward max bucket size 916 , backward 490.
        Unrouted nets 85 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.187500 sec.
    forward max bucket size 1198 , backward 416.
        Unrouted nets 80 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.203125 sec.
    forward max bucket size 1682 , backward 469.
        Unrouted nets 70 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.218750 sec.
    forward max bucket size 603 , backward 286.
        Unrouted nets 74 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.171875 sec.
    forward max bucket size 3102 , backward 615.
        Unrouted nets 84 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.218750 sec.
    forward max bucket size 2196 , backward 762.
        Unrouted nets 77 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.234375 sec.
    forward max bucket size 2385 , backward 763.
        Unrouted nets 58 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.171875 sec.
    forward max bucket size 2334 , backward 758.
        Unrouted nets 61 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.234375 sec.
    forward max bucket size 2550 , backward 758.
        Unrouted nets 50 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.250000 sec.
    forward max bucket size 1613 , backward 307.
        Unrouted nets 39 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.171875 sec.
    forward max bucket size 543 , backward 220.
        Unrouted nets 21 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.171875 sec.
    forward max bucket size 52 , backward 61.
        Unrouted nets 14 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.125000 sec.
    forward max bucket size 99 , backward 84.
        Unrouted nets 18 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.171875 sec.
    forward max bucket size 2115 , backward 86.
        Unrouted nets 9 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.171875 sec.
    forward max bucket size 513 , backward 94.
        Unrouted nets 9 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.125000 sec.
    forward max bucket size 254 , backward 88.
        Unrouted nets 10 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.125000 sec.
    forward max bucket size 254 , backward 125.
        Unrouted nets 22 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.171875 sec.
    forward max bucket size 417 , backward 59.
        Unrouted nets 16 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.109375 sec.
    forward max bucket size 152 , backward 245.
        Unrouted nets 9 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.125000 sec.
    forward max bucket size 3141 , backward 58.
        Unrouted nets 18 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.140625 sec.
    forward max bucket size 1033 , backward 373.
        Unrouted nets 20 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.140625 sec.
    forward max bucket size 622 , backward 122.
        Unrouted nets 17 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.125000 sec.
    forward max bucket size 1518 , backward 73.
        Unrouted nets 21 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.171875 sec.
    forward max bucket size 140 , backward 137.
        Unrouted nets 18 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.203125 sec.
    forward max bucket size 1617 , backward 314.
        Unrouted nets 17 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.171875 sec.
    forward max bucket size 138 , backward 129.
        Unrouted nets 13 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.125000 sec.
    forward max bucket size 1171 , backward 38.
        Unrouted nets 8 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.093750 sec.
    forward max bucket size 404 , backward 295.
        Unrouted nets 4 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.109375 sec.
    forward max bucket size 150 , backward 166.
        Unrouted nets 4 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.125000 sec.
    forward max bucket size 220 , backward 166.
        Unrouted nets 9 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.109375 sec.
    forward max bucket size 229 , backward 68.
        Unrouted nets 4 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.109375 sec.
    forward max bucket size 73 , backward 79.
        Unrouted nets 5 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.125000 sec.
    forward max bucket size 11 , backward 27.
        Unrouted nets 2 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.125000 sec.
    forward max bucket size 21 , backward 15.
        Unrouted nets 2 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.093750 sec.
    forward max bucket size 805 , backward 15.
        Unrouted nets 2 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.109375 sec.
    forward max bucket size 2049 , backward 39.
        Unrouted nets 0 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.109375 sec.
C: Route-2036: The clock path from ex_clk_50m_ibuf/opit_1:OUT to cmos_PLL/u_pll_e1/goppll:CLKIN1 is routed by SRB.
Detailed routing takes 146.48 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_78_216.
I: Route-6001: Insert route through in CLMA_142_220.
I: Route-6001: Insert route through in CLMA_66_116.
I: Route-6001: Insert route through in CLMA_102_248.
I: Route-6001: Insert route through in CLMA_54_204.
I: Route-6001: Insert route through in CLMA_98_193.
I: Route-6001: Insert route through in CLMA_50_173.
I: Route-6001: Insert route through in CLMA_30_112.
I: Route-6001: Insert route through in CLMA_54_204.
I: Route-6001: Insert route through in CLMA_70_196.
I: Route-6001: Insert route through in CLMA_70_220.
I: Route-6001: Insert route through in CLMS_78_293.
I: Route-6001: Insert route through in CLMA_70_205.
I: Route-6001: Insert route through in CLMA_70_240.
I: Route-6001: Insert route through in CLMA_98_208.
I: Route-6001: Insert route through in CLMA_50_125.
I: Route-6001: Insert route through in CLMA_86_224.
I: Route-6001: Insert route through in CLMA_142_300.
I: Route-6001: Insert route through in CLMA_130_273.
I: Route-6001: Insert route through in CLMA_130_269.
I: Route-6001: Insert route through in CLMA_30_112.
I: Route-6001: Insert route through in CLMA_30_108.
I: Route-6001: Insert route through in CLMA_146_304.
I: Route-6001: Insert route through in CLMA_102_344.
I: Route-6001: Insert route through in CLMA_98_333.
I: Route-6001: Insert route through in CLMA_50_152.
I: Route-6001: Insert route through in CLMA_70_253.
I: Route-6001: Insert route through in CLMA_70_253.
I: Route-6001: Insert route through in CLMA_82_88.
I: Route-6001: Insert route through in RCKB_7_61.
I: Route-6001: Insert route through in RCKB_7_63.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_7_60.
I: Route-6001: Insert route through in RCKB_7_62.
I: Route-6001: Insert route through in RCKB_151_184.
    Annotate routing result again.
Finish routing takes 6.78 sec.
The timing paths of the clock pclk have hold violation, the worst slack : -481.
The timing paths of the clock axi_clk0 have hold violation, the worst slack : -96.
Hold fix iterated 5 times
The hold violation of the clock pclk has been fixed successfully, the finally worst slack: 123(slow), 321(fast).
The hold violation of the clock axi_clk0 has been fixed unsuccessfully, the finally worst slack: -39(slow), 41(fast).
Hold violation fix failed. (takes 93.63 sec).
Used srb routing arc is 166450.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 265.88 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 3        | 30            | 10                  
| Use of BKCL              | 6        | 6             | 100                 
| Use of CLMA              | 2486     | 3274          | 76                  
|   FF                     | 4224     | 19644         | 22                  
|   LUT                    | 6937     | 13096         | 53                  
|   LUT-FF pairs           | 2455     | 13096         | 19                  
| Use of CLMS              | 859      | 1110          | 77                  
|   FF                     | 1094     | 6660          | 16                  
|   LUT                    | 2404     | 4440          | 54                  
|   LUT-FF pairs           | 565      | 4440          | 13                  
|   Distributed RAM        | 608      | 4440          | 14                  
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 2        | 6             | 33                  
| Use of DQSL              | 5        | 18            | 28                  
| Use of DRM               | 23       | 48            | 48                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of IO                | 97       | 240           | 40                  
|   IOBD                   | 48       | 120           | 40                  
|   IOBR                   | 2        | 6             | 33                  
|   IOBS                   | 47       | 114           | 41                  
| Use of IOCKDIV           | 1        | 12            | 8                   
| Use of IOCKDLY           | 1        | 24            | 4                   
| Use of IOCKGATE          | 2        | 12            | 17                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 97       | 240           | 40                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 2        | 6             | 33                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 6        | 24            | 25                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 6        | 20            | 30                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:08m:54s)
Design 'm1_soc_top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 588.000 sec
Action pnr: CPU time elapsed is 539.734 sec
Current time: Wed Jun  9 23:18:10 2021
Action pnr: Peak memory pool usage is 1,149,607,936 bytes
Finished placement and routing. (CPU time elapsed 0h:08m:55s)
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[7]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'i2c0_sck' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sck' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i2c0_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_DCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_MOSI' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_nCS' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'TX' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l0_sgmii_clk_shft' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_tx_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_mosi' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'RX' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'SD_MISO' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rx_dv' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi0_miso' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Wed Jun  9 23:19:00 2021
| Design       : m1_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 0           2  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             159           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4931           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 cmos_pclk_Inferred       1000.000     {0 500}        Declared                70           0  {cmos_pclk}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                             222           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 rx_clki_Inferred         1000.000     {0 500}        Declared               461           0  {rx_clki}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               cmos_pclk_Inferred                      
 Inferred_clock_group_0        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
 Inferred_clock_group_65       asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pclk                        50.000 MHz     126.952 MHz         20.000          7.877         12.123
 axi_clk0                   100.000 MHz     105.119 MHz         10.000          9.513          0.487
 cmos_pclk_Inferred           1.000 MHz     225.124 MHz       1000.000          4.442        995.558
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     131.596 MHz         10.000          7.599          2.401
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz    1360.544 MHz          2.000          0.735          1.265
 rx_clki_Inferred             1.000 MHz     151.263 MHz       1000.000          6.611        993.389
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        12.123       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.309       0.000              0             10
 axi_clk0               axi_clk0                     0.487       0.000              0          20091
 cmos_pclk_Inferred     cmos_pclk_Inferred         995.558       0.000              0            177
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.401       0.000              0           1092
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     5.460       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.265       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.049       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           993.389       0.000              0           1457
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.347       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         0.123       0.000              0             10
 axi_clk0               axi_clk0                    -0.039      -0.223             11          20091
 cmos_pclk_Inferred     cmos_pclk_Inferred           0.229       0.000              0            177
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.204       0.000              0           1092
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.259       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.780       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.251       0.000              0           1457
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        16.852       0.000              0            128
 axi_clk0               axi_clk0                     4.856       0.000              0           4139
 pclk                   axi_clk0                     5.199       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.504       0.000              0             35
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     5.367       0.000              0            125
 rx_clki_Inferred       rx_clki_Inferred           995.602       0.000              0            423
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.563       0.000              0            128
 axi_clk0               axi_clk0                     0.446       0.000              0           4139
 pclk                   axi_clk0                     2.694       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.653       0.000              0             35
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.600       0.000              0            125
 rx_clki_Inferred       rx_clki_Inferred             0.987       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.734       0.000              0            159
 axi_clk0                                            1.609       0.000              0           4931
 cmos_pclk_Inferred                                499.011       0.000              0             70
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0            222
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.142       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 rx_clki_Inferred                                  498.376       0.000              0            461
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        14.014       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.694       0.000              0             10
 axi_clk0               axi_clk0                     1.820       0.000              0          20091
 cmos_pclk_Inferred     cmos_pclk_Inferred         996.471       0.000              0            177
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.042       0.000              0           1092
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     6.404       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.350       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.511       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.773       0.000              0           1457
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.321       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         0.400       0.000              0             10
 axi_clk0               axi_clk0                     0.041       0.000              0          20091
 cmos_pclk_Inferred     cmos_pclk_Inferred           0.270       0.000              0            177
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.253       0.000              0           1092
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.201       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.681       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.264       0.000              0           1457
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.490       0.000              0            128
 axi_clk0               axi_clk0                     5.723       0.000              0           4139
 pclk                   axi_clk0                     5.780       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.786       0.000              0             35
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     6.250       0.000              0            125
 rx_clki_Inferred       rx_clki_Inferred           996.497       0.000              0            423
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.519       0.000              0            128
 axi_clk0               axi_clk0                     0.481       0.000              0           4139
 pclk                   axi_clk0                     2.418       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.595       0.000              0             35
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.595       0.000              0            125
 rx_clki_Inferred       rx_clki_Inferred             0.907       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.971       0.000              0            159
 axi_clk0                                            1.712       0.000              0           4931
 cmos_pclk_Inferred                                499.404       0.000              0             70
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0            222
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.136       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.344       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 rx_clki_Inferred                                  498.418       0.000              0            461
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.243
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.549         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_26_41/Q0                     tco                   0.261       8.810 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      1.219      10.029         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_97/Y1                     td                    0.377      10.406 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.263      10.669         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29878
 CLMS_26_97/Y2                     td                    0.165      10.834 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.730      11.564         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_26_85/Y3                     td                    0.169      11.733 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.353      13.086         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24089
 CLMS_38_57/Y0                     td                    0.282      13.368 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]/gateop_perm/Z
                                   net (fanout=1)        1.021      14.389         u_DDR3/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  14.389         Logic Levels: 4  
                                                                                   Logic: 1.254ns(21.473%), Route: 4.586ns(78.527%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.243         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.292      28.535                          
 clock uncertainty                                      -0.150      28.385                          

 Setup time                                             -1.873      26.512                          

 Data required time                                                 26.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.512                          
 Data arrival time                                                 -14.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.243
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.549         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_26_41/Q0                     tco                   0.261       8.810 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      1.219      10.029         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_97/Y1                     td                    0.377      10.406 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.263      10.669         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29878
 CLMS_26_97/Y2                     td                    0.165      10.834 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.730      11.564         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_26_85/Y3                     td                    0.169      11.733 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.035      12.768         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24089
 CLMA_30_41/Y1                     td                    0.382      13.150 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        0.761      13.911         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  13.911         Logic Levels: 4  
                                                                                   Logic: 1.354ns(25.252%), Route: 4.008ns(74.748%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.243         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.292      28.535                          
 clock uncertainty                                      -0.150      28.385                          

 Setup time                                             -2.004      26.381                          

 Data required time                                                 26.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.381                          
 Data arrival time                                                 -13.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.243
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.549         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_26_41/Q0                     tco                   0.261       8.810 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      1.219      10.029         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_97/Y1                     td                    0.377      10.406 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.263      10.669         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29878
 CLMS_26_97/Y2                     td                    0.165      10.834 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.730      11.564         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_26_85/Y3                     td                    0.169      11.733 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.374      13.107         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24089
 CLMA_30_20/Y0                     td                    0.214      13.321 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[4]/gateop_perm/Z
                                   net (fanout=1)        0.724      14.045         u_DDR3/ddrc_paddr [4]
 HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[4]

 Data arrival time                                                  14.045         Logic Levels: 4  
                                                                                   Logic: 1.186ns(21.579%), Route: 4.310ns(78.421%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.243         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.292      28.535                          
 clock uncertainty                                      -0.150      28.385                          

 Setup time                                             -1.855      26.530                          

 Data required time                                                 26.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.530                          
 Data arrival time                                                 -14.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.540
  Launch Clock Delay      :  7.196
  Clock Pessimism Removal :  -1.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.525       7.196         ntclkbufg_0      
 CLMS_38_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/CLK

 CLMS_38_41/Q3                     tco                   0.224       7.420 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.144       7.564         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
 CLMA_38_40/M1                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/D

 Data arrival time                                                   7.564         Logic Levels: 0  
                                                                                   Logic: 0.224ns(60.870%), Route: 0.144ns(39.130%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.803       8.540         ntclkbufg_0      
 CLMA_38_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/CLK
 clock pessimism                                        -1.311       7.229                          
 clock uncertainty                                       0.000       7.229                          

 Hold time                                              -0.012       7.217                          

 Data required time                                                  7.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.217                          
 Data arrival time                                                  -7.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.561
  Launch Clock Delay      :  7.220
  Clock Pessimism Removal :  -1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.549       7.220         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK

 CLMS_26_153/Q0                    tco                   0.223       7.443 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/Q
                                   net (fanout=3)        0.179       7.622         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [1]
 CLMA_30_152/M2                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/D

 Data arrival time                                                   7.622         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.473%), Route: 0.179ns(44.527%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.824       8.561         ntclkbufg_0      
 CLMA_30_152/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/CLK
 clock pessimism                                        -1.292       7.269                          
 clock uncertainty                                       0.000       7.269                          

 Hold time                                              -0.016       7.253                          

 Data required time                                                  7.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.253                          
 Data arrival time                                                  -7.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.530
  Launch Clock Delay      :  7.186
  Clock Pessimism Removal :  -1.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.515       7.186         ntclkbufg_0      
 CLMA_38_172/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/CLK

 CLMA_38_172/Q1                    tco                   0.224       7.410 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.138       7.548         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [3]
 CLMA_38_172/M1                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/D

 Data arrival time                                                   7.548         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.793       8.530         ntclkbufg_0      
 CLMA_38_172/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/CLK
 clock pessimism                                        -1.344       7.186                          
 clock uncertainty                                       0.000       7.186                          

 Hold time                                              -0.012       7.174                          

 Data required time                                                  7.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.174                          
 Data arrival time                                                  -7.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.210
  Launch Clock Delay      :  7.071
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433      21.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      23.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.071         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.071         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      24.475 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.497      25.972         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/Y0                     td                    0.164      26.136 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.253      26.389         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_85/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.389         Logic Levels: 1  
                                                                                   Logic: 1.568ns(47.257%), Route: 1.750ns(52.743%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539      27.210         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.915      28.125                          
 clock uncertainty                                      -0.150      27.975                          

 Setup time                                             -0.277      27.698                          

 Data required time                                                 27.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.698                          
 Data arrival time                                                 -26.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.215
  Launch Clock Delay      :  7.071
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433      21.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      23.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.071         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.071         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      24.475 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.497      25.972         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/Y0                     td                    0.164      26.136 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.218      26.354         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_89/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.354         Logic Levels: 1  
                                                                                   Logic: 1.568ns(47.761%), Route: 1.715ns(52.239%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      27.215         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.915      28.130                          
 clock uncertainty                                      -0.150      27.980                          

 Setup time                                             -0.277      27.703                          

 Data required time                                                 27.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.703                          
 Data arrival time                                                 -26.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.215
  Launch Clock Delay      :  7.071
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433      21.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      23.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.071         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.071         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      24.475 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.497      25.972         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/Y0                     td                    0.164      26.136 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.218      26.354         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_89/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.354         Logic Levels: 1  
                                                                                   Logic: 1.568ns(47.761%), Route: 1.715ns(52.239%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      27.215         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.915      28.130                          
 clock uncertainty                                      -0.150      27.980                          

 Setup time                                             -0.277      27.703                          

 Data required time                                                 27.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.703                          
 Data arrival time                                                 -26.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.686  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.556
  Launch Clock Delay      :  5.955
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.955         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.955         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      27.030 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.802      27.832         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/C4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.832         Logic Levels: 0  
                                                                                   Logic: 1.075ns(57.272%), Route: 0.802ns(42.728%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433      25.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      26.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.819      28.556         ntclkbufg_0      
 CLMA_30_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.915      27.641                          
 clock uncertainty                                       0.150      27.791                          

 Hold time                                              -0.082      27.709                          

 Data required time                                                 27.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.709                          
 Data arrival time                                                 -27.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.559
  Launch Clock Delay      :  5.955
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.955         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.955         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      27.030 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.024      28.054         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/D4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.054         Logic Levels: 0  
                                                                                   Logic: 1.075ns(51.215%), Route: 1.024ns(48.785%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433      25.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      26.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822      28.559         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.915      27.644                          
 clock uncertainty                                       0.150      27.794                          

 Hold time                                              -0.083      27.711                          

 Data required time                                                 27.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.711                          
 Data arrival time                                                 -28.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.554
  Launch Clock Delay      :  5.955
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.955         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.955         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      27.030 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.032      28.062         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_85/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.062         Logic Levels: 0  
                                                                                   Logic: 1.075ns(51.020%), Route: 1.032ns(48.980%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433      25.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      26.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817      28.554         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.915      27.639                          
 clock uncertainty                                       0.150      27.789                          

 Hold time                                              -0.081      27.708                          

 Data required time                                                 27.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.708                          
 Data arrival time                                                 -28.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_5/gateop/WE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.221
  Launch Clock Delay      :  8.540
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.800       8.540         ntclkbufg_2      
 DRM_62_164/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_164/QA1[1]                 tco                   2.045      10.585 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        1.138      11.723         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.334      12.057 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000      12.057         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_82_149/COUT                  td                    0.097      12.154 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.154         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.060      12.214 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000      12.214         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_82_153/COUT                  td                    0.097      12.311 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.311         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_82_157/Y1                    td                    0.340      12.651 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=18)       0.669      13.320         _N20             
 CLMA_86_156/Y0                    td                    0.164      13.484 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.264      13.748         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_86_156/Y3                    td                    0.276      14.024 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=101)      0.487      14.511         HREADY           
 CLMA_86_168/Y0                    td                    0.164      14.675 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/gateop_perm/Z
                                   net (fanout=16)       2.117      16.792         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99
 CLMA_54_280/Y3                    td                    0.169      16.961 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5_we_4/gateop_perm/Z
                                   net (fanout=2)        0.254      17.215         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/_N3482
 CLMS_54_289/RS                                                            r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_5/gateop/WE

 Data arrival time                                                  17.215         Logic Levels: 7  
                                                                                   Logic: 3.746ns(43.182%), Route: 4.929ns(56.818%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.547      17.221         ntclkbufg_2      
 CLMS_54_289/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_5/gateop/WCLK
 clock pessimism                                         1.066      18.287                          
 clock uncertainty                                      -0.150      18.137                          

 Setup time                                             -0.435      17.702                          

 Data required time                                                 17.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.702                          
 Data arrival time                                                 -17.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5/gateop/WE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.221
  Launch Clock Delay      :  8.540
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.800       8.540         ntclkbufg_2      
 DRM_62_164/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_164/QA1[1]                 tco                   2.045      10.585 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        1.138      11.723         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.334      12.057 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000      12.057         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_82_149/COUT                  td                    0.097      12.154 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.154         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.060      12.214 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000      12.214         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_82_153/COUT                  td                    0.097      12.311 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.311         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_82_157/Y1                    td                    0.340      12.651 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=18)       0.669      13.320         _N20             
 CLMA_86_156/Y0                    td                    0.164      13.484 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.264      13.748         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_86_156/Y3                    td                    0.276      14.024 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=101)      0.487      14.511         HREADY           
 CLMA_86_168/Y0                    td                    0.164      14.675 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/gateop_perm/Z
                                   net (fanout=16)       2.117      16.792         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99
 CLMA_54_280/Y3                    td                    0.169      16.961 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5_we_4/gateop_perm/Z
                                   net (fanout=2)        0.254      17.215         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/_N3482
 CLMS_54_289/RS                                                            r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5/gateop/WE

 Data arrival time                                                  17.215         Logic Levels: 7  
                                                                                   Logic: 3.746ns(43.182%), Route: 4.929ns(56.818%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.547      17.221         ntclkbufg_2      
 CLMS_54_289/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5/gateop/WCLK
 clock pessimism                                         1.066      18.287                          
 clock uncertainty                                      -0.150      18.137                          

 Setup time                                             -0.435      17.702                          

 Data required time                                                 17.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.702                          
 Data arrival time                                                 -17.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB_CAS
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.239
  Launch Clock Delay      :  8.540
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.800       8.540         ntclkbufg_2      
 DRM_62_164/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_164/QA1[1]                 tco                   2.045      10.585 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        1.138      11.723         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.334      12.057 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000      12.057         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_82_149/COUT                  td                    0.097      12.154 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.154         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.060      12.214 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000      12.214         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_82_153/COUT                  td                    0.097      12.311 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.311         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_82_157/Y1                    td                    0.340      12.651 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=18)       0.669      13.320         _N20             
 CLMA_86_156/Y0                    td                    0.164      13.484 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.264      13.748         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_86_156/Y3                    td                    0.276      14.024 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=101)      1.294      15.318         HREADY           
 CLMA_58_120/Y3                    td                    0.169      15.487 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[8]/gateop_perm/Z
                                   net (fanout=1)        0.261      15.748         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N9376
 CLMA_58_120/Y2                    td                    0.165      15.913 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[8]/gateop_perm/Z
                                   net (fanout=5)        1.455      17.368         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [8]
 DRM_122_124/ADB_CAS                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB_CAS

 Data arrival time                                                  17.368         Logic Levels: 7  
                                                                                   Logic: 3.747ns(42.444%), Route: 5.081ns(57.556%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.565      17.239         ntclkbufg_2      
 DRM_122_124/CLKB[0]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_TAG/U_ipml_sdpram_DCACHE_TAG/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         1.066      18.305                          
 clock uncertainty                                      -0.150      18.155                          

 Setup time                                             -0.022      18.133                          

 Data required time                                                 18.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.133                          
 Data arrival time                                                 -17.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_2_14/gateop/WADM3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.544
  Launch Clock Delay      :  7.200
  Clock Pessimism Removal :  -1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.526       7.200         ntclkbufg_2      
 CLMA_86_64/CLK                                                            r       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_64/Q3                     tco                   0.223       7.423 f       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=258)      0.192       7.615         u_sd_top/W_CNT [3]
 CLMS_86_57/M3                                                             f       u_sd_top/BUF_W_2_14/gateop/WADM3

 Data arrival time                                                   7.615         Logic Levels: 0  
                                                                                   Logic: 0.223ns(53.735%), Route: 0.192ns(46.265%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.804       8.544         ntclkbufg_2      
 CLMS_86_57/CLK                                                            r       u_sd_top/BUF_W_2_14/gateop/WCLK
 clock pessimism                                        -1.292       7.252                          
 clock uncertainty                                       0.000       7.252                          

 Hold time                                               0.402       7.654                          

 Data required time                                                  7.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.654                          
 Data arrival time                                                  -7.615                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_2_26/gateop/WADM3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.544
  Launch Clock Delay      :  7.200
  Clock Pessimism Removal :  -1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.526       7.200         ntclkbufg_2      
 CLMA_86_64/CLK                                                            r       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_64/Q3                     tco                   0.223       7.423 f       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=258)      0.192       7.615         u_sd_top/W_CNT [3]
 CLMS_86_57/M3                                                             f       u_sd_top/BUF_W_2_26/gateop/WADM3

 Data arrival time                                                   7.615         Logic Levels: 0  
                                                                                   Logic: 0.223ns(53.735%), Route: 0.192ns(46.265%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.804       8.544         ntclkbufg_2      
 CLMS_86_57/CLK                                                            r       u_sd_top/BUF_W_2_26/gateop/WCLK
 clock pessimism                                        -1.292       7.252                          
 clock uncertainty                                       0.000       7.252                          

 Hold time                                               0.402       7.654                          

 Data required time                                                  7.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.654                          
 Data arrival time                                                  -7.615                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_2_13/gateop/WADM3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.544
  Launch Clock Delay      :  7.200
  Clock Pessimism Removal :  -1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.526       7.200         ntclkbufg_2      
 CLMA_86_64/CLK                                                            r       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_64/Q3                     tco                   0.223       7.423 f       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=258)      0.192       7.615         u_sd_top/W_CNT [3]
 CLMS_86_57/M3                                                             f       u_sd_top/BUF_W_2_13/gateop/WADM3

 Data arrival time                                                   7.615         Logic Levels: 0  
                                                                                   Logic: 0.223ns(53.735%), Route: 0.192ns(46.265%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.804       8.544         ntclkbufg_2      
 CLMS_86_57/CLK                                                            r       u_sd_top/BUF_W_2_13/gateop/WCLK
 clock pessimism                                        -1.292       7.252                          
 clock uncertainty                                       0.000       7.252                          

 Hold time                                               0.402       7.654                          

 Data required time                                                  7.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.654                          
 Data arrival time                                                  -7.615                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.039                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.384
  Launch Clock Delay      :  3.978
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.842       3.978         cmos_pclk_g      
 CLMA_58_17/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_17/Q1                     tco                   0.261       4.239 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.641       4.880         write_en         
                                                         0.276       5.156 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.156         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2549
 CLMA_66_12/COUT                   td                    0.097       5.253 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.253         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2551
                                                         0.060       5.313 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.313         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2553
 CLMA_66_16/Y3                     td                    0.380       5.693 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.484       6.177         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_58_17/Y2                     td                    0.165       6.342 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.676       7.018         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_70_12/COUT                   td                    0.431       7.449 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.449         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_70_16/Y0                     td                    0.130       7.579 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.602       8.181         _N26             
 CLMA_66_24/B4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.181         Logic Levels: 5  
                                                                                   Logic: 1.800ns(42.827%), Route: 2.403ns(57.173%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.560    1003.384         cmos_pclk_g      
 CLMA_66_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538    1003.922                          
 clock uncertainty                                      -0.050    1003.872                          

 Setup time                                             -0.133    1003.739                          

 Data required time                                               1003.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.739                          
 Data arrival time                                                  -8.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.558                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/L1
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.385
  Launch Clock Delay      :  3.978
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.842       3.978         cmos_pclk_g      
 CLMA_58_17/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_17/Q1                     tco                   0.261       4.239 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.641       4.880         write_en         
                                                         0.276       5.156 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.156         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2549
 CLMA_66_12/COUT                   td                    0.097       5.253 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.253         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2551
                                                         0.060       5.313 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.313         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2553
 CLMA_66_16/Y3                     td                    0.380       5.693 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.806       6.499         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMS_54_17/A1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.499         Logic Levels: 2  
                                                                                   Logic: 1.074ns(42.602%), Route: 1.447ns(57.398%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.561    1003.385         cmos_pclk_g      
 CLMS_54_17/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538    1003.923                          
 clock uncertainty                                      -0.050    1003.873                          

 Setup time                                             -0.248    1003.625                          

 Data required time                                               1003.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.625                          
 Data arrival time                                                  -6.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.126                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/L4
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.384
  Launch Clock Delay      :  3.978
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.842       3.978         cmos_pclk_g      
 CLMA_58_17/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_17/Q1                     tco                   0.261       4.239 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.641       4.880         write_en         
                                                         0.276       5.156 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.156         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2549
 CLMA_66_12/COUT                   td                    0.097       5.253 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.253         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2551
                                                         0.060       5.313 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.313         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2553
 CLMA_66_16/COUT                   td                    0.097       5.410 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.410         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2555
 CLMA_66_20/Y1                     td                    0.381       5.791 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.579       6.370         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
 CLMA_66_24/C4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.370         Logic Levels: 3  
                                                                                   Logic: 1.172ns(48.997%), Route: 1.220ns(51.003%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.560    1003.384         cmos_pclk_g      
 CLMA_66_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538    1003.922                          
 clock uncertainty                                      -0.050    1003.872                          

 Setup time                                             -0.133    1003.739                          

 Data required time                                               1003.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.739                          
 Data arrival time                                                  -6.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.369                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.986
  Launch Clock Delay      :  3.403
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.579       3.403         cmos_pclk_g      
 CLMA_58_5/CLK                                                             r       cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_5/Q2                      tco                   0.223       3.626 f       cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.188       3.814         cmos_16bit_data[6]
 DRM_62_0/DA0[6]                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                   3.814         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.258%), Route: 0.188ns(45.742%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.850       3.986         cmos_pclk_g      
 DRM_62_0/CLKA[0]                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Hold time                                               0.137       3.585                          

 Data required time                                                  3.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.585                          
 Data arrival time                                                  -3.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.378
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.554       3.378         cmos_pclk_g      
 CLMA_58_25/CLK                                                            r       cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_25/Q2                     tco                   0.223       3.601 f       cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.189       3.790         cmos_16bit_data[14]
 DRM_62_20/DA0[6]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                   3.790         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.126%), Route: 0.189ns(45.874%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.825       3.961         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.423                          
 clock uncertainty                                       0.000       3.423                          

 Hold time                                               0.137       3.560                          

 Data required time                                                  3.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.560                          
 Data arrival time                                                  -3.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.383
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.559       3.383         cmos_pclk_g      
 CLMA_58_21/CLK                                                            r       cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_21/Q0                     tco                   0.223       3.606 f       cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.188       3.794         cmos_16bit_data[8]
 DRM_62_20/DA0[0]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   3.794         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.258%), Route: 0.188ns(45.742%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.825       3.961         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.423                          
 clock uncertainty                                       0.000       3.423                          

 Hold time                                               0.137       3.560                          

 Data required time                                                  3.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.560                          
 Data arrival time                                                  -3.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.246
  Launch Clock Delay      :  8.600
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       8.600         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       9.568 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        2.347      11.915         s00_axi_wready   
 CLMA_58_32/Y2                     td                    0.165      12.080 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.802      12.882         u_aq_axi_master/N5
                                                         0.276      13.158 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      13.158         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2561
 CLMA_70_13/COUT                   td                    0.097      13.255 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.255         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2563
 CLMA_70_17/Y0                     td                    0.198      13.453 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.694      14.147         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [4]
 CLMS_78_9/Y1                      td                    0.377      14.524 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[4]/gateop_perm/Z
                                   net (fanout=2)        0.747      15.271         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [4]
 CLMS_78_21/COUT                   td                    0.326      15.597 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.597         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
 CLMS_78_25/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  15.597         Logic Levels: 5  
                                                                                   Logic: 2.407ns(34.400%), Route: 4.590ns(65.600%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.572      17.246         ntclkbufg_1      
 CLMS_78_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         1.066      18.312                          
 clock uncertainty                                      -0.150      18.162                          

 Setup time                                             -0.164      17.998                          

 Data required time                                                 17.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.998                          
 Data arrival time                                                 -15.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.251
  Launch Clock Delay      :  8.600
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       8.600         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       9.568 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        2.347      11.915         s00_axi_wready   
 CLMA_58_32/Y2                     td                    0.165      12.080 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.802      12.882         u_aq_axi_master/N5
                                                         0.276      13.158 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      13.158         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2561
 CLMA_70_13/COUT                   td                    0.097      13.255 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.255         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2563
 CLMA_70_17/Y0                     td                    0.198      13.453 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.694      14.147         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [4]
 CLMS_78_9/Y1                      td                    0.377      14.524 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[4]/gateop_perm/Z
                                   net (fanout=2)        0.459      14.983         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [4]
                                                         0.387      15.370 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      15.370         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
 CLMA_78_16/COUT                   td                    0.095      15.465 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      15.465         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMA_78_20/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  15.465         Logic Levels: 5  
                                                                                   Logic: 2.563ns(37.334%), Route: 4.302ns(62.666%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.577      17.251         ntclkbufg_1      
 CLMA_78_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         1.066      18.317                          
 clock uncertainty                                      -0.150      18.167                          

 Setup time                                             -0.171      17.996                          

 Data required time                                                 17.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.996                          
 Data arrival time                                                 -15.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.531                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.256
  Launch Clock Delay      :  8.600
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       8.600         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       9.568 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        2.347      11.915         s00_axi_wready   
 CLMA_58_32/Y2                     td                    0.165      12.080 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.802      12.882         u_aq_axi_master/N5
                                                         0.276      13.158 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      13.158         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2561
 CLMA_70_13/COUT                   td                    0.097      13.255 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.255         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2563
 CLMA_70_17/Y0                     td                    0.198      13.453 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.694      14.147         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [4]
 CLMS_78_9/Y1                      td                    0.377      14.524 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[4]/gateop_perm/Z
                                   net (fanout=2)        0.459      14.983         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [4]
                                                         0.387      15.370 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      15.370         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin

 Data arrival time                                                  15.370         Logic Levels: 4  
                                                                                   Logic: 2.468ns(36.455%), Route: 4.302ns(63.545%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.582      17.256         ntclkbufg_1      
 CLMA_78_16/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/CLK
 clock pessimism                                         1.066      18.322                          
 clock uncertainty                                      -0.150      18.172                          

 Setup time                                             -0.164      18.008                          

 Data required time                                                 18.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.008                          
 Data arrival time                                                 -15.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.600
  Launch Clock Delay      :  7.218
  Clock Pessimism Removal :  -1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.544       7.218         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/CLK

 CLMA_26_88/Q2                     tco                   0.223       7.441 f       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.425       7.866         s00_axi_araddr[29]
 HMEMC_16_1/SRB_IOL35_TX_DATA[2]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]

 Data arrival time                                                   7.866         Logic Levels: 0  
                                                                                   Logic: 0.223ns(34.414%), Route: 0.425ns(65.586%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       8.600         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -1.066       7.534                          
 clock uncertainty                                       0.000       7.534                          

 Hold time                                               0.128       7.662                          

 Data required time                                                  7.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.662                          
 Data arrival time                                                  -7.866                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.204                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  7.242
  Clock Pessimism Removal :  -1.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.568       7.242         ntclkbufg_1      
 CLMA_70_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/CLK

 CLMA_70_20/Q2                     tco                   0.223       7.465 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/Q
                                   net (fanout=1)        0.144       7.609         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [9]
 CLMA_70_20/CD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/D

 Data arrival time                                                   7.609         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.846       8.586         ntclkbufg_1      
 CLMA_70_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/CLK
 clock pessimism                                        -1.344       7.242                          
 clock uncertainty                                       0.000       7.242                          

 Hold time                                               0.033       7.275                          

 Data required time                                                  7.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.275                          
 Data arrival time                                                  -7.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  7.242
  Clock Pessimism Removal :  -1.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.568       7.242         ntclkbufg_1      
 CLMA_70_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK

 CLMA_70_20/Q3                     tco                   0.223       7.465 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/Q
                                   net (fanout=1)        0.144       7.609         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [10]
 CLMA_70_20/AD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/D

 Data arrival time                                                   7.609         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.846       8.586         ntclkbufg_1      
 CLMA_70_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/CLK
 clock pessimism                                        -1.344       7.242                          
 clock uncertainty                                       0.000       7.242                          

 Hold time                                               0.033       7.275                          

 Data required time                                                  7.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.275                          
 Data arrival time                                                  -7.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.209
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.864       8.604         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.261       8.865 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     2.766      11.631         SYSRESETn        
 CLMA_46_32/Y2                     td                    0.389      12.020 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.217      12.237         u_aq_axi_master/N540
 CLMA_46_32/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                  12.237         Logic Levels: 1  
                                                                                   Logic: 0.650ns(17.892%), Route: 2.983ns(82.108%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.535      17.209         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.915      18.124                          
 clock uncertainty                                      -0.150      17.974                          

 Setup time                                             -0.277      17.697                          

 Data required time                                                 17.697                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.697                          
 Data arrival time                                                 -12.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.460                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.381  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.553
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.583       7.257         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.223       7.480 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     1.883       9.363         SYSRESETn        
 CLMA_46_32/Y2                     td                    0.313       9.676 f       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.160       9.836         u_aq_axi_master/N540
 CLMA_46_32/CE                                                             f       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.836         Logic Levels: 1  
                                                                                   Logic: 0.536ns(20.783%), Route: 2.043ns(79.217%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.813       8.553         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.915       7.638                          
 clock uncertainty                                       0.150       7.788                          

 Hold time                                              -0.211       7.577                          

 Data required time                                                  7.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.577                          
 Data arrival time                                                  -9.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.019
  Launch Clock Delay      :  7.136
  Clock Pessimism Removal :  1.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       7.136         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       7.600 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.600         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.600         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       6.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       8.019         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.116       9.135                          
 clock uncertainty                                      -0.150       8.985                          

 Setup time                                             -0.120       8.865                          

 Data required time                                                  8.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.865                          
 Data arrival time                                                  -7.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.019
  Launch Clock Delay      :  7.136
  Clock Pessimism Removal :  1.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       7.136         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       7.600 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.600         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.600         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       6.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       8.019         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.116       9.135                          
 clock uncertainty                                      -0.150       8.985                          

 Setup time                                             -0.120       8.865                          

 Data required time                                                  8.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.865                          
 Data arrival time                                                  -7.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.019
  Launch Clock Delay      :  7.136
  Clock Pessimism Removal :  1.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       7.136         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       7.600 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.600         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.600         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       6.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       8.019         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.116       9.135                          
 clock uncertainty                                      -0.150       8.985                          

 Setup time                                             -0.120       8.865                          

 Data required time                                                  8.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.865                          
 Data arrival time                                                  -7.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.159
  Launch Clock Delay      :  6.008
  Clock Pessimism Removal :  -1.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       6.008         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       6.384 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.384         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.384         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       7.159         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.116       6.043                          
 clock uncertainty                                       0.000       6.043                          

 Hold time                                              -0.074       5.969                          

 Data required time                                                  5.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.969                          
 Data arrival time                                                  -6.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.159
  Launch Clock Delay      :  6.008
  Clock Pessimism Removal :  -1.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       6.008         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       6.384 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.384         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.384         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       7.159         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.116       6.043                          
 clock uncertainty                                       0.000       6.043                          

 Hold time                                              -0.074       5.969                          

 Data required time                                                  5.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.969                          
 Data arrival time                                                  -6.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.159
  Launch Clock Delay      :  6.008
  Clock Pessimism Removal :  -1.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       6.008         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       6.384 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.384         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.384         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       7.159         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.116       6.043                          
 clock uncertainty                                       0.000       6.043                          

 Hold time                                              -0.074       5.969                          

 Data required time                                                  5.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.969                          
 Data arrival time                                                  -6.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.549         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q0                     tco                   0.261       8.810 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.293       9.103         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   9.103         Logic Levels: 0  
                                                                                   Logic: 0.261ns(47.112%), Route: 0.293ns(52.888%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       8.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.955         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.955         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.915      10.870                          
 clock uncertainty                                      -0.150      10.720                          

 Setup time                                             -0.568      10.152                          

 Data required time                                                 10.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.152                          
 Data arrival time                                                  -9.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.049                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  8.544
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807       8.544         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMS_26_77/Q1                     tco                   0.261       8.805 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.260       9.065         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMS_26_77/Y1                     td                    0.209       9.274 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.420       9.694         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.694         Logic Levels: 1  
                                                                                   Logic: 0.470ns(40.870%), Route: 0.680ns(59.130%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       8.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.955         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.955         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.915      10.870                          
 clock uncertainty                                      -0.150      10.720                          

 Setup time                                              0.031      10.751                          

 Data required time                                                 10.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.751                          
 Data arrival time                                                  -9.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.549         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.261       8.810 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.286       9.096         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   9.096         Logic Levels: 0  
                                                                                   Logic: 0.261ns(47.715%), Route: 0.286ns(52.285%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       8.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.695         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.955         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.955 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.955         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.915      10.870                          
 clock uncertainty                                      -0.150      10.720                          

 Setup time                                             -0.564      10.156                          

 Data required time                                                 10.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.156                          
 Data arrival time                                                  -9.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.060                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.071
  Launch Clock Delay      :  7.205
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534       7.205         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q0                     tco                   0.223       7.428 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.190       7.618         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.618         Logic Levels: 0  
                                                                                   Logic: 0.223ns(53.995%), Route: 0.190ns(46.005%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       7.071         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       7.071         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.915       6.156                          
 clock uncertainty                                       0.150       6.306                          

 Hold time                                               0.532       6.838                          

 Data required time                                                  6.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.838                          
 Data arrival time                                                  -7.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.071
  Launch Clock Delay      :  7.187
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.516       7.187         ntclkbufg_0      
 CLMA_30_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_68/Q0                     tco                   0.223       7.410 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.367       7.777         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   7.777         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.797%), Route: 0.367ns(62.203%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       7.071         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       7.071         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.915       6.156                          
 clock uncertainty                                       0.150       6.306                          

 Hold time                                               0.683       6.989                          

 Data required time                                                  6.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.989                          
 Data arrival time                                                  -7.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.071
  Launch Clock Delay      :  7.205
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534       7.205         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.223       7.428 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.189       7.617         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.617         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.126%), Route: 0.189ns(45.874%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.278 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       7.071         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       7.071 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       7.071         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.915       6.156                          
 clock uncertainty                                       0.150       6.306                          

 Hold time                                               0.520       6.826                          

 Data required time                                                  6.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.826                          
 Data arrival time                                                  -7.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.791                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.477
  Launch Clock Delay      :  6.429
  Clock Pessimism Removal :  0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.809       6.429         rx_clki_clkbufg  
 CLMA_130_80/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK

 CLMA_130_80/Q0                    tco                   0.261       6.690 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.975       7.665         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
 CLMA_130_36/Y0                    td                    0.214       7.879 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.585       8.464         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29587
 CLMA_130_32/Y2                    td                    0.216       8.680 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.425       9.105         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29590
 CLMA_130_29/Y0                    td                    0.164       9.269 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.753      10.022         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24650
 CLMA_130_17/Y2                    td                    0.284      10.306 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/gateop_perm/Z
                                   net (fanout=5)        0.730      11.036         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
 CLMS_126_29/Y0                    td                    0.387      11.423 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.643      12.066         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28763
 CLMA_118_16/Y0                    td                    0.214      12.280 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.430      12.710         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28766
 CLMA_118_25/D1                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1

 Data arrival time                                                  12.710         Logic Levels: 6  
                                                                                   Logic: 1.740ns(27.703%), Route: 4.541ns(72.297%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.542    1005.477         rx_clki_clkbufg  
 CLMA_118_25/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.911    1006.388                          
 clock uncertainty                                      -0.050    1006.338                          

 Setup time                                             -0.239    1006.099                          

 Data required time                                               1006.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.099                          
 Data arrival time                                                 -12.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.473
  Launch Clock Delay      :  6.414
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.794       6.414         rx_clki_clkbufg  
 CLMA_130_192/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/CLK

 CLMA_130_192/Q3                   tco                   0.261       6.675 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/Q
                                   net (fanout=18)       2.296       8.971         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [0]
 CLMS_126_77/Y1                    td                    0.209       9.180 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N147_8/gateop_perm/Z
                                   net (fanout=2)        0.429       9.609         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N28292
 CLMA_130_80/Y3                    td                    0.209       9.818 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.471      10.289         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_130_100/Y3                   td                    0.169      10.458 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_2/gateop_perm/Z
                                   net (fanout=1)        0.423      10.881         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N30326
 CLMS_126_97/Y0                    td                    0.282      11.163 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.425      11.588         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N19826
 CLMA_126_100/Y2                   td                    0.284      11.872 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.583      12.455         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMA_126_88/A4                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.455         Logic Levels: 5  
                                                                                   Logic: 1.414ns(23.407%), Route: 4.627ns(76.593%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.538    1005.473         rx_clki_clkbufg  
 CLMA_126_88/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.158                          
 clock uncertainty                                      -0.050    1006.108                          

 Setup time                                             -0.130    1005.978                          

 Data required time                                               1005.978                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.978                          
 Data arrival time                                                 -12.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.477
  Launch Clock Delay      :  6.429
  Clock Pessimism Removal :  0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.809       6.429         rx_clki_clkbufg  
 CLMA_130_80/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK

 CLMA_130_80/Q0                    tco                   0.261       6.690 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.975       7.665         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
 CLMA_130_36/Y0                    td                    0.214       7.879 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.585       8.464         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29587
 CLMA_130_32/Y2                    td                    0.216       8.680 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.425       9.105         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29590
 CLMA_130_29/Y0                    td                    0.164       9.269 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.753      10.022         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24650
 CLMA_130_17/Y2                    td                    0.284      10.306 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/gateop_perm/Z
                                   net (fanout=5)        0.608      10.914         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
 CLMA_126_12/Y1                    td                    0.382      11.296 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_2/gateop_perm/Z
                                   net (fanout=1)        0.772      12.068         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28759
 CLMA_118_25/Y2                    td                    0.216      12.284 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/gateop_perm/Z
                                   net (fanout=1)        0.261      12.545         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28767
 CLMA_118_25/D0                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  12.545         Logic Levels: 6  
                                                                                   Logic: 1.737ns(28.401%), Route: 4.379ns(71.599%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.542    1005.477         rx_clki_clkbufg  
 CLMA_118_25/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.911    1006.388                          
 clock uncertainty                                      -0.050    1006.338                          

 Setup time                                             -0.173    1006.165                          

 Data required time                                               1006.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.165                          
 Data arrival time                                                 -12.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[3]/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.498
  Launch Clock Delay      :  5.516
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.581       5.516         rx_clki_clkbufg  
 CLMA_130_244/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[2]/opit_0_L5Q_perm/CLK

 CLMA_130_244/Q2                   tco                   0.223       5.739 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.244       5.983         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr [2]
 CLMA_130_249/A4                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.983         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.878       6.498         rx_clki_clkbufg  
 CLMA_130_249/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.685       5.813                          
 clock uncertainty                                       0.000       5.813                          

 Hold time                                              -0.081       5.732                          

 Data required time                                                  5.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.732                          
 Data arrival time                                                  -5.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxend/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/srxen/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.470
  Launch Clock Delay      :  5.507
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.572       5.507         rx_clki_clkbufg  
 CLMA_118_125/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxend/opit_0/CLK

 CLMA_118_125/Q2                   tco                   0.223       5.730 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxend/opit_0/Q
                                   net (fanout=1)        0.259       5.989         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rrxend
 CLMA_118_121/A4                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/srxen/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.989         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.850       6.470         rx_clki_clkbufg  
 CLMA_118_121/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/srxen/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.685       5.785                          
 clock uncertainty                                       0.000       5.785                          

 Hold time                                              -0.081       5.704                          

 Data required time                                                  5.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.704                          
 Data arrival time                                                  -5.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/I3
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.501
  Launch Clock Delay      :  5.519
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.584       5.519         rx_clki_clkbufg  
 CLMS_134_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[9]/opit_0_L5Q_perm/CLK

 CLMS_134_245/Q2                   tco                   0.223       5.742 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[9]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.244       5.986         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt [9]
 CLMS_134_249/B0                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   5.986         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.881       6.501         rx_clki_clkbufg  
 CLMS_134_249/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.685       5.816                          
 clock uncertainty                                       0.000       5.816                          

 Hold time                                              -0.127       5.689                          

 Data required time                                                  5.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.689                          
 Data arrival time                                                  -5.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.297                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.197
  Launch Clock Delay      :  8.541
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.804       8.541         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.261       8.802 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       2.182      10.984         u_DDR3/global_reset_n
 CLMA_30_168/RS                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RS

 Data arrival time                                                  10.984         Logic Levels: 0  
                                                                                   Logic: 0.261ns(10.684%), Route: 2.182ns(89.316%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526      27.197         ntclkbufg_0      
 CLMA_30_168/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/CLK
 clock pessimism                                         1.066      28.263                          
 clock uncertainty                                      -0.150      28.113                          

 Recovery time                                          -0.277      27.836                          

 Data required time                                                 27.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.836                          
 Data arrival time                                                 -10.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[4]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.197
  Launch Clock Delay      :  8.541
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.804       8.541         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.261       8.802 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       2.182      10.984         u_DDR3/global_reset_n
 CLMA_30_168/RS                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[4]/opit_0_inv/RS

 Data arrival time                                                  10.984         Logic Levels: 0  
                                                                                   Logic: 0.261ns(10.684%), Route: 2.182ns(89.316%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526      27.197         ntclkbufg_0      
 CLMA_30_168/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[4]/opit_0_inv/CLK
 clock pessimism                                         1.066      28.263                          
 clock uncertainty                                      -0.150      28.113                          

 Recovery time                                          -0.277      27.836                          

 Data required time                                                 27.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.836                          
 Data arrival time                                                 -10.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.197
  Launch Clock Delay      :  8.541
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.804       8.541         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.261       8.802 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       2.182      10.984         u_DDR3/global_reset_n
 CLMA_30_168/RS                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/RS

 Data arrival time                                                  10.984         Logic Levels: 0  
                                                                                   Logic: 0.261ns(10.684%), Route: 2.182ns(89.316%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      24.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526      27.197         ntclkbufg_0      
 CLMA_30_168/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/CLK
 clock pessimism                                         1.066      28.263                          
 clock uncertainty                                      -0.150      28.113                          

 Recovery time                                          -0.277      27.836                          

 Data required time                                                 27.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.836                          
 Data arrival time                                                 -10.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.546
  Launch Clock Delay      :  7.197
  Clock Pessimism Removal :  -1.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526       7.197         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.223       7.420 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.274       7.694         u_DDR3/global_reset_n
 CLMA_30_37/RSCO                   td                    0.104       7.798 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.798         _N1184           
 CLMA_30_41/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.798         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.409%), Route: 0.274ns(45.591%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.809       8.546         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.311       7.235                          
 clock uncertainty                                       0.000       7.235                          

 Removal time                                            0.000       7.235                          

 Data required time                                                  7.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.235                          
 Data arrival time                                                  -7.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.546
  Launch Clock Delay      :  7.197
  Clock Pessimism Removal :  -1.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526       7.197         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.223       7.420 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.274       7.694         u_DDR3/global_reset_n
 CLMA_30_37/RSCO                   td                    0.104       7.798 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.798         _N1184           
 CLMA_30_41/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.798         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.409%), Route: 0.274ns(45.591%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.809       8.546         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.311       7.235                          
 clock uncertainty                                       0.000       7.235                          

 Removal time                                            0.000       7.235                          

 Data required time                                                  7.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.235                          
 Data arrival time                                                  -7.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.546
  Launch Clock Delay      :  7.197
  Clock Pessimism Removal :  -1.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526       7.197         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.223       7.420 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.274       7.694         u_DDR3/global_reset_n
 CLMA_30_37/RSCO                   td                    0.104       7.798 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.798         _N1184           
 CLMA_30_41/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.798         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.409%), Route: 0.274ns(45.591%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.809       8.546         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.311       7.235                          
 clock uncertainty                                       0.000       7.235                          

 Removal time                                            0.000       7.235                          

 Data required time                                                  7.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.235                          
 Data arrival time                                                  -7.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[4]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.215
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.864       8.604         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.261       8.865 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     4.027      12.892         SYSRESETn        
 CLMA_106_17/RSCO                  td                    0.128      13.020 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len1[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.020         _N769            
 CLMA_106_21/RSCO                  td                    0.085      13.105 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len1[8]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.105         _N768            
 CLMA_106_25/RSCO                  td                    0.085      13.190 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_txlen[13]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.190         _N767            
 CLMA_106_29/RSCO                  td                    0.085      13.275 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[13]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.275         _N766            
 CLMA_106_33/RSCI                                                          f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[4]/opit_0_inv/RS

 Data arrival time                                                  13.275         Logic Levels: 4  
                                                                                   Logic: 0.644ns(13.787%), Route: 4.027ns(86.213%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.541      17.215         ntclkbufg_2      
 CLMA_106_33/CLK                                                           r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[4]/opit_0_inv/CLK
 clock pessimism                                         1.066      18.281                          
 clock uncertainty                                      -0.150      18.131                          

 Recovery time                                           0.000      18.131                          

 Data required time                                                 18.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.131                          
 Data arrival time                                                 -13.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.856                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[7]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.215
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.864       8.604         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.261       8.865 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     4.027      12.892         SYSRESETn        
 CLMA_106_17/RSCO                  td                    0.128      13.020 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len1[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.020         _N769            
 CLMA_106_21/RSCO                  td                    0.085      13.105 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len1[8]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.105         _N768            
 CLMA_106_25/RSCO                  td                    0.085      13.190 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_txlen[13]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.190         _N767            
 CLMA_106_29/RSCO                  td                    0.085      13.275 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[13]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.275         _N766            
 CLMA_106_33/RSCI                                                          f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[7]/opit_0_inv/RS

 Data arrival time                                                  13.275         Logic Levels: 4  
                                                                                   Logic: 0.644ns(13.787%), Route: 4.027ns(86.213%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.541      17.215         ntclkbufg_2      
 CLMA_106_33/CLK                                                           r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[7]/opit_0_inv/CLK
 clock pessimism                                         1.066      18.281                          
 clock uncertainty                                      -0.150      18.131                          

 Recovery time                                           0.000      18.131                          

 Data required time                                                 18.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.131                          
 Data arrival time                                                 -13.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.856                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[1]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.215
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.864       8.604         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.261       8.865 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     4.027      12.892         SYSRESETn        
 CLMA_106_17/RSCO                  td                    0.128      13.020 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len1[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.020         _N769            
 CLMA_106_21/RSCO                  td                    0.085      13.105 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len1[8]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.105         _N768            
 CLMA_106_25/RSCO                  td                    0.085      13.190 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/dmac_txlen[13]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.190         _N767            
 CLMA_106_29/RSCO                  td                    0.085      13.275 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[13]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.275         _N766            
 CLMA_106_33/RSCI                                                          f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[1]/opit_0_inv/RS

 Data arrival time                                                  13.275         Logic Levels: 4  
                                                                                   Logic: 0.644ns(13.787%), Route: 4.027ns(86.213%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.541      17.215         ntclkbufg_2      
 CLMA_106_33/CLK                                                           r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/tx_real_len0[1]/opit_0_inv/CLK
 clock pessimism                                         1.066      18.281                          
 clock uncertainty                                      -0.150      18.131                          

 Recovery time                                           0.000      18.131                          

 Data required time                                                 18.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.131                          
 Data arrival time                                                 -13.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.856                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[1]/opit_0_inv_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.593
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  -1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.583       7.257         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.223       7.480 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     0.389       7.869         SYSRESETn        
 CLMS_46_241/RSCO                  td                    0.104       7.973 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.973         _N1000           
 CLMS_46_245/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[1]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.973         Logic Levels: 1  
                                                                                   Logic: 0.327ns(45.670%), Route: 0.389ns(54.330%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.853       8.593         ntclkbufg_2      
 CLMS_46_245/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.066       7.527                          
 clock uncertainty                                       0.000       7.527                          

 Removal time                                            0.000       7.527                          

 Data required time                                                  7.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.527                          
 Data arrival time                                                  -7.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.446                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itcr/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.585
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  -1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.583       7.257         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.223       7.480 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     0.357       7.837         SYSRESETn        
 CLMA_42_240/RS                                                            f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itcr/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.837         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.448%), Route: 0.357ns(61.552%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.845       8.585         ntclkbufg_2      
 CLMA_42_240/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itcr/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.066       7.519                          
 clock uncertainty                                       0.000       7.519                          

 Removal time                                           -0.211       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                  -7.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.529                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[3]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.596
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  -1.066

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.583       7.257         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.223       7.480 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     0.394       7.874         SYSRESETn        
 CLMA_50_244/RS                                                            f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.874         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.143%), Route: 0.394ns(63.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.856       8.596         ntclkbufg_2      
 CLMA_50_244/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.066       7.530                          
 clock uncertainty                                       0.000       7.530                          

 Removal time                                           -0.211       7.319                          

 Data required time                                                  7.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.319                          
 Data arrival time                                                  -7.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.205
  Launch Clock Delay      :  8.544
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807       8.544         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.261       8.805 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.761      11.566         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.169      11.735 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.759      12.494         u_rst_gen/N3     
 CLMS_38_297/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  12.494         Logic Levels: 1  
                                                                                   Logic: 0.430ns(10.886%), Route: 3.520ns(89.114%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.531      17.205         ntclkbufg_2      
 CLMS_38_297/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.915      18.120                          
 clock uncertainty                                      -0.150      17.970                          

 Recovery time                                          -0.277      17.693                          

 Data required time                                                 17.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.693                          
 Data arrival time                                                 -12.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.205
  Launch Clock Delay      :  8.544
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807       8.544         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.261       8.805 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.761      11.566         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.169      11.735 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.759      12.494         u_rst_gen/N3     
 CLMS_38_297/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  12.494         Logic Levels: 1  
                                                                                   Logic: 0.430ns(10.886%), Route: 3.520ns(89.114%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.531      17.205         ntclkbufg_2      
 CLMS_38_297/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.915      18.120                          
 clock uncertainty                                      -0.150      17.970                          

 Recovery time                                          -0.277      17.693                          

 Data required time                                                 17.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.693                          
 Data arrival time                                                 -12.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.200
  Launch Clock Delay      :  8.544
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.260 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.737         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       6.737 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807       8.544         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.261       8.805 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.761      11.566         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.169      11.735 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.759      12.494         u_rst_gen/N3     
 CLMS_38_297/RSCO                  td                    0.118      12.612 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      12.612         _N459            
 CLMS_38_301/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  12.612         Logic Levels: 2  
                                                                                   Logic: 0.548ns(13.471%), Route: 3.520ns(86.529%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.526      17.200         ntclkbufg_2      
 CLMS_38_301/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.915      18.115                          
 clock uncertainty                                      -0.150      17.965                          

 Recovery time                                           0.000      17.965                          

 Data required time                                                 17.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.965                          
 Data arrival time                                                 -12.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.432  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.547
  Launch Clock Delay      :  7.200
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529       7.200         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.224       7.424 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.224       9.648         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.154       9.802 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.561      10.363         u_rst_gen/N3     
 CLMS_38_297/RSCO                  td                    0.113      10.476 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.476         _N459            
 CLMS_38_301/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  10.476         Logic Levels: 2  
                                                                                   Logic: 0.491ns(14.988%), Route: 2.785ns(85.012%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.807       8.547         ntclkbufg_2      
 CLMS_38_301/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.915       7.632                          
 clock uncertainty                                       0.150       7.782                          

 Removal time                                            0.000       7.782                          

 Data required time                                                  7.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.782                          
 Data arrival time                                                 -10.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.694                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.437  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.552
  Launch Clock Delay      :  7.200
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529       7.200         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.224       7.424 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.224       9.648         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.154       9.802 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.561      10.363         u_rst_gen/N3     
 CLMS_38_297/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.363         Logic Levels: 1  
                                                                                   Logic: 0.378ns(11.951%), Route: 2.785ns(88.049%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.812       8.552         ntclkbufg_2      
 CLMS_38_297/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.915       7.637                          
 clock uncertainty                                       0.150       7.787                          

 Removal time                                           -0.211       7.576                          

 Data required time                                                  7.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.576                          
 Data arrival time                                                 -10.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.787                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.437  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.552
  Launch Clock Delay      :  7.200
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.266 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.671         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.671 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529       7.200         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.224       7.424 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.224       9.648         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.154       9.802 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.561      10.363         u_rst_gen/N3     
 CLMS_38_297/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  10.363         Logic Levels: 1  
                                                                                   Logic: 0.378ns(11.951%), Route: 2.785ns(88.049%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.812       8.552         ntclkbufg_2      
 CLMS_38_297/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.915       7.637                          
 clock uncertainty                                       0.150       7.787                          

 Removal time                                           -0.211       7.576                          

 Data required time                                                  7.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.576                          
 Data arrival time                                                 -10.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.787                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  8.582
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.842       8.582         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.261       8.843 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.775       9.618         frame_read_write_m0/write_fifo_aclr
 CLMA_70_8/RS                                                              r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.618         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.193%), Route: 0.775ns(74.807%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.583      17.257         ntclkbufg_1      
 CLMA_70_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.292      18.549                          
 clock uncertainty                                      -0.150      18.399                          

 Recovery time                                          -0.277      18.122                          

 Data required time                                                 18.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.122                          
 Data arrival time                                                  -9.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.504                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  8.582
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.842       8.582         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.261       8.843 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.775       9.618         frame_read_write_m0/write_fifo_aclr
 CLMA_70_8/RS                                                              r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS

 Data arrival time                                                   9.618         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.193%), Route: 0.775ns(74.807%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.583      17.257         ntclkbufg_1      
 CLMA_70_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK
 clock pessimism                                         1.292      18.549                          
 clock uncertainty                                      -0.150      18.399                          

 Recovery time                                          -0.277      18.122                          

 Data required time                                                 18.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.122                          
 Data arrival time                                                  -9.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.504                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.257
  Launch Clock Delay      :  8.582
  Clock Pessimism Removal :  1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.842       8.582         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.261       8.843 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.775       9.618         frame_read_write_m0/write_fifo_aclr
 CLMA_70_8/RS                                                              r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.618         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.193%), Route: 0.775ns(74.807%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.583      17.257         ntclkbufg_1      
 CLMA_70_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.292      18.549                          
 clock uncertainty                                      -0.150      18.399                          

 Recovery time                                          -0.277      18.122                          

 Data required time                                                 18.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.122                          
 Data arrival time                                                  -9.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.504                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.590
  Launch Clock Delay      :  7.238
  Clock Pessimism Removal :  -1.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.564       7.238         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.223       7.461 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.377       7.838         frame_read_write_m0/write_fifo_aclr
 CLMS_78_21/RSCO                   td                    0.113       7.951 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.951         _N1138           
 CLMS_78_25/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/RS

 Data arrival time                                                   7.951         Logic Levels: 1  
                                                                                   Logic: 0.336ns(47.125%), Route: 0.377ns(52.875%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.850       8.590         ntclkbufg_1      
 CLMS_78_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                        -1.292       7.298                          
 clock uncertainty                                       0.000       7.298                          

 Removal time                                            0.000       7.298                          

 Data required time                                                  7.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.298                          
 Data arrival time                                                  -7.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.653                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.592
  Launch Clock Delay      :  7.238
  Clock Pessimism Removal :  -1.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.564       7.238         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.223       7.461 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.274       7.735         frame_read_write_m0/write_fifo_aclr
 CLMA_82_20/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.735         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.869%), Route: 0.274ns(55.131%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.852       8.592         ntclkbufg_1      
 CLMA_82_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.311       7.281                          
 clock uncertainty                                       0.000       7.281                          

 Removal time                                           -0.211       7.070                          

 Data required time                                                  7.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.070                          
 Data arrival time                                                  -7.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.665                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.592
  Launch Clock Delay      :  7.238
  Clock Pessimism Removal :  -1.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.564       7.238         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.223       7.461 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.274       7.735         frame_read_write_m0/write_fifo_aclr
 CLMA_82_20/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.735         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.869%), Route: 0.274ns(55.131%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.852       8.592         ntclkbufg_1      
 CLMA_82_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.311       7.281                          
 clock uncertainty                                       0.000       7.281                          

 Removal time                                           -0.211       7.070                          

 Data required time                                                  7.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.070                          
 Data arrival time                                                  -7.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.665                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.223
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.864       8.604         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.261       8.865 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     3.118      11.983         SYSRESETn        
 CLMA_58_0/RSCO                    td                    0.128      12.111 f       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.111         _N70             
 CLMA_58_4/RSCO                    td                    0.085      12.196 f       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.196         _N69             
 CLMA_58_8/RSCO                    td                    0.085      12.281 f       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.281         _N68             
 CLMA_58_12/RSCO                   td                    0.085      12.366 f       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.366         _N67             
 CLMA_58_16/RSCO                   td                    0.085      12.451 f       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.451         _N66             
 CLMA_58_20/RSCO                   td                    0.085      12.536 f       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.536         _N65             
 CLMA_58_24/RSCO                   td                    0.085      12.621 f       u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.621         _N64             
 CLMA_58_28/RSCI                                                           f       u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.621         Logic Levels: 7  
                                                                                   Logic: 0.899ns(22.380%), Route: 3.118ns(77.620%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.549      17.223         ntclkbufg_1      
 CLMA_58_28/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.915      18.138                          
 clock uncertainty                                      -0.150      17.988                          

 Recovery time                                           0.000      17.988                          

 Data required time                                                 17.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.988                          
 Data arrival time                                                 -12.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.223
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.864       8.604         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.261       8.865 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     3.118      11.983         SYSRESETn        
 CLMA_58_0/RSCO                    td                    0.128      12.111 f       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.111         _N70             
 CLMA_58_4/RSCO                    td                    0.085      12.196 f       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.196         _N69             
 CLMA_58_8/RSCO                    td                    0.085      12.281 f       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.281         _N68             
 CLMA_58_12/RSCO                   td                    0.085      12.366 f       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.366         _N67             
 CLMA_58_16/RSCO                   td                    0.085      12.451 f       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.451         _N66             
 CLMA_58_20/RSCO                   td                    0.085      12.536 f       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.536         _N65             
 CLMA_58_24/RSCO                   td                    0.085      12.621 f       u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.621         _N64             
 CLMA_58_28/RSCI                                                           f       u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.621         Logic Levels: 7  
                                                                                   Logic: 0.899ns(22.380%), Route: 3.118ns(77.620%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.549      17.223         ntclkbufg_1      
 CLMA_58_28/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.915      18.138                          
 clock uncertainty                                      -0.150      17.988                          

 Recovery time                                           0.000      17.988                          

 Data required time                                                 17.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.988                          
 Data arrival time                                                 -12.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.461  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.228
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.864       8.604         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.261       8.865 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     3.118      11.983         SYSRESETn        
 CLMA_58_0/RSCO                    td                    0.128      12.111 f       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.111         _N70             
 CLMA_58_4/RSCO                    td                    0.085      12.196 f       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.196         _N69             
 CLMA_58_8/RSCO                    td                    0.085      12.281 f       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.281         _N68             
 CLMA_58_12/RSCO                   td                    0.085      12.366 f       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.366         _N67             
 CLMA_58_16/RSCO                   td                    0.085      12.451 f       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.451         _N66             
 CLMA_58_20/RSCO                   td                    0.085      12.536 f       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.536         _N65             
 CLMA_58_24/RSCI                                                           f       u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.536         Logic Levels: 6  
                                                                                   Logic: 0.814ns(20.702%), Route: 3.118ns(79.298%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700      14.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      15.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.674         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.674 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.554      17.228         ntclkbufg_1      
 CLMA_58_24/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.915      18.143                          
 clock uncertainty                                      -0.150      17.993                          

 Recovery time                                           0.000      17.993                          

 Data required time                                                 17.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.993                          
 Data arrival time                                                 -12.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.457                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[30]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.530
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.583       7.257         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.223       7.480 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     1.674       9.154         SYSRESETn        
 CLMA_42_73/RS                                                             f       u_aq_axi_master/reg_wr_adrs[30]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.154         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.755%), Route: 1.674ns(88.245%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.790       8.530         ntclkbufg_1      
 CLMA_42_73/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[30]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.915       7.615                          
 clock uncertainty                                       0.150       7.765                          

 Removal time                                           -0.211       7.554                          

 Data required time                                                  7.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.554                          
 Data arrival time                                                  -9.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[29]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.530
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.583       7.257         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.223       7.480 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     1.674       9.154         SYSRESETn        
 CLMA_42_73/RS                                                             f       u_aq_axi_master/reg_wr_adrs[29]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.154         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.755%), Route: 1.674ns(88.245%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.790       8.530         ntclkbufg_1      
 CLMA_42_73/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.915       7.615                          
 clock uncertainty                                       0.150       7.765                          

 Removal time                                           -0.211       7.554                          

 Data required time                                                  7.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.554                          
 Data arrival time                                                  -9.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[6]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.549
  Launch Clock Delay      :  7.257
  Clock Pessimism Removal :  -0.915

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.700       4.822         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.269 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.674         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.674 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.583       7.257         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.223       7.480 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     1.718       9.198         SYSRESETn        
 CLMA_30_80/RS                                                             f       u_aq_axi_master/reg_wr_adrs[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.198         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.489%), Route: 1.718ns(88.511%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       6.740         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       6.740 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.809       8.549         ntclkbufg_1      
 CLMA_30_80/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.915       7.634                          
 clock uncertainty                                       0.150       7.784                          

 Removal time                                           -0.211       7.573                          

 Data required time                                                  7.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.573                          
 Data arrival time                                                  -9.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.625                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[3]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.485
  Launch Clock Delay      :  6.444
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.824       6.444         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_217/Q1                   tco                   0.261       6.705 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.261       6.966         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_217/Y1                   td                    0.169       7.135 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=146)      3.106      10.241         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_114_20/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.241         Logic Levels: 1  
                                                                                   Logic: 0.430ns(11.325%), Route: 3.367ns(88.675%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.550    1005.485         rx_clki_clkbufg  
 CLMA_114_20/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.170                          
 clock uncertainty                                      -0.050    1006.120                          

 Recovery time                                          -0.277    1005.843                          

 Data required time                                               1005.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.843                          
 Data arrival time                                                 -10.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[5]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.485
  Launch Clock Delay      :  6.444
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.824       6.444         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_217/Q1                   tco                   0.261       6.705 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.261       6.966         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_217/Y1                   td                    0.169       7.135 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=146)      3.106      10.241         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_114_20/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.241         Logic Levels: 1  
                                                                                   Logic: 0.430ns(11.325%), Route: 3.367ns(88.675%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.550    1005.485         rx_clki_clkbufg  
 CLMA_114_20/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.170                          
 clock uncertainty                                      -0.050    1006.120                          

 Recovery time                                          -0.277    1005.843                          

 Data required time                                               1005.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.843                          
 Data arrival time                                                 -10.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[0]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.485
  Launch Clock Delay      :  6.444
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.824       6.444         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_217/Q1                   tco                   0.261       6.705 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.261       6.966         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_217/Y1                   td                    0.169       7.135 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=146)      3.106      10.241         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_114_20/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.241         Logic Levels: 1  
                                                                                   Logic: 0.430ns(11.325%), Route: 3.367ns(88.675%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.550    1005.485         rx_clki_clkbufg  
 CLMA_114_20/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.170                          
 clock uncertainty                                      -0.050    1006.120                          

 Recovery time                                          -0.277    1005.843                          

 Data required time                                               1005.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.843                          
 Data arrival time                                                 -10.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[2]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.457
  Launch Clock Delay      :  5.481
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.546       5.481         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_217/Q2                   tco                   0.223       5.704 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.245       5.949         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_106_221/Y3                   td                    0.191       6.140 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=65)       0.280       6.420         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_102_220/RSCO                 td                    0.113       6.533 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[4]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.533         _N1228           
 CLMA_102_224/RSCI                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[2]/opit_0/RS

 Data arrival time                                                   6.533         Logic Levels: 2  
                                                                                   Logic: 0.527ns(50.095%), Route: 0.525ns(49.905%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.837       6.457         rx_clki_clkbufg  
 CLMA_102_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[2]/opit_0/CLK
 clock pessimism                                        -0.911       5.546                          
 clock uncertainty                                       0.000       5.546                          

 Removal time                                            0.000       5.546                          

 Data required time                                                  5.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.546                          
 Data arrival time                                                  -6.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[4]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.457
  Launch Clock Delay      :  5.481
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.546       5.481         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_217/Q2                   tco                   0.223       5.704 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.245       5.949         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_106_221/Y3                   td                    0.191       6.140 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=65)       0.280       6.420         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_102_220/RSCO                 td                    0.113       6.533 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[4]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.533         _N1228           
 CLMA_102_224/RSCI                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[4]/opit_0/RS

 Data arrival time                                                   6.533         Logic Levels: 2  
                                                                                   Logic: 0.527ns(50.095%), Route: 0.525ns(49.905%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.837       6.457         rx_clki_clkbufg  
 CLMA_102_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[4]/opit_0/CLK
 clock pessimism                                        -0.911       5.546                          
 clock uncertainty                                       0.000       5.546                          

 Removal time                                            0.000       5.546                          

 Data required time                                                  5.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.546                          
 Data arrival time                                                  -6.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[3]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.457
  Launch Clock Delay      :  5.481
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.546       5.481         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_217/Q2                   tco                   0.223       5.704 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.245       5.949         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_106_221/Y3                   td                    0.191       6.140 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=65)       0.280       6.420         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_102_220/RSCO                 td                    0.113       6.533 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[4]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.533         _N1228           
 CLMA_102_224/RSCI                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[3]/opit_0/RS

 Data arrival time                                                   6.533         Logic Levels: 2  
                                                                                   Logic: 0.527ns(50.095%), Route: 0.525ns(49.905%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.837       6.457         rx_clki_clkbufg  
 CLMA_102_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[3]/opit_0/CLK
 clock pessimism                                        -0.911       5.546                          
 clock uncertainty                                       0.000       5.546                          

 Removal time                                            0.000       5.546                          

 Data required time                                                  5.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.546                          
 Data arrival time                                                  -6.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.865       8.605         ntclkbufg_2      
 CLMA_14_269/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK

 CLMA_14_269/Q2                    tco                   0.261       8.866 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/Q
                                   net (fanout=1)        0.289       9.155         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [5]
 CLMA_18_268/Y2                    td                    0.384       9.539 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_6/gateop_perm/Z
                                   net (fanout=1)        0.260       9.799         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N30349
 CLMA_18_268/Y1                    td                    0.169       9.968 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=1)        0.607      10.575         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMA_14_289/Y0                    td                    0.164      10.739 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.754      11.493         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMA_14_276/Y3                    td                    0.179      11.672 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        1.108      12.780         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.122      12.902 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.902         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.720      15.622 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      15.712         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  15.712         Logic Levels: 6  
                                                                                   Logic: 3.999ns(56.268%), Route: 3.108ns(43.732%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c0_sck (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.827       8.567         ntclkbufg_2      
 CLMA_18_296/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/CLK

 CLMA_18_296/Q0                    tco                   0.261       8.828 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        3.373      12.201         scl_pad_o        
 IOL_151_209/TO                    td                    0.129      12.330 r       i2c0_sck_tri/opit_1/T
                                   net (fanout=1)        0.000      12.330         i2c0_sck_tri/ntT 
 IOBR_152_209/PAD                  tse                   2.720      15.050 f       i2c0_sck_tri/opit_0/IO
                                   net (fanout=1)        0.029      15.079         nt_i2c0_sck      
 J14                                                                       f       i2c0_sck (port)  

 Data arrival time                                                  15.079         Logic Levels: 2  
                                                                                   Logic: 3.110ns(47.758%), Route: 3.402ns(52.242%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_oen/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : i2c0_sda (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        4.433       5.737         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.263 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.740         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.740 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.824       8.564         ntclkbufg_2      
 CLMA_22_296/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_oen/opit_0_inv_MUX4TO1Q/CLK

 CLMA_22_296/Q0                    tco                   0.261       8.825 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_oen/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=3)        3.086      11.911         sda_pad_o        
 IOL_151_210/TO                    td                    0.129      12.040 r       i2c0_sda_tri/opit_1/T
                                   net (fanout=1)        0.000      12.040         i2c0_sda_tri/ntT 
 IOBD_152_210/PAD                  tse                   2.720      14.760 f       i2c0_sda_tri/opit_0/IO
                                   net (fanout=1)        0.026      14.786         nt_i2c0_sda      
 J15                                                                       f       i2c0_sda (port)  

 Data arrival time                                                  14.786         Logic Levels: 2  
                                                                                   Logic: 3.110ns(49.984%), Route: 3.112ns(50.016%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.147
  Launch Clock Delay      :  6.904
  Clock Pessimism Removal :  0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.904         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_26_41/Q0                     tco                   0.209       7.113 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.916       8.029         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_97/Y1                     td                    0.302       8.331 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.242       8.573         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29878
 CLMS_26_97/Y2                     td                    0.132       8.705 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.588       9.293         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_26_85/Y3                     td                    0.135       9.428 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.040      10.468         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24089
 CLMS_38_57/Y0                     td                    0.226      10.694 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]/gateop_perm/Z
                                   net (fanout=1)        0.798      11.492         u_DDR3/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  11.492         Logic Levels: 4  
                                                                                   Logic: 1.004ns(21.883%), Route: 3.584ns(78.117%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.147         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.754      26.901                          
 clock uncertainty                                      -0.150      26.751                          

 Setup time                                             -1.245      25.506                          

 Data required time                                                 25.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.506                          
 Data arrival time                                                 -11.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.014                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.147
  Launch Clock Delay      :  6.904
  Clock Pessimism Removal :  0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.904         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_26_41/Q0                     tco                   0.209       7.113 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.916       8.029         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_97/Y1                     td                    0.302       8.331 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.242       8.573         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29878
 CLMS_26_97/Y2                     td                    0.132       8.705 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.588       9.293         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_26_85/Y3                     td                    0.135       9.428 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.785      10.213         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24089
 CLMA_30_41/Y1                     td                    0.307      10.520 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        0.585      11.105         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  11.105         Logic Levels: 4  
                                                                                   Logic: 1.085ns(25.827%), Route: 3.116ns(74.173%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.147         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.754      26.901                          
 clock uncertainty                                      -0.150      26.751                          

 Setup time                                             -1.394      25.357                          

 Data required time                                                 25.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.357                          
 Data arrival time                                                 -11.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.147
  Launch Clock Delay      :  6.904
  Clock Pessimism Removal :  0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.904         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_26_41/Q0                     tco                   0.209       7.113 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.916       8.029         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_97/Y1                     td                    0.302       8.331 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.242       8.573         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29878
 CLMS_26_97/Y2                     td                    0.132       8.705 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.588       9.293         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMS_26_85/Y3                     td                    0.135       9.428 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.478       9.906         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24089
 CLMA_30_80/Y2                     td                    0.227      10.133 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[6]/gateop/Z
                                   net (fanout=1)        1.101      11.234         u_DDR3/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  11.234         Logic Levels: 4  
                                                                                   Logic: 1.005ns(23.210%), Route: 3.325ns(76.790%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.147         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.754      26.901                          
 clock uncertainty                                      -0.150      26.751                          

 Setup time                                             -1.248      25.503                          

 Data required time                                                 25.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.503                          
 Data arrival time                                                 -11.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.894
  Launch Clock Delay      :  6.101
  Clock Pessimism Removal :  -0.766

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.262       6.101         ntclkbufg_0      
 CLMS_38_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/CLK

 CLMS_38_41/Q3                     tco                   0.198       6.299 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.147       6.446         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
 CLMA_38_40/M1                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/D

 Data arrival time                                                   6.446         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.391%), Route: 0.147ns(42.609%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.459       6.894         ntclkbufg_0      
 CLMA_38_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/CLK
 clock pessimism                                        -0.766       6.128                          
 clock uncertainty                                       0.000       6.128                          

 Hold time                                              -0.003       6.125                          

 Data required time                                                  6.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.125                          
 Data arrival time                                                  -6.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.915
  Launch Clock Delay      :  6.125
  Clock Pessimism Removal :  -0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286       6.125         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK

 CLMS_26_153/Q0                    tco                   0.198       6.323 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/Q
                                   net (fanout=3)        0.168       6.491         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [1]
 CLMA_30_152/M2                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/D

 Data arrival time                                                   6.491         Logic Levels: 0  
                                                                                   Logic: 0.198ns(54.098%), Route: 0.168ns(45.902%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.480       6.915         ntclkbufg_0      
 CLMA_30_152/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/CLK
 clock pessimism                                        -0.754       6.161                          
 clock uncertainty                                       0.000       6.161                          

 Hold time                                              -0.003       6.158                          

 Data required time                                                  6.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.158                          
 Data arrival time                                                  -6.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.918
  Launch Clock Delay      :  6.125
  Clock Pessimism Removal :  -0.792

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286       6.125         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/opit_0_inv/CLK

 CLMS_26_153/Q1                    tco                   0.198       6.323 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/opit_0_inv/Q
                                   net (fanout=1)        0.140       6.463         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [1]
 CLMS_26_153/M0                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/D

 Data arrival time                                                   6.463         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483       6.918         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK
 clock pessimism                                        -0.792       6.126                          
 clock uncertainty                                       0.000       6.126                          

 Hold time                                              -0.003       6.123                          

 Data required time                                                  6.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.123                          
 Data arrival time                                                  -6.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.116
  Launch Clock Delay      :  5.743
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605      20.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.743         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.743         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      23.034 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.168      24.202         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/Y0                     td                    0.139      24.341 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.216      24.557         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_85/CE                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.557         Logic Levels: 1  
                                                                                   Logic: 1.430ns(50.817%), Route: 1.384ns(49.183%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277      26.116         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      26.613                          
 clock uncertainty                                      -0.150      26.463                          

 Setup time                                             -0.212      26.251                          

 Data required time                                                 26.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.251                          
 Data arrival time                                                 -24.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.694                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.121
  Launch Clock Delay      :  5.743
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605      20.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.743         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.743         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      23.034 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.168      24.202         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/Y0                     td                    0.131      24.333 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.201      24.534         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_89/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.534         Logic Levels: 1  
                                                                                   Logic: 1.422ns(50.949%), Route: 1.369ns(49.051%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      26.121         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      26.618                          
 clock uncertainty                                      -0.150      26.468                          

 Setup time                                             -0.223      26.245                          

 Data required time                                                 26.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.245                          
 Data arrival time                                                 -24.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.121
  Launch Clock Delay      :  5.743
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605      20.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.743         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.743         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      23.034 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.168      24.202         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/Y0                     td                    0.131      24.333 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.201      24.534         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_89/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.534         Logic Levels: 1  
                                                                                   Logic: 1.422ns(50.949%), Route: 1.369ns(49.051%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      26.121         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      26.618                          
 clock uncertainty                                      -0.150      26.468                          

 Setup time                                             -0.223      26.245                          

 Data required time                                                 26.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.245                          
 Data arrival time                                                 -24.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.306  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.910
  Launch Clock Delay      :  5.107
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.107         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.107         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.137 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.770      26.907         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/C4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.907         Logic Levels: 0  
                                                                                   Logic: 1.030ns(57.222%), Route: 0.770ns(42.778%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605      24.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.475      26.910         ntclkbufg_0      
 CLMA_30_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.497      26.413                          
 clock uncertainty                                       0.150      26.563                          

 Hold time                                              -0.056      26.507                          

 Data required time                                                 26.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.507                          
 Data arrival time                                                 -26.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.909
  Launch Clock Delay      :  5.107
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.107         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.107         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.137 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.971      27.108         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_85/A4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.108         Logic Levels: 0  
                                                                                   Logic: 1.030ns(51.474%), Route: 0.971ns(48.526%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605      24.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474      26.909         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.497      26.412                          
 clock uncertainty                                       0.150      26.562                          

 Hold time                                              -0.044      26.518                          

 Data required time                                                 26.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.518                          
 Data arrival time                                                 -27.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.590                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.913
  Launch Clock Delay      :  5.107
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.107         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.107         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.137 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.985      27.122         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/D4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.122         Logic Levels: 0  
                                                                                   Logic: 1.030ns(51.117%), Route: 0.985ns(48.883%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605      24.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478      26.913         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.497      26.416                          
 clock uncertainty                                       0.150      26.566                          

 Hold time                                              -0.046      26.520                          

 Data required time                                                 26.520                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.520                          
 Data arrival time                                                 -27.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awvalid_dmac/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.122
  Launch Clock Delay      :  6.904
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.466       6.904         ntclkbufg_2      
 CLMA_70_69/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awvalid_dmac/opit_0_inv_L5Q_perm/CLK

 CLMA_70_69/Q3                     tco                   0.209       7.113 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awvalid_dmac/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.614       7.727         u_integration_kit_dbg/awvalid_dmac
 CLMA_70_108/Y3                    td                    0.181       7.908 f       u_integration_kit_dbg/N36_3/gateop/F
                                   net (fanout=1)        1.679       9.587         awvalid_mux      
 HMEMC_16_1/SRB_IOL57_LRS                                                  f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0

 Data arrival time                                                   9.587         Logic Levels: 1  
                                                                                   Logic: 0.390ns(14.536%), Route: 2.293ns(85.464%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.281      16.122         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.597      16.719                          
 clock uncertainty                                      -0.150      16.569                          

 Setup time                                             -5.162      11.407                          

 Data required time                                                 11.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.407                          
 Data arrival time                                                  -9.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_5/gateop/WE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.132
  Launch Clock Delay      :  6.897
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.459       6.897         ntclkbufg_2      
 DRM_62_164/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_164/QA1[1]                 tco                   1.881       8.778 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        0.959       9.737         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.267      10.004 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000      10.004         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_82_149/COUT                  td                    0.083      10.087 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.087         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.055      10.142 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000      10.142         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_82_153/COUT                  td                    0.083      10.225 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.225         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_82_157/Y1                    td                    0.272      10.497 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=18)       0.515      11.012         _N20             
 CLMA_86_156/Y0                    td                    0.131      11.143 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.244      11.387         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_86_156/Y3                    td                    0.221      11.608 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=101)      0.388      11.996         HREADY           
 CLMA_86_168/Y0                    td                    0.139      12.135 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/gateop_perm/Z
                                   net (fanout=16)       1.775      13.910         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99
 CLMA_54_280/Y3                    td                    0.143      14.053 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5_we_4/gateop_perm/Z
                                   net (fanout=2)        0.210      14.263         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/_N3482
 CLMS_54_289/RS                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_5/gateop/WE

 Data arrival time                                                  14.263         Logic Levels: 7  
                                                                                   Logic: 3.275ns(44.461%), Route: 4.091ns(55.539%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.291      16.132         ntclkbufg_2      
 CLMS_54_289/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_5/gateop/WCLK
 clock pessimism                                         0.597      16.729                          
 clock uncertainty                                      -0.150      16.579                          

 Setup time                                             -0.325      16.254                          

 Data required time                                                 16.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.254                          
 Data arrival time                                                 -14.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5/gateop/WE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.132
  Launch Clock Delay      :  6.897
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.459       6.897         ntclkbufg_2      
 DRM_62_164/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_164/QA1[1]                 tco                   1.881       8.778 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        0.959       9.737         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.267      10.004 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000      10.004         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_82_149/COUT                  td                    0.083      10.087 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.087         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.055      10.142 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000      10.142         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_82_153/COUT                  td                    0.083      10.225 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.225         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_82_157/Y1                    td                    0.272      10.497 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=18)       0.515      11.012         _N20             
 CLMA_86_156/Y0                    td                    0.131      11.143 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.244      11.387         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_86_156/Y3                    td                    0.221      11.608 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=101)      0.388      11.996         HREADY           
 CLMA_86_168/Y0                    td                    0.139      12.135 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/gateop_perm/Z
                                   net (fanout=16)       1.775      13.910         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99
 CLMA_54_280/Y3                    td                    0.143      14.053 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5_we_4/gateop_perm/Z
                                   net (fanout=2)        0.210      14.263         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/_N3482
 CLMS_54_289/RS                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5/gateop/WE

 Data arrival time                                                  14.263         Logic Levels: 7  
                                                                                   Logic: 3.275ns(44.461%), Route: 4.091ns(55.539%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.291      16.132         ntclkbufg_2      
 CLMS_54_289/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_5/gateop/WCLK
 clock pessimism                                         0.597      16.729                          
 clock uncertainty                                      -0.150      16.579                          

 Setup time                                             -0.325      16.254                          

 Data required time                                                 16.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.254                          
 Data arrival time                                                 -14.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_2_27/gateop/WADM3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.903
  Launch Clock Delay      :  6.109
  Clock Pessimism Removal :  -0.755

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.268       6.109         ntclkbufg_2      
 CLMA_86_64/CLK                                                            r       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_64/Q3                     tco                   0.197       6.306 f       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=258)      0.196       6.502         u_sd_top/W_CNT [3]
 CLMS_86_57/M3                                                             f       u_sd_top/BUF_W_2_27/gateop/WADM3

 Data arrival time                                                   6.502         Logic Levels: 0  
                                                                                   Logic: 0.197ns(50.127%), Route: 0.196ns(49.873%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.465       6.903         ntclkbufg_2      
 CLMS_86_57/CLK                                                            r       u_sd_top/BUF_W_2_27/gateop/WCLK
 clock pessimism                                        -0.755       6.148                          
 clock uncertainty                                       0.000       6.148                          

 Hold time                                               0.313       6.461                          

 Data required time                                                  6.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.461                          
 Data arrival time                                                  -6.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.041                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_2_14/gateop/WADM3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.903
  Launch Clock Delay      :  6.109
  Clock Pessimism Removal :  -0.755

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.268       6.109         ntclkbufg_2      
 CLMA_86_64/CLK                                                            r       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_64/Q3                     tco                   0.197       6.306 f       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=258)      0.196       6.502         u_sd_top/W_CNT [3]
 CLMS_86_57/M3                                                             f       u_sd_top/BUF_W_2_14/gateop/WADM3

 Data arrival time                                                   6.502         Logic Levels: 0  
                                                                                   Logic: 0.197ns(50.127%), Route: 0.196ns(49.873%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.465       6.903         ntclkbufg_2      
 CLMS_86_57/CLK                                                            r       u_sd_top/BUF_W_2_14/gateop/WCLK
 clock pessimism                                        -0.755       6.148                          
 clock uncertainty                                       0.000       6.148                          

 Hold time                                               0.313       6.461                          

 Data required time                                                  6.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.461                          
 Data arrival time                                                  -6.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.041                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_sd_top/BUF_W_2_13/gateop/WADM3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.903
  Launch Clock Delay      :  6.109
  Clock Pessimism Removal :  -0.755

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.268       6.109         ntclkbufg_2      
 CLMA_86_64/CLK                                                            r       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_64/Q3                     tco                   0.197       6.306 f       u_sd_top/W_CNT[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=258)      0.196       6.502         u_sd_top/W_CNT [3]
 CLMS_86_57/M3                                                             f       u_sd_top/BUF_W_2_13/gateop/WADM3

 Data arrival time                                                   6.502         Logic Levels: 0  
                                                                                   Logic: 0.197ns(50.127%), Route: 0.196ns(49.873%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.465       6.903         ntclkbufg_2      
 CLMS_86_57/CLK                                                            r       u_sd_top/BUF_W_2_13/gateop/WCLK
 clock pessimism                                        -0.755       6.148                          
 clock uncertainty                                       0.000       6.148                          

 Hold time                                               0.313       6.461                          

 Data required time                                                  6.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.461                          
 Data arrival time                                                  -6.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.041                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.809
  Launch Clock Delay      :  3.226
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.497       3.226         cmos_pclk_g      
 CLMA_58_17/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_17/Q1                     tco                   0.209       3.435 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.520       3.955         write_en         
                                                         0.221       4.176 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.176         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2549
 CLMA_66_12/COUT                   td                    0.083       4.259 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.259         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2551
                                                         0.055       4.314 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.314         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2553
 CLMA_66_16/Y3                     td                    0.305       4.619 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.407       5.026         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_58_17/Y2                     td                    0.132       5.158 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.520       5.678         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_70_12/COUT                   td                    0.346       6.024 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.024         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_70_16/Y0                     td                    0.104       6.128 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.463       6.591         _N26             
 CLMA_66_24/B4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.591         Logic Levels: 5  
                                                                                   Logic: 1.455ns(43.239%), Route: 1.910ns(56.761%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.298    1002.809         cmos_pclk_g      
 CLMA_66_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.185                          
 clock uncertainty                                      -0.050    1003.135                          

 Setup time                                             -0.073    1003.062                          

 Data required time                                               1003.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.062                          
 Data arrival time                                                  -6.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.471                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/L1
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.808
  Launch Clock Delay      :  3.226
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.497       3.226         cmos_pclk_g      
 CLMA_58_17/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_17/Q1                     tco                   0.209       3.435 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.520       3.955         write_en         
                                                         0.221       4.176 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.176         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2549
 CLMA_66_12/COUT                   td                    0.083       4.259 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.259         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2551
                                                         0.055       4.314 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.314         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2553
 CLMA_66_16/Y3                     td                    0.305       4.619 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.640       5.259         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMS_54_17/A1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.259         Logic Levels: 2  
                                                                                   Logic: 0.873ns(42.941%), Route: 1.160ns(57.059%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.297    1002.808         cmos_pclk_g      
 CLMS_54_17/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.184                          
 clock uncertainty                                      -0.050    1003.134                          

 Setup time                                             -0.149    1002.985                          

 Data required time                                               1002.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.985                          
 Data arrival time                                                  -5.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.726                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/L4
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.809
  Launch Clock Delay      :  3.226
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.497       3.226         cmos_pclk_g      
 CLMA_58_17/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_17/Q1                     tco                   0.209       3.435 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.520       3.955         write_en         
                                                         0.221       4.176 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.176         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2549
 CLMA_66_12/COUT                   td                    0.083       4.259 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.259         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2551
                                                         0.055       4.314 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.314         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2553
 CLMA_66_16/COUT                   td                    0.083       4.397 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.397         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2555
 CLMA_66_20/Y1                     td                    0.305       4.702 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.451       5.153         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
 CLMA_66_24/C4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.153         Logic Levels: 3  
                                                                                   Logic: 0.956ns(49.611%), Route: 0.971ns(50.389%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.298    1002.809         cmos_pclk_g      
 CLMA_66_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.185                          
 clock uncertainty                                      -0.050    1003.135                          

 Setup time                                             -0.073    1003.062                          

 Data required time                                               1003.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.062                          
 Data arrival time                                                  -5.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.909                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.234
  Launch Clock Delay      :  2.825
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.314       2.825         cmos_pclk_g      
 CLMA_58_5/CLK                                                             r       cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_5/Q2                      tco                   0.197       3.022 f       cmos_8_16bit_m0/pdata_o[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.181       3.203         cmos_16bit_data[6]
 DRM_62_0/DA0[6]                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                   3.203         Logic Levels: 0  
                                                                                   Logic: 0.197ns(52.116%), Route: 0.181ns(47.884%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.505       3.234         cmos_pclk_g      
 DRM_62_0/CLKA[0]                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.858                          
 clock uncertainty                                       0.000       2.858                          

 Hold time                                               0.075       2.933                          

 Data required time                                                  2.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.933                          
 Data arrival time                                                  -3.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.291       2.802         cmos_pclk_g      
 CLMA_58_25/CLK                                                            r       cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_25/Q2                     tco                   0.197       2.999 f       cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.182       3.181         cmos_16bit_data[14]
 DRM_62_20/DA0[6]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                   3.181         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.979%), Route: 0.182ns(48.021%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.482       3.211         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.835                          
 clock uncertainty                                       0.000       2.835                          

 Hold time                                               0.075       2.910                          

 Data required time                                                  2.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.910                          
 Data arrival time                                                  -3.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  2.807
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.296       2.807         cmos_pclk_g      
 CLMA_58_21/CLK                                                            r       cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_21/Q1                     tco                   0.197       3.004 f       cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.181       3.185         cmos_16bit_data[11]
 DRM_62_20/DA0[3]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                   3.185         Logic Levels: 0  
                                                                                   Logic: 0.197ns(52.116%), Route: 0.181ns(47.884%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.482       3.211         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.835                          
 clock uncertainty                                       0.000       2.835                          

 Hold time                                               0.075       2.910                          

 Data required time                                                  2.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.910                          
 Data arrival time                                                  -3.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.158
  Launch Clock Delay      :  6.906
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.468       6.906         ntclkbufg_1      
 CLMS_38_33/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMS_38_33/Q2                     tco                   0.206       7.112 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.317       8.429         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   8.429         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.526%), Route: 1.317ns(86.474%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.317      16.158         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.597      16.755                          
 clock uncertainty                                      -0.150      16.605                          

 Setup time                                             -5.134      11.471                          

 Data required time                                                 11.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.471                          
 Data arrival time                                                  -8.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.042                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.158
  Launch Clock Delay      :  6.893
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.455       6.893         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q0                     tco                   0.206       7.099 f       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.854       7.953         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   7.953         Logic Levels: 0  
                                                                                   Logic: 0.206ns(19.434%), Route: 0.854ns(80.566%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.317      16.158         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.597      16.755                          
 clock uncertainty                                      -0.150      16.605                          

 Setup time                                             -5.135      11.470                          

 Data required time                                                 11.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.470                          
 Data arrival time                                                  -7.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.153
  Launch Clock Delay      :  6.952
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.514       6.952         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       7.842 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.883       9.725         s00_axi_wready   
 CLMA_58_32/Y2                     td                    0.132       9.857 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.640      10.497         u_aq_axi_master/N5
                                                         0.221      10.718 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.718         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2561
 CLMA_70_13/COUT                   td                    0.083      10.801 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.801         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2563
 CLMA_70_17/Y0                     td                    0.158      10.959 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.532      11.491         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [4]
 CLMS_78_9/Y1                      td                    0.302      11.793 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[4]/gateop_perm/Z
                                   net (fanout=2)        0.588      12.381         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [4]
 CLMS_78_21/COUT                   td                    0.262      12.643 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.643         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
 CLMS_78_25/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  12.643         Logic Levels: 5  
                                                                                   Logic: 2.048ns(35.987%), Route: 3.643ns(64.013%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.312      16.153         ntclkbufg_1      
 CLMS_78_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.597      16.750                          
 clock uncertainty                                      -0.150      16.600                          

 Setup time                                             -0.101      16.499                          

 Data required time                                                 16.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.499                          
 Data arrival time                                                 -12.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.856                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.952
  Launch Clock Delay      :  6.123
  Clock Pessimism Removal :  -0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.282       6.123         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/CLK

 CLMA_26_88/Q2                     tco                   0.198       6.321 r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.401       6.722         s00_axi_araddr[29]
 HMEMC_16_1/SRB_IOL35_TX_DATA[2]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]

 Data arrival time                                                   6.722         Logic Levels: 0  
                                                                                   Logic: 0.198ns(33.055%), Route: 0.401ns(66.945%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.514       6.952         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.597       6.355                          
 clock uncertainty                                       0.000       6.355                          

 Hold time                                               0.114       6.469                          

 Data required time                                                  6.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.469                          
 Data arrival time                                                  -6.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.941
  Launch Clock Delay      :  6.147
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.306       6.147         ntclkbufg_1      
 CLMA_70_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK

 CLMA_70_20/Q3                     tco                   0.197       6.344 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/Q
                                   net (fanout=1)        0.138       6.482         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [10]
 CLMA_70_20/AD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/D

 Data arrival time                                                   6.482         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.503       6.941         ntclkbufg_1      
 CLMA_70_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/CLK
 clock pessimism                                        -0.793       6.148                          
 clock uncertainty                                       0.000       6.148                          

 Hold time                                               0.028       6.176                          

 Data required time                                                  6.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.176                          
 Data arrival time                                                  -6.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.941
  Launch Clock Delay      :  6.147
  Clock Pessimism Removal :  -0.793

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.306       6.147         ntclkbufg_1      
 CLMA_70_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/CLK

 CLMA_70_20/Q2                     tco                   0.197       6.344 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/Q
                                   net (fanout=1)        0.138       6.482         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1 [9]
 CLMA_70_20/CD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/D

 Data arrival time                                                   6.482         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.503       6.941         ntclkbufg_1      
 CLMA_70_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/CLK
 clock pessimism                                        -0.793       6.148                          
 clock uncertainty                                       0.000       6.148                          

 Hold time                                               0.027       6.175                          

 Data required time                                                  6.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.175                          
 Data arrival time                                                  -6.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.112
  Launch Clock Delay      :  6.960
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.206       7.166 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     2.154       9.320         SYSRESETn        
 CLMA_46_32/Y2                     td                    0.312       9.632 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.200       9.832         u_aq_axi_master/N540
 CLMA_46_32/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.832         Logic Levels: 1  
                                                                                   Logic: 0.518ns(18.036%), Route: 2.354ns(81.964%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.271      16.112         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.497      16.609                          
 clock uncertainty                                      -0.150      16.459                          

 Setup time                                             -0.223      16.236                          

 Data required time                                                 16.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.236                          
 Data arrival time                                                  -9.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.906
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322       6.163         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.197       6.360 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     1.785       8.145         SYSRESETn        
 CLMA_46_32/Y2                     td                    0.277       8.422 f       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.152       8.574         u_aq_axi_master/N540
 CLMA_46_32/CE                                                             f       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.574         Logic Levels: 1  
                                                                                   Logic: 0.474ns(19.660%), Route: 1.937ns(80.340%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.468       6.906         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.497       6.409                          
 clock uncertainty                                       0.150       6.559                          

 Hold time                                              -0.186       6.373                          

 Data required time                                                  6.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.373                          
 Data arrival time                                                  -8.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.167
  Launch Clock Delay      :  5.802
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.802         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       6.238 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.238         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.238         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       6.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.167         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.636       7.803                          
 clock uncertainty                                      -0.150       7.653                          

 Setup time                                             -0.065       7.588                          

 Data required time                                                  7.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.588                          
 Data arrival time                                                  -6.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.167
  Launch Clock Delay      :  5.802
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.802         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       6.238 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.238         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.238         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       6.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.167         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.636       7.803                          
 clock uncertainty                                      -0.150       7.653                          

 Setup time                                             -0.065       7.588                          

 Data required time                                                  7.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.588                          
 Data arrival time                                                  -6.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.167
  Launch Clock Delay      :  5.802
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.802         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       6.238 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.238         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.238         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       6.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.167         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.636       7.803                          
 clock uncertainty                                      -0.150       7.653                          

 Setup time                                             -0.065       7.588                          

 Data required time                                                  7.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.588                          
 Data arrival time                                                  -6.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.823
  Launch Clock Delay      :  5.157
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.157         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       5.518 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.518         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.518         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.823         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.636       5.187                          
 clock uncertainty                                       0.000       5.187                          

 Hold time                                              -0.043       5.144                          

 Data required time                                                  5.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.144                          
 Data arrival time                                                  -5.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.823
  Launch Clock Delay      :  5.157
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.157         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       5.518 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.518         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.518         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.823         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.636       5.187                          
 clock uncertainty                                       0.000       5.187                          

 Hold time                                              -0.043       5.144                          

 Data required time                                                  5.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.144                          
 Data arrival time                                                  -5.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.823
  Launch Clock Delay      :  5.157
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.157         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       5.518 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.518         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.518         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.823         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.636       5.187                          
 clock uncertainty                                       0.000       5.187                          

 Hold time                                              -0.043       5.144                          

 Data required time                                                  5.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.144                          
 Data arrival time                                                  -5.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.107
  Launch Clock Delay      :  6.904
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.904         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q0                     tco                   0.209       7.113 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.242       7.355         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.355         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.341%), Route: 0.242ns(53.659%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       8.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.107         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.107         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.497       9.604                          
 clock uncertainty                                      -0.150       9.454                          

 Setup time                                             -0.588       8.866                          

 Data required time                                                  8.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.866                          
 Data arrival time                                                  -7.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.107
  Launch Clock Delay      :  6.900
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465       6.900         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMS_26_77/Q1                     tco                   0.209       7.109 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.239       7.348         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMS_26_77/Y1                     td                    0.167       7.515 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.355       7.870         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.870         Logic Levels: 1  
                                                                                   Logic: 0.376ns(38.763%), Route: 0.594ns(61.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       8.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.107         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.107         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.497       9.604                          
 clock uncertainty                                      -0.150       9.454                          

 Setup time                                             -0.051       9.403                          

 Data required time                                                  9.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.403                          
 Data arrival time                                                  -7.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.533                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.107
  Launch Clock Delay      :  6.904
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.904         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.209       7.113 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.237       7.350         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.350         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.861%), Route: 0.237ns(53.139%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       8.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.530 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.894         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.107         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.107 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.107         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.497       9.604                          
 clock uncertainty                                      -0.150       9.454                          

 Setup time                                             -0.541       8.913                          

 Data required time                                                  8.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.913                          
 Data arrival time                                                  -7.350                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.743
  Launch Clock Delay      :  6.112
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273       6.112         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q0                     tco                   0.197       6.309 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.184       6.493         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.493         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.706%), Route: 0.184ns(48.294%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.743         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.743         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.497       5.246                          
 clock uncertainty                                       0.150       5.396                          

 Hold time                                               0.416       5.812                          

 Data required time                                                  5.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.812                          
 Data arrival time                                                  -6.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.681                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.743
  Launch Clock Delay      :  6.112
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273       6.112         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.197       6.309 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.181       6.490         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.490         Logic Levels: 0  
                                                                                   Logic: 0.197ns(52.116%), Route: 0.181ns(47.884%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.743         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.743         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.497       5.246                          
 clock uncertainty                                       0.150       5.396                          

 Hold time                                               0.404       5.800                          

 Data required time                                                  5.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.800                          
 Data arrival time                                                  -6.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.690                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.848  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.743
  Launch Clock Delay      :  6.094
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.255       6.094         ntclkbufg_0      
 CLMA_30_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMA_30_68/Q1                     tco                   0.198       6.292 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.348       6.640         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   6.640         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.264%), Route: 0.348ns(63.736%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.499         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.743         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.743 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.743         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.497       5.246                          
 clock uncertainty                                       0.150       5.396                          

 Hold time                                               0.529       5.925                          

 Data required time                                                  5.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.925                          
 Data arrival time                                                  -6.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.715                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.406
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.466       5.055         rx_clki_clkbufg  
 CLMA_130_80/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK

 CLMA_130_80/Q0                    tco                   0.209       5.264 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.770       6.034         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
 CLMA_130_36/Y0                    td                    0.171       6.205 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.454       6.659         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29587
 CLMA_130_32/Y2                    td                    0.173       6.832 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.357       7.189         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29590
 CLMA_130_29/Y0                    td                    0.131       7.320 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.580       7.900         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24650
 CLMA_130_17/Y2                    td                    0.227       8.127 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/gateop_perm/Z
                                   net (fanout=5)        0.586       8.713         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
 CLMS_126_29/Y0                    td                    0.310       9.023 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.499       9.522         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28763
 CLMA_118_16/Y0                    td                    0.171       9.693 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.365      10.058         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28766
 CLMA_118_25/D1                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1

 Data arrival time                                                  10.058         Logic Levels: 6  
                                                                                   Logic: 1.392ns(27.823%), Route: 3.611ns(72.177%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.277    1004.406         rx_clki_clkbufg  
 CLMA_118_25/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.618    1005.024                          
 clock uncertainty                                      -0.050    1004.974                          

 Setup time                                             -0.143    1004.831                          

 Data required time                                               1004.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.831                          
 Data arrival time                                                 -10.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.404
  Launch Clock Delay      :  5.041
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.452       5.041         rx_clki_clkbufg  
 CLMA_130_192/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/CLK

 CLMA_130_192/Q3                   tco                   0.206       5.247 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/Q
                                   net (fanout=18)       1.765       7.012         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [0]
 CLMS_126_77/Y1                    td                    0.167       7.179 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N147_8/gateop_perm/Z
                                   net (fanout=2)        0.365       7.544         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N28292
 CLMA_130_80/Y3                    td                    0.167       7.711 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.371       8.082         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_130_100/Y3                   td                    0.135       8.217 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_2/gateop_perm/Z
                                   net (fanout=1)        0.361       8.578         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N30326
 CLMS_126_97/Y0                    td                    0.226       8.804 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.359       9.163         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N19826
 CLMA_126_100/Y2                   td                    0.227       9.390 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.478       9.868         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMA_126_88/A4                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.868         Logic Levels: 5  
                                                                                   Logic: 1.128ns(23.369%), Route: 3.699ns(76.631%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.275    1004.404         rx_clki_clkbufg  
 CLMA_126_88/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.864                          
 clock uncertainty                                      -0.050    1004.814                          

 Setup time                                             -0.071    1004.743                          

 Data required time                                               1004.743                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.743                          
 Data arrival time                                                  -9.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.875                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.406
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.466       5.055         rx_clki_clkbufg  
 CLMA_130_80/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/CLK

 CLMA_130_80/Q0                    tco                   0.209       5.264 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[13]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.770       6.034         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [13]
 CLMA_130_36/Y0                    td                    0.171       6.205 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.454       6.659         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29587
 CLMA_130_32/Y2                    td                    0.173       6.832 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.357       7.189         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29590
 CLMA_130_29/Y0                    td                    0.131       7.320 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.580       7.900         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24650
 CLMA_130_17/Y2                    td                    0.227       8.127 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/gateop_perm/Z
                                   net (fanout=5)        0.446       8.573         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
 CLMA_126_12/Y1                    td                    0.307       8.880 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_2/gateop_perm/Z
                                   net (fanout=1)        0.612       9.492         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28759
 CLMA_118_25/Y2                    td                    0.173       9.665 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/gateop_perm/Z
                                   net (fanout=1)        0.240       9.905         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N28767
 CLMA_118_25/D0                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   9.905         Logic Levels: 6  
                                                                                   Logic: 1.391ns(28.680%), Route: 3.459ns(71.320%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.277    1004.406         rx_clki_clkbufg  
 CLMA_118_25/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.618    1005.024                          
 clock uncertainty                                      -0.050    1004.974                          

 Setup time                                             -0.103    1004.871                          

 Data required time                                               1004.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.871                          
 Data arrival time                                                  -9.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.966                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[3]/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.126
  Launch Clock Delay      :  4.444
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.315       4.444         rx_clki_clkbufg  
 CLMA_130_244/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[2]/opit_0_L5Q_perm/CLK

 CLMA_130_244/Q2                   tco                   0.197       4.641 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.234       4.875         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr [2]
 CLMA_130_249/A4                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.875         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.708%), Route: 0.234ns(54.292%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.537       5.126         rx_clki_clkbufg  
 CLMA_130_249/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wrdata_addr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.460       4.666                          
 clock uncertainty                                       0.000       4.666                          

 Hold time                                              -0.055       4.611                          

 Data required time                                                  4.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.611                          
 Data arrival time                                                  -4.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/I3
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.130
  Launch Clock Delay      :  4.448
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.319       4.448         rx_clki_clkbufg  
 CLMS_134_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[9]/opit_0_L5Q_perm/CLK

 CLMS_134_245/Q2                   tco                   0.197       4.645 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt[9]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.234       4.879         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfpt [9]
 CLMS_134_249/B0                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   4.879         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.708%), Route: 0.234ns(54.292%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.541       5.130         rx_clki_clkbufg  
 CLMS_134_249/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.460       4.670                          
 clock uncertainty                                       0.000       4.670                          

 Hold time                                              -0.082       4.588                          

 Data required time                                                  4.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.588                          
 Data arrival time                                                  -4.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/I0
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.130
  Launch Clock Delay      :  4.448
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.319       4.448         rx_clki_clkbufg  
 CLMS_134_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/CLK

 CLMS_134_245/Q1                   tco                   0.197       4.645 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct/opit_0_L5Q_perm/Q
                                   net (fanout=17)       0.237       4.882         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/dptct
 CLMS_134_249/BD                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   4.882         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.392%), Route: 0.237ns(54.608%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.541       5.130         rx_clki_clkbufg  
 CLMS_134_249/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ptct[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.460       4.670                          
 clock uncertainty                                       0.000       4.670                          

 Hold time                                              -0.088       4.582                          

 Data required time                                                  4.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.582                          
 Data arrival time                                                  -4.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[4]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.103
  Launch Clock Delay      :  6.896
  Clock Pessimism Removal :  0.596

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.461       6.896         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.206       7.102 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.745       8.847         u_DDR3/global_reset_n
 CLMA_30_168/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[4]/opit_0_inv/RS

 Data arrival time                                                   8.847         Logic Levels: 0  
                                                                                   Logic: 0.206ns(10.559%), Route: 1.745ns(89.441%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264      26.103         ntclkbufg_0      
 CLMA_30_168/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.596      26.699                          
 clock uncertainty                                      -0.150      26.549                          

 Recovery time                                          -0.212      26.337                          

 Data required time                                                 26.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.337                          
 Data arrival time                                                  -8.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.103
  Launch Clock Delay      :  6.896
  Clock Pessimism Removal :  0.596

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.461       6.896         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.206       7.102 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.745       8.847         u_DDR3/global_reset_n
 CLMA_30_168/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RS

 Data arrival time                                                   8.847         Logic Levels: 0  
                                                                                   Logic: 0.206ns(10.559%), Route: 1.745ns(89.441%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264      26.103         ntclkbufg_0      
 CLMA_30_168/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/CLK
 clock pessimism                                         0.596      26.699                          
 clock uncertainty                                      -0.150      26.549                          

 Recovery time                                          -0.212      26.337                          

 Data required time                                                 26.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.337                          
 Data arrival time                                                  -8.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.103
  Launch Clock Delay      :  6.896
  Clock Pessimism Removal :  0.596

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.461       6.896         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.206       7.102 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       1.745       8.847         u_DDR3/global_reset_n
 CLMA_30_168/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/RS

 Data arrival time                                                   8.847         Logic Levels: 0  
                                                                                   Logic: 0.206ns(10.559%), Route: 1.745ns(89.441%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      24.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264      26.103         ntclkbufg_0      
 CLMA_30_168/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.596      26.699                          
 clock uncertainty                                      -0.150      26.549                          

 Recovery time                                          -0.212      26.337                          

 Data required time                                                 26.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.337                          
 Data arrival time                                                  -8.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.901
  Launch Clock Delay      :  6.103
  Clock Pessimism Removal :  -0.766

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264       6.103         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.197       6.300 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.262       6.562         u_DDR3/global_reset_n
 CLMA_30_37/RSCO                   td                    0.092       6.654 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.654         _N1184           
 CLMA_30_41/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.654         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.450%), Route: 0.262ns(47.550%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.466       6.901         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.135                          
 clock uncertainty                                       0.000       6.135                          

 Removal time                                            0.000       6.135                          

 Data required time                                                  6.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.135                          
 Data arrival time                                                  -6.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.901
  Launch Clock Delay      :  6.103
  Clock Pessimism Removal :  -0.766

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264       6.103         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.197       6.300 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.262       6.562         u_DDR3/global_reset_n
 CLMA_30_37/RSCO                   td                    0.092       6.654 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.654         _N1184           
 CLMA_30_41/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.654         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.450%), Route: 0.262ns(47.550%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.466       6.901         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.135                          
 clock uncertainty                                       0.000       6.135                          

 Removal time                                            0.000       6.135                          

 Data required time                                                  6.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.135                          
 Data arrival time                                                  -6.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.901
  Launch Clock Delay      :  6.103
  Clock Pessimism Removal :  -0.766

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264       6.103         ntclkbufg_0      
 CLMA_30_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_44/Q0                     tco                   0.197       6.300 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.262       6.562         u_DDR3/global_reset_n
 CLMA_30_37/RSCO                   td                    0.092       6.654 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.654         _N1184           
 CLMA_30_41/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.654         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.450%), Route: 0.262ns(47.550%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.466       6.901         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.135                          
 clock uncertainty                                       0.000       6.135                          

 Removal time                                            0.000       6.135                          

 Data required time                                                  6.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.135                          
 Data arrival time                                                  -6.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[2]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.141
  Launch Clock Delay      :  6.960
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.206       7.166 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     2.669       9.835         SYSRESETn        
 CLMA_86_160/RSCO                  td                    0.094       9.929 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/i_biu_rfault/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.929         _N141            
 CLMA_86_164/RSCO                  td                    0.078      10.007 r       u_integration_kit_dbg/gen_ahb_mem_0.u_cmsdk_ahb_mem/addr[30]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.007         _N140            
 CLMA_86_168/RSCO                  td                    0.078      10.085 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[0]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.085         _N139            
 CLMA_86_172/RSCO                  td                    0.078      10.163 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[31]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.163         _N138            
 CLMA_86_176/RSCO                  td                    0.078      10.241 r       u_sd_top/dat_buf[18]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000      10.241         _N137            
 CLMA_86_180/RSCO                  td                    0.078      10.319 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HWDATA[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.319         _N136            
 CLMA_86_188/RSCO                  td                    0.078      10.397 r       u_sd_top/WR_FINISH/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.397         _N135            
 CLMA_86_192/RSCO                  td                    0.078      10.475 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[26]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.475         _N134            
 CLMA_86_196/RSCO                  td                    0.078      10.553 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[31]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      10.553         _N133            
 CLMA_86_200/RSCO                  td                    0.078      10.631 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/hsize_1_0[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.631         _N132            
 CLMA_86_204/RSCO                  td                    0.078      10.709 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[15]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.709         _N131            
 CLMA_86_208/RSCO                  td                    0.078      10.787 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.787         _N130            
 CLMA_86_212/RSCO                  td                    0.078      10.865 r       u_sd_top/CTRL[17]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.865         _N129            
 CLMA_86_216/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.865         Logic Levels: 13 
                                                                                   Logic: 1.236ns(31.652%), Route: 2.669ns(68.348%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.300      16.141         ntclkbufg_2      
 CLMA_86_216/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/HADDR[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.597      16.738                          
 clock uncertainty                                      -0.150      16.588                          

 Recovery time                                           0.000      16.588                          

 Data required time                                                 16.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.588                          
 Data arrival time                                                 -10.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.723                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[13]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.142
  Launch Clock Delay      :  6.960
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.206       7.166 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     2.706       9.872         SYSRESETn        
 CLMA_106_88/RSCO                  td                    0.094       9.966 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/int_addr[0]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.966         _N497            
 CLMA_106_92/RSCO                  td                    0.078      10.044 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.044         _N496            
 CLMA_106_96/RSCO                  td                    0.078      10.122 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.122         _N495            
 CLMA_106_100/RSCO                 td                    0.078      10.200 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[16]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.200         _N494            
 CLMA_106_104/RSCO                 td                    0.078      10.278 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/addr_len[11]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.278         _N493            
 CLMA_106_108/RSCO                 td                    0.078      10.356 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.356         _N492            
 CLMA_106_112/RSCO                 td                    0.078      10.434 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/addr_len[22]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.434         _N491            
 CLMA_106_116/RSCO                 td                    0.078      10.512 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/int_addr[12]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.512         _N490            
 CLMA_106_120/RSCO                 td                    0.078      10.590 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.590         _N489            
 CLMA_106_124/RSCO                 td                    0.078      10.668 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/int_addr[31]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.668         _N488            
 CLMA_106_128/RSCO                 td                    0.078      10.746 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/addr_len[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.746         _N487            
 CLMA_106_132/RSCO                 td                    0.078      10.824 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[12]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.824         _N486            
 CLMA_106_136/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[13]/opit_0_inv/RS

 Data arrival time                                                  10.824         Logic Levels: 12 
                                                                                   Logic: 1.158ns(29.969%), Route: 2.706ns(70.031%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.301      16.142         ntclkbufg_2      
 CLMA_106_136/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[13]/opit_0_inv/CLK
 clock pessimism                                         0.597      16.739                          
 clock uncertainty                                      -0.150      16.589                          

 Recovery time                                           0.000      16.589                          

 Data required time                                                 16.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.589                          
 Data arrival time                                                 -10.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[8]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.142
  Launch Clock Delay      :  6.960
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.206       7.166 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     2.706       9.872         SYSRESETn        
 CLMA_106_88/RSCO                  td                    0.094       9.966 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/int_addr[0]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.966         _N497            
 CLMA_106_92/RSCO                  td                    0.078      10.044 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.044         _N496            
 CLMA_106_96/RSCO                  td                    0.078      10.122 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.122         _N495            
 CLMA_106_100/RSCO                 td                    0.078      10.200 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[16]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.200         _N494            
 CLMA_106_104/RSCO                 td                    0.078      10.278 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/addr_len[11]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.278         _N493            
 CLMA_106_108/RSCO                 td                    0.078      10.356 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/awaddr_d[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.356         _N492            
 CLMA_106_112/RSCO                 td                    0.078      10.434 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/addr_len[22]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.434         _N491            
 CLMA_106_116/RSCO                 td                    0.078      10.512 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/int_addr[12]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.512         _N490            
 CLMA_106_120/RSCO                 td                    0.078      10.590 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/awaddr_i[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.590         _N489            
 CLMA_106_124/RSCO                 td                    0.078      10.668 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/int_addr[31]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.668         _N488            
 CLMA_106_128/RSCO                 td                    0.078      10.746 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/addr_len[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.746         _N487            
 CLMA_106_132/RSCO                 td                    0.078      10.824 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[12]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.824         _N486            
 CLMA_106_136/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[8]/opit_0_inv/RS

 Data arrival time                                                  10.824         Logic Levels: 12 
                                                                                   Logic: 1.158ns(29.969%), Route: 2.706ns(70.031%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.301      16.142         ntclkbufg_2      
 CLMA_106_136/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_apb_port_v1_0/dmac[8]/opit_0_inv/CLK
 clock pessimism                                         0.597      16.739                          
 clock uncertainty                                      -0.150      16.589                          

 Recovery time                                           0.000      16.589                          

 Data required time                                                 16.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.589                          
 Data arrival time                                                 -10.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[1]/opit_0_inv_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.943
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322       6.163         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.197       6.360 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     0.375       6.735         SYSRESETn        
 CLMS_46_241/RSCO                  td                    0.092       6.827 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.827         _N1000           
 CLMS_46_245/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[1]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   6.827         Logic Levels: 1  
                                                                                   Logic: 0.289ns(43.524%), Route: 0.375ns(56.476%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.505       6.943         ntclkbufg_2      
 CLMS_46_245/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/tx_state[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.597       6.346                          
 clock uncertainty                                       0.000       6.346                          

 Removal time                                            0.000       6.346                          

 Data required time                                                  6.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.346                          
 Data arrival time                                                  -6.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.481                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_reload[18]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.960
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.770

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322       6.163         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.197       6.360 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     0.156       6.516         SYSRESETn        
 CLMA_42_253/RS                                                            f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_reload[18]/opit_0_inv/RS

 Data arrival time                                                   6.516         Logic Levels: 0  
                                                                                   Logic: 0.197ns(55.807%), Route: 0.156ns(44.193%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_253/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_reload[18]/opit_0_inv/CLK
 clock pessimism                                        -0.770       6.190                          
 clock uncertainty                                       0.000       6.190                          

 Removal time                                           -0.186       6.004                          

 Data required time                                                  6.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.004                          
 Data arrival time                                                  -6.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_reload[17]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.960
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.770

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322       6.163         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.197       6.360 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     0.156       6.516         SYSRESETn        
 CLMA_42_253/RS                                                            f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_reload[17]/opit_0_inv/RS

 Data arrival time                                                   6.516         Logic Levels: 0  
                                                                                   Logic: 0.197ns(55.807%), Route: 0.156ns(44.193%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_253/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_nvic/u_ahb_os/tck_reload[17]/opit_0_inv/CLK
 clock pessimism                                        -0.770       6.190                          
 clock uncertainty                                       0.000       6.190                          

 Removal time                                           -0.186       6.004                          

 Data required time                                                  6.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.004                          
 Data arrival time                                                  -6.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.116
  Launch Clock Delay      :  6.900
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465       6.900         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.206       7.106 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.602       9.708         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.143       9.851 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.620      10.471         u_rst_gen/N3     
 CLMS_38_297/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.471         Logic Levels: 1  
                                                                                   Logic: 0.349ns(9.773%), Route: 3.222ns(90.227%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.275      16.116         ntclkbufg_2      
 CLMS_38_297/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.497      16.613                          
 clock uncertainty                                      -0.150      16.463                          

 Recovery time                                          -0.212      16.251                          

 Data required time                                                 16.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.251                          
 Data arrival time                                                 -10.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.116
  Launch Clock Delay      :  6.900
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465       6.900         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.206       7.106 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.602       9.708         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.143       9.851 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.620      10.471         u_rst_gen/N3     
 CLMS_38_297/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  10.471         Logic Levels: 1  
                                                                                   Logic: 0.349ns(9.773%), Route: 3.222ns(90.227%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.275      16.116         ntclkbufg_2      
 CLMS_38_297/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.497      16.613                          
 clock uncertainty                                      -0.150      16.463                          

 Recovery time                                          -0.212      16.251                          

 Data required time                                                 16.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.251                          
 Data arrival time                                                 -10.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.111
  Launch Clock Delay      :  6.900
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.067 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.435         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.435 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465       6.900         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.206       7.106 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.602       9.708         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.143       9.851 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.620      10.471         u_rst_gen/N3     
 CLMS_38_297/RSCO                  td                    0.102      10.573 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.573         _N459            
 CLMS_38_301/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  10.573         Logic Levels: 2  
                                                                                   Logic: 0.451ns(12.279%), Route: 3.222ns(87.721%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.270      16.111         ntclkbufg_2      
 CLMS_38_301/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.497      16.608                          
 clock uncertainty                                      -0.150      16.458                          

 Recovery time                                           0.000      16.458                          

 Data required time                                                 16.458                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.458                          
 Data arrival time                                                 -10.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.885                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.908
  Launch Clock Delay      :  6.107
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268       6.107         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.198       6.305 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.970       8.275         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.126       8.401 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.486       8.887         u_rst_gen/N3     
 CLMS_38_297/RSCO                  td                    0.092       8.979 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.979         _N459            
 CLMS_38_301/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   8.979         Logic Levels: 2  
                                                                                   Logic: 0.416ns(14.485%), Route: 2.456ns(85.515%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.470       6.908         ntclkbufg_2      
 CLMS_38_301/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.497       6.411                          
 clock uncertainty                                       0.150       6.561                          

 Removal time                                            0.000       6.561                          

 Data required time                                                  6.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.561                          
 Data arrival time                                                  -8.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.418                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.913
  Launch Clock Delay      :  6.107
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268       6.107         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.198       6.305 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.970       8.275         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.126       8.401 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.486       8.887         u_rst_gen/N3     
 CLMS_38_297/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   8.887         Logic Levels: 1  
                                                                                   Logic: 0.324ns(11.655%), Route: 2.456ns(88.345%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.475       6.913         ntclkbufg_2      
 CLMS_38_297/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.497       6.416                          
 clock uncertainty                                       0.150       6.566                          

 Removal time                                           -0.195       6.371                          

 Data required time                                                  6.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.371                          
 Data arrival time                                                  -8.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.913
  Launch Clock Delay      :  6.107
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.520 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.839         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268       6.107         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.198       6.305 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.970       8.275         nt_LED[2]        
 CLMS_38_253/Y1                    td                    0.126       8.401 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.486       8.887         u_rst_gen/N3     
 CLMS_38_297/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   8.887         Logic Levels: 1  
                                                                                   Logic: 0.324ns(11.655%), Route: 2.456ns(88.345%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.475       6.913         ntclkbufg_2      
 CLMS_38_297/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.497       6.416                          
 clock uncertainty                                       0.150       6.566                          

 Removal time                                           -0.195       6.371                          

 Data required time                                                  6.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.371                          
 Data arrival time                                                  -8.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.516                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.156
  Launch Clock Delay      :  6.938
  Clock Pessimism Removal :  0.755

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.500       6.938         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.209       7.147 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.605       7.752         frame_read_write_m0/write_fifo_aclr
 CLMA_70_13/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.752         Logic Levels: 0  
                                                                                   Logic: 0.209ns(25.676%), Route: 0.605ns(74.324%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.315      16.156         ntclkbufg_1      
 CLMA_70_13/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.755      16.911                          
 clock uncertainty                                      -0.150      16.761                          

 Recovery time                                          -0.223      16.538                          

 Data required time                                                 16.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.538                          
 Data arrival time                                                  -7.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.786                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.156
  Launch Clock Delay      :  6.938
  Clock Pessimism Removal :  0.755

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.500       6.938         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.209       7.147 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.605       7.752         frame_read_write_m0/write_fifo_aclr
 CLMA_70_13/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.752         Logic Levels: 0  
                                                                                   Logic: 0.209ns(25.676%), Route: 0.605ns(74.324%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.315      16.156         ntclkbufg_1      
 CLMA_70_13/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.755      16.911                          
 clock uncertainty                                      -0.150      16.761                          

 Recovery time                                          -0.223      16.538                          

 Data required time                                                 16.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.538                          
 Data arrival time                                                  -7.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.786                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.161
  Launch Clock Delay      :  6.938
  Clock Pessimism Removal :  0.755

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.500       6.938         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.206       7.144 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.603       7.747         frame_read_write_m0/write_fifo_aclr
 CLMA_70_8/RS                                                              f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.747         Logic Levels: 0  
                                                                                   Logic: 0.206ns(25.464%), Route: 0.603ns(74.536%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.320      16.161         ntclkbufg_1      
 CLMA_70_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.755      16.916                          
 clock uncertainty                                      -0.150      16.766                          

 Recovery time                                          -0.212      16.554                          

 Data required time                                                 16.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.554                          
 Data arrival time                                                  -7.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.807                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.946
  Launch Clock Delay      :  6.145
  Clock Pessimism Removal :  -0.755

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.304       6.145         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.198       6.343 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.351       6.694         frame_read_write_m0/write_fifo_aclr
 CLMS_78_21/RSCO                   td                    0.092       6.786 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=1)        0.000       6.786         _N1138           
 CLMS_78_25/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/RS

 Data arrival time                                                   6.786         Logic Levels: 1  
                                                                                   Logic: 0.290ns(45.242%), Route: 0.351ns(54.758%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.508       6.946         ntclkbufg_1      
 CLMS_78_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.755       6.191                          
 clock uncertainty                                       0.000       6.191                          

 Removal time                                            0.000       6.191                          

 Data required time                                                  6.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.191                          
 Data arrival time                                                  -6.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.595                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.947
  Launch Clock Delay      :  6.145
  Clock Pessimism Removal :  -0.767

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.304       6.145         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.197       6.342 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.262       6.604         frame_read_write_m0/write_fifo_aclr
 CLMA_82_20/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.604         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.919%), Route: 0.262ns(57.081%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.509       6.947         ntclkbufg_1      
 CLMA_82_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.767       6.180                          
 clock uncertainty                                       0.000       6.180                          

 Removal time                                           -0.186       5.994                          

 Data required time                                                  5.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.994                          
 Data arrival time                                                  -6.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.610                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.947
  Launch Clock Delay      :  6.145
  Clock Pessimism Removal :  -0.767

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.304       6.145         ntclkbufg_1      
 CLMA_82_29/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.197       6.342 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.262       6.604         frame_read_write_m0/write_fifo_aclr
 CLMA_82_20/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.604         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.919%), Route: 0.262ns(57.081%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.509       6.947         ntclkbufg_1      
 CLMA_82_20/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.767       6.180                          
 clock uncertainty                                       0.000       6.180                          

 Removal time                                           -0.186       5.994                          

 Data required time                                                  5.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.994                          
 Data arrival time                                                  -6.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.610                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.127
  Launch Clock Delay      :  6.960
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.206       7.166 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     2.496       9.662         SYSRESETn        
 CLMA_58_0/RSCO                    td                    0.094       9.756 r       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.756         _N70             
 CLMA_58_4/RSCO                    td                    0.078       9.834 r       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.834         _N69             
 CLMA_58_8/RSCO                    td                    0.078       9.912 r       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.912         _N68             
 CLMA_58_12/RSCO                   td                    0.078       9.990 r       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.990         _N67             
 CLMA_58_16/RSCO                   td                    0.078      10.068 r       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.068         _N66             
 CLMA_58_20/RSCO                   td                    0.078      10.146 r       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.146         _N65             
 CLMA_58_24/RSCO                   td                    0.078      10.224 r       u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.224         _N64             
 CLMA_58_28/RSCI                                                           r       u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.224         Logic Levels: 7  
                                                                                   Logic: 0.768ns(23.529%), Route: 2.496ns(76.471%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.286      16.127         ntclkbufg_1      
 CLMA_58_28/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.497      16.624                          
 clock uncertainty                                      -0.150      16.474                          

 Recovery time                                           0.000      16.474                          

 Data required time                                                 16.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.474                          
 Data arrival time                                                 -10.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.127
  Launch Clock Delay      :  6.960
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.206       7.166 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     2.496       9.662         SYSRESETn        
 CLMA_58_0/RSCO                    td                    0.094       9.756 r       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.756         _N70             
 CLMA_58_4/RSCO                    td                    0.078       9.834 r       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.834         _N69             
 CLMA_58_8/RSCO                    td                    0.078       9.912 r       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.912         _N68             
 CLMA_58_12/RSCO                   td                    0.078       9.990 r       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.990         _N67             
 CLMA_58_16/RSCO                   td                    0.078      10.068 r       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.068         _N66             
 CLMA_58_20/RSCO                   td                    0.078      10.146 r       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.146         _N65             
 CLMA_58_24/RSCO                   td                    0.078      10.224 r       u_aq_axi_master/rd_fifo_cnt[27]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.224         _N64             
 CLMA_58_28/RSCI                                                           r       u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.224         Logic Levels: 7  
                                                                                   Logic: 0.768ns(23.529%), Route: 2.496ns(76.471%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.286      16.127         ntclkbufg_1      
 CLMA_58_28/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.497      16.624                          
 clock uncertainty                                      -0.150      16.474                          

 Recovery time                                           0.000      16.474                          

 Data required time                                                 16.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.474                          
 Data arrival time                                                 -10.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.132
  Launch Clock Delay      :  6.960
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.522       6.960         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.206       7.166 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     2.496       9.662         SYSRESETn        
 CLMA_58_0/RSCO                    td                    0.094       9.756 r       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.756         _N70             
 CLMA_58_4/RSCO                    td                    0.078       9.834 r       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.834         _N69             
 CLMA_58_8/RSCO                    td                    0.078       9.912 r       u_aq_axi_master/rd_fifo_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.912         _N68             
 CLMA_58_12/RSCO                   td                    0.078       9.990 r       u_aq_axi_master/rd_fifo_cnt[15]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.990         _N67             
 CLMA_58_16/RSCO                   td                    0.078      10.068 r       u_aq_axi_master/rd_fifo_cnt[19]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.068         _N66             
 CLMA_58_20/RSCO                   td                    0.078      10.146 r       u_aq_axi_master/rd_fifo_cnt[23]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.146         _N65             
 CLMA_58_24/RSCI                                                           r       u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.146         Logic Levels: 6  
                                                                                   Logic: 0.690ns(21.657%), Route: 2.496ns(78.343%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235      14.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.841         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.841 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.291      16.132         ntclkbufg_1      
 CLMA_58_24/CLK                                                            r       u_aq_axi_master/rd_fifo_cnt[25]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.497      16.629                          
 clock uncertainty                                      -0.150      16.479                          

 Recovery time                                           0.000      16.479                          

 Data required time                                                 16.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.479                          
 Data arrival time                                                 -10.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[30]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.884
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322       6.163         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.197       6.360 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     1.586       7.946         SYSRESETn        
 CLMA_42_73/RS                                                             f       u_aq_axi_master/reg_wr_adrs[30]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.946         Logic Levels: 0  
                                                                                   Logic: 0.197ns(11.049%), Route: 1.586ns(88.951%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.446       6.884         ntclkbufg_1      
 CLMA_42_73/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[30]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.497       6.387                          
 clock uncertainty                                       0.150       6.537                          

 Removal time                                           -0.186       6.351                          

 Data required time                                                  6.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.351                          
 Data arrival time                                                  -7.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[29]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.884
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322       6.163         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.197       6.360 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     1.586       7.946         SYSRESETn        
 CLMA_42_73/RS                                                             f       u_aq_axi_master/reg_wr_adrs[29]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.946         Logic Levels: 0  
                                                                                   Logic: 0.197ns(11.049%), Route: 1.586ns(88.951%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.446       6.884         ntclkbufg_1      
 CLMA_42_73/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.497       6.387                          
 clock uncertainty                                       0.150       6.537                          

 Removal time                                           -0.186       6.351                          

 Data required time                                                  6.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.351                          
 Data arrival time                                                  -7.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[5]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.904
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.235       4.180         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.522 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.841         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.841 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322       6.163         ntclkbufg_2      
 CLMA_42_252/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_42_252/Q0                    tco                   0.197       6.360 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1689)     1.627       7.987         SYSRESETn        
 CLMA_30_81/RS                                                             f       u_aq_axi_master/reg_wr_adrs[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.987         Logic Levels: 0  
                                                                                   Logic: 0.197ns(10.800%), Route: 1.627ns(89.200%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       5.438         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.438 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.466       6.904         ntclkbufg_1      
 CLMA_30_81/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.497       6.407                          
 clock uncertainty                                       0.150       6.557                          

 Removal time                                           -0.186       6.371                          

 Data required time                                                  6.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.371                          
 Data arrival time                                                  -7.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.616                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[3]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.414
  Launch Clock Delay      :  5.069
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.480       5.069         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_217/Q1                   tco                   0.209       5.278 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.240       5.518         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_217/Y1                   td                    0.143       5.661 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=146)      2.454       8.115         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_114_20/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.115         Logic Levels: 1  
                                                                                   Logic: 0.352ns(11.556%), Route: 2.694ns(88.444%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.285    1004.414         rx_clki_clkbufg  
 CLMA_114_20/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.874                          
 clock uncertainty                                      -0.050    1004.824                          

 Recovery time                                          -0.212    1004.612                          

 Data required time                                               1004.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.612                          
 Data arrival time                                                  -8.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[5]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.414
  Launch Clock Delay      :  5.069
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.480       5.069         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_217/Q1                   tco                   0.209       5.278 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.240       5.518         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_217/Y1                   td                    0.143       5.661 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=146)      2.454       8.115         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_114_20/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.115         Logic Levels: 1  
                                                                                   Logic: 0.352ns(11.556%), Route: 2.694ns(88.444%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.285    1004.414         rx_clki_clkbufg  
 CLMA_114_20/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.874                          
 clock uncertainty                                      -0.050    1004.824                          

 Recovery time                                          -0.212    1004.612                          

 Data required time                                               1004.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.612                          
 Data arrival time                                                  -8.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[1]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.414
  Launch Clock Delay      :  5.069
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.480       5.069         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_217/Q1                   tco                   0.209       5.278 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.240       5.518         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_217/Y1                   td                    0.143       5.661 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=146)      2.454       8.115         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_114_20/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.115         Logic Levels: 1  
                                                                                   Logic: 0.352ns(11.556%), Route: 2.694ns(88.444%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.285    1004.414         rx_clki_clkbufg  
 CLMA_114_20/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/lnty[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.874                          
 clock uncertainty                                      -0.050    1004.824                          

 Recovery time                                          -0.212    1004.612                          

 Data required time                                               1004.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.612                          
 Data arrival time                                                  -8.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[3]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.081
  Launch Clock Delay      :  4.412
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.283       4.412         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_217/Q2                   tco                   0.197       4.609 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.235       4.844         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_106_221/Y3                   td                    0.156       5.000 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=65)       0.278       5.278         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_102_220/RSCO                 td                    0.092       5.370 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[4]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.370         _N1228           
 CLMA_102_224/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[3]/opit_0/RS

 Data arrival time                                                   5.370         Logic Levels: 2  
                                                                                   Logic: 0.445ns(46.451%), Route: 0.513ns(53.549%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.492       5.081         rx_clki_clkbufg  
 CLMA_102_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[3]/opit_0/CLK
 clock pessimism                                        -0.618       4.463                          
 clock uncertainty                                       0.000       4.463                          

 Removal time                                            0.000       4.463                          

 Data required time                                                  4.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.463                          
 Data arrival time                                                  -5.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[2]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.081
  Launch Clock Delay      :  4.412
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.283       4.412         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_217/Q2                   tco                   0.197       4.609 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.235       4.844         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_106_221/Y3                   td                    0.156       5.000 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=65)       0.278       5.278         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_102_220/RSCO                 td                    0.092       5.370 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[4]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.370         _N1228           
 CLMA_102_224/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[2]/opit_0/RS

 Data arrival time                                                   5.370         Logic Levels: 2  
                                                                                   Logic: 0.445ns(46.451%), Route: 0.513ns(53.549%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.492       5.081         rx_clki_clkbufg  
 CLMA_102_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[2]/opit_0/CLK
 clock pessimism                                        -0.618       4.463                          
 clock uncertainty                                       0.000       4.463                          

 Removal time                                            0.000       4.463                          

 Data required time                                                  4.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.463                          
 Data arrival time                                                  -5.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[2]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.081
  Launch Clock Delay      :  4.412
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.283       4.412         rx_clki_clkbufg  
 CLMA_106_217/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_217/Q2                   tco                   0.197       4.609 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.235       4.844         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_106_221/Y3                   td                    0.156       5.000 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=65)       0.278       5.278         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_102_220/RSCO                 td                    0.092       5.370 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[4]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.370         _N1228           
 CLMA_102_224/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[2]/opit_0/RS

 Data arrival time                                                   5.370         Logic Levels: 2  
                                                                                   Logic: 0.445ns(46.451%), Route: 0.513ns(53.549%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.492       5.081         rx_clki_clkbufg  
 CLMA_102_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[2]/opit_0/CLK
 clock pessimism                                        -0.618       4.463                          
 clock uncertainty                                       0.000       4.463                          

 Removal time                                            0.000       4.463                          

 Data required time                                                  4.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.463                          
 Data arrival time                                                  -5.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.528       6.966         ntclkbufg_2      
 CLMA_14_269/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK

 CLMA_14_269/Q2                    tco                   0.209       7.175 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/Q
                                   net (fanout=1)        0.233       7.408         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [5]
 CLMA_18_268/Y2                    td                    0.308       7.716 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_6/gateop_perm/Z
                                   net (fanout=1)        0.239       7.955         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N30349
 CLMA_18_268/Y1                    td                    0.135       8.090 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=1)        0.470       8.560         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMA_14_289/Y0                    td                    0.131       8.691 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.597       9.288         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMA_14_276/Y3                    td                    0.143       9.431 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        1.022      10.453         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.081      10.534 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.534         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.029      12.563 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      12.653         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  12.653         Logic Levels: 6  
                                                                                   Logic: 3.036ns(53.385%), Route: 2.651ns(46.615%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : LED[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.505       6.943         ntclkbufg_2      
 CLMA_82_220/CLK                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_220/Q1                    tco                   0.209       7.152 r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.362       7.514         p0_out[1]        
 CLMS_78_217/Y2                    td                    0.279       7.793 f       N5_1/gateop_perm/Z
                                   net (fanout=1)        2.219      10.012         nt_LED[1]        
 IOL_151_113/DO                    td                    0.081      10.093 f       LED_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      10.093         LED_obuf[1]/ntO  
 IOBS_152_113/PAD                  td                    1.952      12.045 f       LED_obuf[1]/opit_0/O
                                   net (fanout=1)        0.168      12.213         LED[1]           
 V10                                                                       f       LED[1] (port)    

 Data arrival time                                                  12.213         Logic Levels: 3  
                                                                                   Logic: 2.521ns(47.837%), Route: 2.749ns(52.163%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_oen/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : i2c0_sda (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.605       4.677         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.070 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.438         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.489       6.927         ntclkbufg_2      
 CLMA_22_296/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_oen/opit_0_inv_MUX4TO1Q/CLK

 CLMA_22_296/Q0                    tco                   0.206       7.133 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/bit_controller/sda_oen/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=3)        2.895      10.028         sda_pad_o        
 IOL_151_210/TO                    td                    0.081      10.109 f       i2c0_sda_tri/opit_1/T
                                   net (fanout=1)        0.000      10.109         i2c0_sda_tri/ntT 
 IOBD_152_210/PAD                  tse                   2.029      12.138 f       i2c0_sda_tri/opit_0/IO
                                   net (fanout=1)        0.026      12.164         nt_i2c0_sda      
 J15                                                                       f       i2c0_sda (port)  

 Data arrival time                                                  12.164         Logic Levels: 2  
                                                                                   Logic: 2.316ns(44.224%), Route: 2.921ns(55.776%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 48.000 sec
Action report_timing: CPU time elapsed is 41.016 sec
Current time: Wed Jun  9 23:19:02 2021
Action report_timing: Peak memory pool usage is 645,050,368 bytes
Report timing is finished successfully.
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 5.671875 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/1/Desktop/jc/FPGA_Pro/pnr/generate_bitstream/m1_soc_top.sbit"
Generate programming file takes 46.531250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 57.000 sec
Action gen_bit_stream: CPU time elapsed is 51.266 sec
Current time: Wed Jun  9 23:20:02 2021
Action gen_bit_stream: Peak memory pool usage is 460,177,408 bytes
