
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
        <link rel="prev" href="../../env/resource/">
      
      
        <link rel="next" href="../lab4/">
      
      
      <link rel="icon" href="../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.6.1, mkdocs-material-9.6.15">
    
    
      
        <title>了解语言 - 重庆大学硬件综合设计实验文档</title>
      
    
    
      <link rel="stylesheet" href="../../assets/stylesheets/main.342714a4.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
    <script>__md_scope=new URL("../..",location),__md_hash=e=>[...e].reduce(((e,_)=>(e<<5)-e+_.charCodeAt(0)),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    <body dir="ltr">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#_1" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

<header class="md-header" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../.." title="重庆大学硬件综合设计实验文档" class="md-header__button md-logo" aria-label="重庆大学硬件综合设计实验文档" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M17 17H7V7h10m4 4V9h-2V7a2 2 0 0 0-2-2h-2V3h-2v2h-2V3H9v2H7c-1.11 0-2 .89-2 2v2H3v2h2v2H3v2h2v2a2 2 0 0 0 2 2h2v2h2v-2h2v2h2v-2h2a2 2 0 0 0 2-2v-2h2v-2h-2v-2m-6 2h-2v-2h2m2-2H9v6h6z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3zm0 5h18v2H3zm0 5h18v2H3z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            重庆大学硬件综合设计实验文档
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              了解语言
            
          </span>
        </div>
      </div>
    </div>
    
    
      <script>var palette=__md_get("__palette");if(palette&&palette.color){if("(prefers-color-scheme)"===palette.color.media){var media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']");palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent")}for(var[key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      
      
        <label class="md-header__button md-icon" for="__search">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        </label>
        <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" tabindex="0" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
      
    
    
      <div class="md-header__source">
        <a href="https://github.com/CQU-CS-LABs/CO-lab-docs-CQU" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.7.2 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81"/></svg>
  </div>
  <div class="md-source__repository">
    CO-lab-docs-CQU
  </div>
</a>
      </div>
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
            
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  
  
  
    <li class="md-tabs__item">
      <a href="../.." class="md-tabs__link">
        
  
  
    
  
  主页

      </a>
    </li>
  

      
        
  
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../../env/tools/" class="md-tabs__link">
          
  
  
  环境配置

        </a>
      </li>
    
  

      
        
  
  
  
    
  
  
    
    
      <li class="md-tabs__item md-tabs__item--active">
        <a href="./" class="md-tabs__link">
          
  
  
  基本任务

        </a>
      </li>
    
  

      
        
  
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../../ext/axi/" class="md-tabs__link">
          
  
  
  扩展实验

        </a>
      </li>
    
  

      
        
  
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../../tips/common/" class="md-tabs__link">
          
  
  
  调试技巧

        </a>
      </li>
    
  

      
        
  
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../../rv/intro/" class="md-tabs__link">
          
  
  
  RISC-V挑战组

        </a>
      </li>
    
  

      
    </ul>
  </div>
</nav>
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


  


<nav class="md-nav md-nav--primary md-nav--lifted" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../.." title="重庆大学硬件综合设计实验文档" class="md-nav__button md-logo" aria-label="重庆大学硬件综合设计实验文档" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M17 17H7V7h10m4 4V9h-2V7a2 2 0 0 0-2-2h-2V3h-2v2h-2V3H9v2H7c-1.11 0-2 .89-2 2v2H3v2h2v2H3v2h2v2a2 2 0 0 0 2 2h2v2h2v-2h2v2h2v-2h2a2 2 0 0 0 2-2v-2h2v-2h-2v-2m-6 2h-2v-2h2m2-2H9v6h6z"/></svg>

    </a>
    重庆大学硬件综合设计实验文档
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/CQU-CS-LABs/CO-lab-docs-CQU" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.7.2 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81"/></svg>
  </div>
  <div class="md-source__repository">
    CO-lab-docs-CQU
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../.." class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    主页
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
      
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" >
        
          
          <label class="md-nav__link" for="__nav_2" id="__nav_2_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    环境配置
    
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_2">
            <span class="md-nav__icon md-icon"></span>
            环境配置
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../env/tools/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    工具
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../env/resource/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    实验资料包
    
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
    
  
  
  
    
    
    
    
      
        
        
      
      
    
    
    <li class="md-nav__item md-nav__item--active md-nav__item--section md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" checked>
        
          
          <label class="md-nav__link" for="__nav_3" id="__nav_3_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    基本任务
    
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="true">
          <label class="md-nav__title" for="__nav_3">
            <span class="md-nav__icon md-icon"></span>
            基本任务
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  
  <span class="md-ellipsis">
    了解语言
    
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        
  
  
  <span class="md-ellipsis">
    了解语言
    
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#systemverilog" class="md-nav__link">
    <span class="md-ellipsis">
      SystemVerilog
    </span>
  </a>
  
    <nav class="md-nav" aria-label="SystemVerilog">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_2" class="md-nav__link">
    <span class="md-ellipsis">
      模块连接
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_3" class="md-nav__link">
    <span class="md-ellipsis">
      数据类型
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_4" class="md-nav__link">
    <span class="md-ellipsis">
      用户定义类型
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_5" class="md-nav__link">
    <span class="md-ellipsis">
      枚举类型
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_6" class="md-nav__link">
    <span class="md-ellipsis">
      结构体和联合体
    </span>
  </a>
  
    <nav class="md-nav" aria-label="结构体和联合体">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_7" class="md-nav__link">
    <span class="md-ellipsis">
      压缩和非压缩的区别
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_8" class="md-nav__link">
    <span class="md-ellipsis">
      常量
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_9" class="md-nav__link">
    <span class="md-ellipsis">
      字母值
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_10" class="md-nav__link">
    <span class="md-ellipsis">
      强制类型转换
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_11" class="md-nav__link">
    <span class="md-ellipsis">
      新增操作符
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_12" class="md-nav__link">
    <span class="md-ellipsis">
      唯一性和优先级
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_13" class="md-nav__link">
    <span class="md-ellipsis">
      新的过程
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_14" class="md-nav__link">
    <span class="md-ellipsis">
      系统函数
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_15" class="md-nav__link">
    <span class="md-ellipsis">
      其他
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#chisel" class="md-nav__link">
    <span class="md-ellipsis">
      Chisel
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#spinalhdl" class="md-nav__link">
    <span class="md-ellipsis">
      SpinalHDL
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab4/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    回顾计组实验四
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../extend_52/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    扩展到52条指令
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../extend_57/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    扩展到57条指令
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sram_soc/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    连接SRAM-SOC
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../basic_cache/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    基础Cache
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../handshake/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    多周期操作的握手信号
    
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
      
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" >
        
          
          <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    扩展实验
    
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_4">
            <span class="md-nav__icon md-icon"></span>
            扩展实验
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../ext/axi/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    AXI接口
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../ext/opt/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    性能优化
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../ext/cache/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    Cache
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../ext/mmu/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    MMU
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../ext/os/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    运行操作系统
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../ext/la32/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    LoongArch32
    
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
      
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5" >
        
          
          <label class="md-nav__link" for="__nav_5" id="__nav_5_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    调试技巧
    
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_5_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_5">
            <span class="md-nav__icon md-icon"></span>
            调试技巧
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../tips/common/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    常见问题
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../tips/wave_debug/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    使用波形图
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../tips/git/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    Git使用
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../tips/disasm/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    反汇编
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../tips/win-gtkwave/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    Windows原生GTKWave
    
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
      
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6" >
        
          
          <label class="md-nav__link" for="__nav_6" id="__nav_6_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    RISC-V挑战组
    
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_6_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6">
            <span class="md-nav__icon md-icon"></span>
            RISC-V挑战组
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../rv/intro/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    RISC-V指令集
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../rv/rv64i/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    RISC-V基础整数指令集
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../rv/rv64m/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    RISC-V整数乘除法扩展
    
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../rv/csr/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    RISC-V特权级与CSR
    
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#systemverilog" class="md-nav__link">
    <span class="md-ellipsis">
      SystemVerilog
    </span>
  </a>
  
    <nav class="md-nav" aria-label="SystemVerilog">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_2" class="md-nav__link">
    <span class="md-ellipsis">
      模块连接
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_3" class="md-nav__link">
    <span class="md-ellipsis">
      数据类型
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_4" class="md-nav__link">
    <span class="md-ellipsis">
      用户定义类型
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_5" class="md-nav__link">
    <span class="md-ellipsis">
      枚举类型
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_6" class="md-nav__link">
    <span class="md-ellipsis">
      结构体和联合体
    </span>
  </a>
  
    <nav class="md-nav" aria-label="结构体和联合体">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_7" class="md-nav__link">
    <span class="md-ellipsis">
      压缩和非压缩的区别
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_8" class="md-nav__link">
    <span class="md-ellipsis">
      常量
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_9" class="md-nav__link">
    <span class="md-ellipsis">
      字母值
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_10" class="md-nav__link">
    <span class="md-ellipsis">
      强制类型转换
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_11" class="md-nav__link">
    <span class="md-ellipsis">
      新增操作符
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_12" class="md-nav__link">
    <span class="md-ellipsis">
      唯一性和优先级
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_13" class="md-nav__link">
    <span class="md-ellipsis">
      新的过程
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_14" class="md-nav__link">
    <span class="md-ellipsis">
      系统函数
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_15" class="md-nav__link">
    <span class="md-ellipsis">
      其他
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#chisel" class="md-nav__link">
    <span class="md-ellipsis">
      Chisel
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#spinalhdl" class="md-nav__link">
    <span class="md-ellipsis">
      SpinalHDL
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  


  
  


<h1 id="_1">了解语言<a class="headerlink" href="#_1" title="Permanent link">&para;</a></h1>
<p>众重大计院学子所周知，我们所学习的硬件语言是 Verilog 。通过纯并行的思想展开了硬件编程的学习。但是本章节想介绍除开 Verilog 之外的其他语言。因为在尝试其他语言的时候，会存在更简洁、高效的使用，不用再为连线、模块烦恼啦。</p>
<h2 id="systemverilog">SystemVerilog<sup id="fnref:blog_sv"><a class="footnote-ref" href="#fn:blog_sv">1</a></sup><a class="headerlink" href="#systemverilog" title="Permanent link">&para;</a></h2>
<p>硬综语言选择中，强烈推荐 SystemVerilog，简单上手，且减少了很多重复性劳动（如接口操作、结构体设计等）。</p>
<h3 id="_2">模块连接<a class="headerlink" href="#_2" title="Permanent link">&para;</a></h3>
<p>接口（<code>interface</code>），定义在<code>interface</code>和<code>endinterface</code>之间，独立于模块。好处总结：
- 接口代码可以复用
- 更改模块的接口时，只需要更改interface内部，非常实用。</p>
<div class="highlight"><pre><span></span><code><span class="n">interface</span><span class="w"> </span><span class="n">if_id_bus</span><span class="p">;</span><span class="c1">// 定义接口</span>
<span class="kt">wire</span><span class="w"> </span><span class="n">read_request</span><span class="p">,</span><span class="w"> </span><span class="n">read_grant</span><span class="p">;</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="n">address</span><span class="p">,</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
<span class="n">endinterface</span>

<span class="k">module</span><span class="w"> </span><span class="n">RAM</span><span class="p">(</span>
<span class="w">    </span><span class="n">if_id_bus</span><span class="w"> </span><span class="n">io</span><span class="p">,</span><span class="w"> </span><span class="c1">// 使用接口</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span>
<span class="p">);</span>
<span class="w">    </span><span class="c1">//可以使用io.read_request引用接口中的一个信号</span>
<span class="w">    </span><span class="p">...</span>
<span class="k">endmodule</span>


<span class="k">module</span><span class="w"> </span><span class="n">CPU</span><span class="p">(</span>
<span class="w">    </span><span class="n">if_id_bus</span><span class="w"> </span><span class="n">io</span><span class="p">,</span><span class="w"> </span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span>
<span class="p">);</span>
<span class="w">    </span><span class="p">...</span>
<span class="k">endmodule</span>

<span class="k">module</span><span class="w"> </span><span class="n">top</span><span class="p">;</span>
<span class="kt">reg</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="n">if_id_bus</span><span class="w"> </span><span class="n">a</span><span class="p">;</span><span class="w"> </span><span class="c1">// 实例接口</span>
<span class="c1">//将接口连接到模块实例</span>
<span class="n">RAM</span><span class="w"> </span><span class="n">mem</span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="n">clk</span><span class="p">);</span>
<span class="n">CPU</span><span class="w"> </span><span class="n">cpu</span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="n">clk</span><span class="p">);</span>
<span class="k">endmodule</span>
</code></pre></div>
<p>为了在<code>interface</code>中表现出 input/output 属性以保证连线方向的正确性，可以使用 <code>modport</code> 将 <code>interface</code> 信号进行分组打包。</p>
<div class="highlight"><pre><span></span><code><span class="n">interface</span><span class="w"> </span><span class="n">module_if</span><span class="p">(</span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">);</span>
<span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="n">rst_n</span><span class="p">,</span>
<span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="n">port_a_0</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="n">port_a_1</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="n">port_b_0</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="n">port_b_1</span><span class="w"> </span><span class="p">;</span>

<span class="w">    </span><span class="n">modport</span><span class="w"> </span><span class="n">A</span><span class="p">(</span>
<span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">rst_n</span><span class="w"> </span><span class="p">,</span>
<span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">port_a_0</span><span class="w"> </span><span class="p">,</span>
<span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">port_a_1</span><span class="w"> </span><span class="p">,</span>
<span class="w">        </span><span class="k">output</span><span class="w"> </span><span class="n">port_b_0</span><span class="w"> </span><span class="p">,</span>
<span class="w">        </span><span class="k">output</span><span class="w"> </span><span class="n">port_b_1</span>
<span class="w">    </span><span class="p">);</span>

<span class="w">    </span><span class="n">modport</span><span class="w"> </span><span class="n">B</span><span class="p">(</span>
<span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">rst_n</span><span class="w"> </span><span class="p">,</span>
<span class="w">        </span><span class="k">output</span><span class="w"> </span><span class="n">port_a_0</span><span class="w"> </span><span class="p">,</span>
<span class="w">        </span><span class="k">output</span><span class="w"> </span><span class="n">port_a_1</span><span class="w"> </span><span class="p">,</span>
<span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">port_b_0</span><span class="w"> </span><span class="p">,</span>
<span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">port_b_1</span><span class="w"> </span>
<span class="w">    </span><span class="p">);</span>

<span class="n">endinterface</span>

<span class="k">module</span><span class="w"> </span><span class="n">module_a</span><span class="p">(</span><span class="w"> </span><span class="n">module_if</span><span class="p">.</span><span class="n">A</span><span class="w"> </span><span class="n">U_IF</span><span class="p">);</span>
<span class="w">    </span><span class="p">......</span>
<span class="k">endmodule</span>

<span class="k">module</span><span class="w"> </span><span class="n">module_b</span><span class="p">(</span><span class="w"> </span><span class="n">module_if</span><span class="p">.</span><span class="n">B</span><span class="w"> </span><span class="n">U_IF</span><span class="p">);</span>
<span class="w">    </span><span class="p">......</span>
<span class="k">endmodule</span>

<span class="k">module</span><span class="w"> </span><span class="n">top</span><span class="p">();</span>
<span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">#</span><span class="mh">10</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">clk</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="n">module_if</span><span class="w"> </span><span class="n">U_IF</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
<span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">U_IF</span><span class="p">.</span><span class="n">rst_n</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="w"> </span><span class="p">;</span>
<span class="w">        </span><span class="p">#</span><span class="mh">50</span><span class="p">;</span>
<span class="w">        </span><span class="n">U_IF</span><span class="p">.</span><span class="n">rst_n</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="n">module_a</span><span class="w"> </span><span class="n">U_A</span><span class="p">(</span><span class="n">U_IF</span><span class="p">);</span><span class="w">  </span><span class="c1">//注意此处不需要再声明modport的名字了</span>
<span class="w">    </span><span class="n">module_b</span><span class="w"> </span><span class="n">U_B</span><span class="p">(</span><span class="n">U_IF</span><span class="p">);</span><span class="w">  </span><span class="c1">//注意此处不需要再声明modport的名字了</span>
<span class="k">endmodule</span>
</code></pre></div>
<h3 id="_3">数据类型<a class="headerlink" href="#_3" title="Permanent link">&para;</a></h3>
<ul>
<li><code>char</code>: 一个两态的有符号变量，它与C语言中的char数据类型相同，可以是一个8位整数（ASCII）或short int（Unicode）；</li>
<li><code>int</code>: 一个两态的有符号变量，它与C语言中的int数据类型相似，但被精确地定义成32位；</li>
<li><code>shortint</code>: 一个两态的有符号变量，被精确地定义成16位；</li>
<li><code>longint</code>: 一个两态的有符号变量，它与C语言中的long数据类型相似，但被精确地定义成64位；</li>
<li><code>byte</code>: 一个两态的有符号变量，被精确地定义成8位；</li>
<li><code>bit</code>: 一个两态的可以具有任意向量宽度的无符号数据类型，可以用来替代Verilog的reg数据类型；</li>
<li><code>logic</code>: 一个四态的可以具有任意向量宽度的无符号数据类型，可以用来替代Verilog的线网或reg数据类型，但具有某些限制；</li>
<li><code>shortreal</code>: 一个两态的单精度浮点变量，与C语言的float类型相同；</li>
<li><code>void</code>: 表示没有值，可以定义成一个函数的返回值，与C语言中的含义相同。<blockquote>
<p>System Verilog 通过unsigned关键字将有符号数据类型显式地声明成有无符号数据类型。例如: 
<div class="highlight"><pre><span></span><code><span class="k">unsigned</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
</code></pre></div></p>
</blockquote>
</li>
</ul>
<h3 id="_4">用户定义类型<a class="headerlink" href="#_4" title="Permanent link">&para;</a></h3>
<p>关键词： typedef
<div class="highlight"><pre><span></span><code><span class="k">typedef</span><span class="w"> </span><span class="k">unsigned</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">uint</span><span class="p">;</span>
<span class="n">uint</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
</code></pre></div></p>
<h3 id="_5">枚举类型<a class="headerlink" href="#_5" title="Permanent link">&para;</a></h3>
<p>关键词： enum</p>
<p>一个枚举类型具有一组被命名的值。缺省情况下，值从初始值0开始递增，但是我们可以显式地指定初始值。
<div class="highlight"><pre><span></span><code><span class="k">enum</span><span class="w"> </span><span class="p">{</span><span class="n">red</span><span class="p">,</span><span class="n">yellow</span><span class="p">,</span><span class="w"> </span><span class="n">green</span><span class="p">}</span><span class="w"> </span><span class="n">RGB</span><span class="p">;</span>
<span class="k">enum</span><span class="w"> </span><span class="p">{</span><span class="n">WAIT</span><span class="o">=</span><span class="mh">2</span><span class="err">’</span><span class="n">b01</span><span class="p">,</span><span class="w"> </span><span class="n">LOAD</span><span class="p">,</span><span class="w"> </span><span class="n">DONE</span><span class="p">}</span><span class="w"> </span><span class="n">states</span><span class="p">;</span>
</code></pre></div></p>
<h3 id="_6">结构体和联合体<a class="headerlink" href="#_6" title="Permanent link">&para;</a></h3>
<p>SystemVerilog增加了结构体和联合体，它们的声明语法类似于C。
结构体可以作为一个整体传递到函数或任务，也可以从函数或任务传递过来，也可以作为模块端口进行传递。和<code>interface</code>相似。
<div class="highlight"><pre><span></span><code><span class="k">typedef</span><span class="w"> </span><span class="k">struct</span><span class="w"> </span><span class="p">{</span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">opcode</span><span class="p">;</span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">23</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">addr</span><span class="p">;</span>
<span class="p">}</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>

<span class="k">typedef</span><span class="w"> </span><span class="n">union</span><span class="w"> </span><span class="p">{</span>
<span class="w">  </span><span class="kt">int</span><span class="w"> </span><span class="n">I</span><span class="p">;</span>
<span class="w">  </span><span class="n">shortreal</span><span class="w"> </span><span class="n">f</span><span class="p">;</span>
<span class="p">}</span><span class="n">B</span><span class="p">;</span>

<span class="n">A</span><span class="w"> </span><span class="n">IR</span><span class="p">;</span>
<span class="n">B</span><span class="w"> </span><span class="n">N</span><span class="p">;</span>
<span class="n">IR</span><span class="p">.</span><span class="n">opcode</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w"> </span><span class="c1">// 设置IR变量中的opcode域</span>
<span class="n">IR</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="mh">5</span><span class="p">,</span><span class="mh">200</span><span class="p">};</span><span class="w"> </span><span class="c1">// 一个结构体可以使用值的级联来完整地赋值</span>
<span class="n">N</span><span class="p">.</span><span class="n">f</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mf">0.0</span><span class="p">;</span><span class="w"> </span><span class="c1">// 将N设置成浮点数的值</span>
</code></pre></div></p>
<h4 id="_7">压缩和非压缩的区别<a class="headerlink" href="#_7" title="Permanent link">&para;</a></h4>
<p><a href="https://blog.csdn.net/qq_42043804/article/details/122529744">Systemverilog 压缩数组 packed_小羊肖恩想的博客-CSDN博客_压缩数组</a></p>
<h3 id="_8">常量<a class="headerlink" href="#_8" title="Permanent link">&para;</a></h3>
<p>在Verilog中有三种特性类型的常量：parameter、specparam和localparam。
而在SystemVerilog中，允许使用 const 关键字声明常量。例如：</p>
<h3 id="_9">字母值<a class="headerlink" href="#_9" title="Permanent link">&para;</a></h3>
<ul>
<li>一个字母值的所有位均可以使用'0、'1、'z或'x作相同的填充。这就允许填充一个任意宽度的向量，而无需显式地指定向量的宽度，例如：
    <div class="highlight"><pre><span></span><code><span class="kt">bit</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
<span class="n">data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">&#39;1</span><span class="p">;</span><span class="w"> </span><span class="c1">//将data的所有位设置成1</span>
<span class="n">data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">&#39;0</span><span class="p">;</span><span class="w"> </span><span class="c1">//将data的所有位设置成0,初始化常用</span>
</code></pre></div></li>
<li>一个字符串可以赋值成一个字符数组，象C语言一样加入一个空结束符。如果尺寸不同，和C中一样进行左调整，例如
    <div class="highlight"><pre><span></span><code><span class="n">char</span><span class="w"> </span><span class="n">foo</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">12</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;hello worldn&quot;</span><span class="p">;</span>
</code></pre></div></li>
<li>数组可以使用类似于C初始化的语法赋值成字符值，但它还允许复制操作符。括号的嵌套必须精确地匹配数组的维数
    <div class="highlight"><pre><span></span><code><span class="kt">int</span><span class="w"> </span><span class="n">n</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="w"> </span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">3</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;{&#39;</span><span class="p">{</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="mh">1</span><span class="p">,</span><span class="w"> </span><span class="mh">2</span><span class="p">},</span><span class="w"> </span><span class="p">&#39;{</span><span class="mh">3</span><span class="p">{</span><span class="mh">4</span><span class="p">}}};</span>
</code></pre></div></li>
</ul>
<h3 id="_10">强制类型转换<a class="headerlink" href="#_10" title="Permanent link">&para;</a></h3>
<p>SystemVerilog 通过使用<type>'操作符提供了数据类型的强制转换功能。这种强制转换可以转换成任意类型，包括用户定义的类型。
<div class="highlight"><pre><span></span><code><span class="kt">int</span><span class="p">&#39;(</span><span class="mf">2.0</span><span class="w"> </span><span class="o">*</span><span class="mf">3.0</span><span class="p">)</span><span class="w"> </span><span class="c1">// 将结果转换为int类型</span>
<span class="n">mytype</span><span class="p">&#39;(</span><span class="n">foo</span><span class="p">)</span><span class="w"> </span><span class="c1">// 将foo转换为mytype类型</span>
<span class="mh">17</span><span class="p">&#39;(</span><span class="n">x</span><span class="o">-</span><span class="w"> </span><span class="mh">2</span><span class="p">)</span><span class="w"> </span><span class="c1">// 将结果转换为17位宽度</span>
<span class="k">signed</span><span class="p">&#39;(</span><span class="n">x</span><span class="p">)</span><span class="w"> </span><span class="c1">// 将x转换为有符号值</span>
</code></pre></div></p>
<h3 id="_11">新增操作符<a class="headerlink" href="#_11" title="Permanent link">&para;</a></h3>
<ul>
<li>++和--：递增和递减操作符；</li>
<li>+=、-=、*=、/=、%=、&amp;=、^=、|=、&lt;&lt;=、&gt;&gt;=、&lt;&lt;&lt;=和&gt;&gt;&gt;=赋值操作符；</li>
</ul>
<h3 id="_12">唯一性和优先级<a class="headerlink" href="#_12" title="Permanent link">&para;</a></h3>
<p>关键词： unique, priority
SystemVerilog能够显式地指明什么时候一条决定语句的分支是唯一的，或者什么时候需要计算优先级。工具使用这些信息来检查if或case语句是否正确建模了期望的逻辑。</p>
<div class="highlight"><pre><span></span><code><span class="kt">bit</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="n">a</span><span class="p">;</span>

<span class="n">unique</span><span class="w"> </span><span class="k">if</span><span class="p">((</span><span class="n">a</span><span class="o">==</span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="o">==</span><span class="mh">1</span><span class="p">))</span><span class="w"> </span><span class="n">y</span><span class="o">=</span><span class="w"> </span><span class="n">in1</span><span class="p">;</span>
<span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="o">==</span><span class="mh">2</span><span class="p">)</span><span class="w"> </span><span class="n">y</span><span class="o">=</span><span class="n">in2</span><span class="p">;</span>
<span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="o">==</span><span class="mh">4</span><span class="p">)</span><span class="w"> </span><span class="n">y</span><span class="o">=</span><span class="n">in3</span><span class="p">;</span><span class="w"> </span><span class="c1">// 值3、5、6、7会引起一个警告</span>

<span class="n">priority</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span><span class="o">==</span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in1</span><span class="p">;</span><span class="w"> </span><span class="c1">// a是0或1</span>
<span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="o">==</span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in2</span><span class="p">;</span><span class="w"> </span><span class="c1">// a是2或3</span>
<span class="k">else</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in3</span><span class="p">;</span><span class="w"> </span><span class="c1">// 如果a为其他的值</span>

<span class="n">unique</span><span class="w"> </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="p">)</span>
<span class="w">  </span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="mh">1</span><span class="o">:</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in1</span><span class="p">;</span>
<span class="w">  </span><span class="mh">2</span><span class="o">:</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in2</span><span class="p">;</span>
<span class="w">  </span><span class="mh">4</span><span class="o">:</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in3</span><span class="p">;</span>
<span class="k">endcase</span><span class="w"> </span><span class="c1">// 值3、5、6、7会引起一个警告</span>

<span class="n">prioritycasez</span><span class="p">(</span><span class="n">a</span><span class="p">)</span>
<span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="o">?:</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in1</span><span class="p">;</span><span class="w"> </span><span class="c1">// a是0或1</span>
<span class="w">  </span><span class="mh">2</span><span class="mb">&#39;b0</span><span class="o">??</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in2</span><span class="p">;</span><span class="w"> </span><span class="c1">// a是2或3</span>
<span class="w">  </span><span class="k">default</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in3</span><span class="p">;</span><span class="w"> </span><span class="c1">//如果a为其他的值</span>
<span class="k">endcase</span>
</code></pre></div>
<h3 id="_13">新的过程<a class="headerlink" href="#_13" title="Permanent link">&para;</a></h3>
<p>Verilog使用always过程可以表示时序逻辑、组合逻辑和锁存逻辑的RTL模型。综合工具和其它软件工具必须根据过程起始处的事件控制列表以及过程内的语句来推断always过程的意图。这种推断会导致仿真结果和综合结果之间的不一致。SystemVerilog增加了三个新的过程来显式地指示逻辑的意图。
- always_ff：表示时序逻辑的过程；
- always_comb：表示组合逻辑的过程；
- always_latch：表示锁存逻辑的过程。</p>
<h3 id="_14">系统函数<a class="headerlink" href="#_14" title="Permanent link">&para;</a></h3>
<p>提到的系统函数，部分在 Verilog 中也适用，这里列举一些常用的：
- <code>$bit(x)</code> 获取保存 x 需要的硬件位的数目
- <code>$clog2(x)</code> 获取 x 的2的对数</p>
<h3 id="_15">其他<a class="headerlink" href="#_15" title="Permanent link">&para;</a></h3>
<ol>
<li><code>&gt;&gt;</code> 和 <code>&gt;&gt;&gt;</code> 的区别
<code>&gt;&gt;</code> 是二进制逻辑移位，<code>&gt;&gt;&gt;</code> 是二进制算术移位。</li>
<li>算术右移（ <code>&gt;&gt;&gt;</code> ）：向右移指定的位数，如果表达式是带符号的，则用符号位的值填充，否则用零填充，</li>
<li>算术左移（ <code>&lt;&lt;&lt;</code> ）：向左移指定的位数，用零填充。</li>
<li>逻辑移位（ <code>&lt;&lt;</code> ，<code>&gt;&gt;</code>）：始终用零填充空位位置。</li>
</ol>
<h2 id="chisel">Chisel<a class="headerlink" href="#chisel" title="Permanent link">&para;</a></h2>
<p>Chisel (The Constructing Hardware in a Scala Embedded Language) ，适合硬件敏捷开发使用，在硬件语言中引入了面向对象属性的设计，可定义参数化模块并生成。Chisel 的学习成本会比 System Verilog 高，但是后续开发效率会比 System Verilog 快不少。像 <a href="https://github.com/chipsalliance/rocket-chip/">rocket-chip</a>、<a href="https://github.com/riscv-boom/riscv-boom">boom</a>、<a href="https://github.com/OpenXiangShan/XiangShan/">香山</a> 等开源处理器，均为 Chisel 开发。</p>
<div class="admonition info">
<p class="admonition-title">Info</p>
<p>推荐 Chisel 选手选择 IDEA 编辑器，因为据目前了解仅 IDEA 支持 Scala 语法的跳转。</p>
</div>
<p>本教程中只推荐 Chisel 学习资料，有兴趣的同学可自行学习。</p>
<ul>
<li>★★★★★ <a href="https://github.com/freechipsproject/chisel-bootcamp">Github Chisel Bootcamp 新手训练营</a></li>
<li>★★★★★ <a href="https://blog.csdn.net/qq_34291505/article/details/86744581">CSDN Chisel 中文教程</a></li>
<li>★★★★ <a href="https://chisel.eecs.berkeley.edu/doc/chisel-cheatsheet3.pdf">Chisel 小抄</a></li>
<li>★★★ <a href="https://www.chisel-lang.org/chisel3/docs/explanations/operators.html">Chisel op总结</a></li>
<li>★★★ <a href="https://chisel.eecs.berkeley.edu/api/latest/index.html">Chisel API</a></li>
<li>★★★ <a href="https://docs.scala-lang.org/scala3/book/introduction.html">scala文档</a></li>
</ul>
<h2 id="spinalhdl">SpinalHDL<a class="headerlink" href="#spinalhdl" title="Permanent link">&para;</a></h2>
<blockquote>
<p>只在龙芯杯培训中，听大佬推荐过 T_T。</p>
</blockquote>
<div class="footnote">
<hr />
<ol>
<li id="fn:blog_sv">
<p><a href="https://blog.csdn.net/gtatcs/article/details/8970489">System Verilog的概念以及与verilog的对比_gtatcs的博客-CSDN博客_systemverilog和verilog的区别</a>&#160;<a class="footnote-backref" href="#fnref:blog_sv" title="Jump back to footnote 1 in the text">&#8617;</a></p>
</li>
</ol>
</div>







  
    
  
  


  <aside class="md-source-file">
    
      
  <span class="md-source-file__fact">
    <span class="md-icon" title="Last update">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M21 13.1c-.1 0-.3.1-.4.2l-1 1 2.1 2.1 1-1c.2-.2.2-.6 0-.8l-1.3-1.3c-.1-.1-.2-.2-.4-.2m-1.9 1.8-6.1 6V23h2.1l6.1-6.1zM12.5 7v5.2l4 2.4-1 1L11 13V7zM11 21.9c-5.1-.5-9-4.8-9-9.9C2 6.5 6.5 2 12 2c5.3 0 9.6 4.1 10 9.3-.3-.1-.6-.2-1-.2s-.7.1-1 .2C19.6 7.2 16.2 4 12 4c-4.4 0-8 3.6-8 8 0 4.1 3.1 7.5 7.1 7.9l-.1.2z"/></svg>
    </span>
    <span class="git-revision-date-localized-plugin git-revision-date-localized-plugin-date" title="2022年12月18日 10:23:02 UTC">2022年12月18日</span>
  </span>

    
    
    
      
  
  <span class="md-source-file__fact">
    <span class="md-icon" title="Contributors">
      
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 5.5A3.5 3.5 0 0 1 15.5 9a3.5 3.5 0 0 1-3.5 3.5A3.5 3.5 0 0 1 8.5 9 3.5 3.5 0 0 1 12 5.5M5 8c.56 0 1.08.15 1.53.42-.15 1.43.27 2.85 1.13 3.96C7.16 13.34 6.16 14 5 14a3 3 0 0 1-3-3 3 3 0 0 1 3-3m14 0a3 3 0 0 1 3 3 3 3 0 0 1-3 3c-1.16 0-2.16-.66-2.66-1.62a5.54 5.54 0 0 0 1.13-3.96c.45-.27.97-.42 1.53-.42M5.5 18.25c0-2.07 2.91-3.75 6.5-3.75s6.5 1.68 6.5 3.75V20h-13zM0 20v-1.5c0-1.39 1.89-2.56 4.45-2.9-.59.68-.95 1.62-.95 2.65V20zm24 0h-3.5v-1.75c0-1.03-.36-1.97-.95-2.65 2.56.34 4.45 1.51 4.45 2.9z"/></svg>
      
    </span>
    <nav>
      
        <a href="mailto:liyanqin@cqu.edu.cn">Maxpicca-Li</a>, 
        <a href="mailto:maxpicca@qq.com">Maxpicca-Li</a>
    </nav>
  </span>

    
    
  </aside>





                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
    <div class="md-copyright__highlight">
      Copyright &copy; 2022 College of Computer Science, Chongqing University.
    </div>
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    
      
      <script id="__config" type="application/json">{"base": "../..", "features": ["navigation.tabs"], "search": "../../assets/javascripts/workers/search.d50fe291.min.js", "tags": null, "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}, "version": null}</script>
    
    
      <script src="../../assets/javascripts/bundle.56ea9cef.min.js"></script>
      
    
  </body>
</html>