

================================================================
== Synthesis Summary Report of 'tdse'
================================================================
+ General Information: 
    * Date:           Thu Aug 11 15:42:09 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        tdse_hls_prj_vfixed
    * Solution:       base_on_S5 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+--------+-------+-----------+-----------+----------+-----------+-------+----------+----------+----------+-------------+-------------+-----+
    |              Modules              |  Issue |       |  Latency  |  Latency  | Iteration|           |  Trip |          |          |          |             |             |     |
    |              & Loops              |  Type  | Slack |  (cycles) |    (ns)   |  Latency |  Interval | Count | Pipelined|   BRAM   |    DSP   |      FF     |     LUT     | URAM|
    +-----------------------------------+--------+-------+-----------+-----------+----------+-----------+-------+----------+----------+----------+-------------+-------------+-----+
    |+ tdse                             |  Timing|   2.43|  415960001|  2.530e+09|         -|  415960002|      -|        no|  66 (55%)|  41 (51%)|  16003 (45%)|  14592 (82%)|    -|
    | + grp_sin_or_cos_float_s_fu_1428  |  Timing|   0.66|         48|    291.904|         -|          1|      -|       yes|         -|    6 (7%)|   5350 (15%)|   3755 (21%)|    -|
    | o top                             |       -|  -3.65|  415960000|  2.530e+09|    207980|          -|   2000|        no|         -|         -|            -|            -|    -|
    |  o R11_o_R11_i                    |      II|  -3.65|      20034|  1.218e+05|        39|          4|   5000|       yes|         -|         -|            -|            -|    -|
    |  o R12_o_R12_i                    |      II|  -3.65|      19232|  1.170e+05|        37|          4|   4800|       yes|         -|         -|            -|            -|    -|
    |  o R21_o_R21_i                    |      II|  -3.65|      20033|  1.218e+05|        38|          4|   5000|       yes|         -|         -|            -|            -|    -|
    |  o R22_o_R22_i                    |      II|  -3.65|      19629|  1.194e+05|        34|          4|   4900|       yes|         -|         -|            -|            -|    -|
    |  o R31_o_R31_i                    |      II|  -3.65|      20032|  1.218e+05|        37|          4|   5000|       yes|         -|         -|            -|            -|    -|
    |  o R32_o_R32_i                    |      II|  -3.65|      19229|  1.169e+05|        34|          4|   4800|       yes|         -|         -|            -|            -|    -|
    |  o R41_o_R41_i                    |      II|  -3.65|      20033|  1.218e+05|        38|          4|   5000|       yes|         -|         -|            -|            -|    -|
    |  o R42_o_R42_i                    |      II|  -3.65|      19629|  1.194e+05|        34|          4|   4900|       yes|         -|         -|            -|            -|    -|
    |  o R5_o_R5_i                      |      II|  -3.65|      30098|  1.830e+05|       102|          3|  10000|       yes|         -|         -|            -|            -|    -|
    |  o R5_copy_o_R5_copy_i            |      II|  -3.65|      20010|  1.217e+05|        13|          2|  10000|       yes|         -|         -|            -|            -|    -|
    +-----------------------------------+--------+-------+-----------+-----------+----------+-----------+-------+----------+----------+----------+-------------+-------------+-----+

