// Seed: 3946879657
module module_0 (
    id_1,
    id_2
);
  output tri id_2;
  input wire id_1;
  assign id_2 = -1;
  assign module_2.id_2 = 0;
  wire id_3 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri id_3,
    output tri id_4,
    input wire id_5,
    input wire id_6,
    input wand id_7,
    output tri0 id_8,
    input wand id_9,
    output supply1 id_10
);
  logic id_12;
  ;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
module module_0 #(
    parameter id_5 = 32'd3,
    parameter id_8 = 32'd86
) (
    output tri1 id_0,
    output wand id_1,
    output uwire id_2,
    input tri0 id_3,
    output wand id_4,
    input tri _id_5,
    output supply0 id_6,
    output tri1 id_7,
    input wor module_2
);
  wire id_10 = 1;
  assign id_7 = (-1);
  module_0 modCall_1 (
      id_10,
      id_10
  );
  wire id_11;
  localparam id_12 = -1;
  wire [id_8 : id_5] id_13;
endmodule
