
*** Running vivado
    with args -log ram_tb.vds -m64 -mode batch -messageDb vivado.pb -notrace -source ram_tb.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ram_tb.tcl -notrace
Command: synth_design -top ram_tb -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25500 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 305.152 ; gain = 98.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ram_tb' [E:/szlj/vivado_save/6.8_1/6.8_1.srcs/sources_1/new/ram_tb.v:23]
INFO: [Synth 8-638] synthesizing module 'ram' [E:/szlj/vivado_save/6.8_1/6.8_1.srcs/sources_1/new/ram.v:23]
WARNING: [Synth 8-5788] Register ram_reg in module ram is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'ram' (1#1) [E:/szlj/vivado_save/6.8_1/6.8_1.srcs/sources_1/new/ram.v:23]
WARNING: [Synth 8-85] always block has no event control specified [E:/szlj/vivado_save/6.8_1/6.8_1.srcs/sources_1/new/ram_tb.v:37]
INFO: [Synth 8-256] done synthesizing module 'ram_tb' (2#1) [E:/szlj/vivado_save/6.8_1/6.8_1.srcs/sources_1/new/ram_tb.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 342.457 ; gain = 135.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 342.457 ; gain = 135.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 342.457 ; gain = 135.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 358.523 ; gain = 151.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 470.855 ; gain = 263.758
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 471.898 ; gain = 264.801
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 471.898 ; gain = 264.801

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[31]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[30]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[29]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[28]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[27]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[26]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[25]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[24]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[23]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[22]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[21]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[20]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[19]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[18]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[17]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[16]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[15]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[14]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[13]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[12]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[11]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[10]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[9]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[8]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[7]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[6]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[5]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[4]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[3]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[2]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[1]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/data_out_reg[0]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][31]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][30]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][29]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][28]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][27]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][26]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][25]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][24]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][23]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][22]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][21]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][20]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][19]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][18]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][17]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][16]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][15]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][14]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][13]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][12]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][11]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][10]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][9]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][8]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][7]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][6]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][5]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][4]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][3]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][2]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][1]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[0][0]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][31]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][30]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][29]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][28]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][27]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][26]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][25]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][24]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][23]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][22]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][21]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][20]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][19]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][18]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][17]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][16]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][15]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][14]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][13]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][12]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][11]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][10]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][9]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][8]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][7]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][6]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][5]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][4]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][3]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][2]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][1]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[1][0]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[2][31]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[2][30]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[2][29]) is unused and will be removed from module ram_tb.
WARNING: [Synth 8-3332] Sequential element (Ram/ram_reg[2][28]) is unused and will be removed from module ram_tb.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 471.898 ; gain = 264.801
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 471.898 ; gain = 264.801

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 471.898 ; gain = 264.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 473.023 ; gain = 265.926
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 473.023 ; gain = 265.926

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 473.023 ; gain = 265.926
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 473.023 ; gain = 265.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 473.023 ; gain = 265.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 473.023 ; gain = 265.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 473.023 ; gain = 265.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 473.023 ; gain = 265.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 473.023 ; gain = 265.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 473.023 ; gain = 265.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1059 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 473.023 ; gain = 246.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 473.023 ; gain = 265.926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 545.289 ; gain = 320.805
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 545.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:23:21 2023...
