#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 27 00:39:40 2021
# Process ID: 9740
# Current directory: C:/Users/uzivatel/Documents/github/DE1_project/DE1_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14792 C:\Users\uzivatel\Documents\github\DE1_project\DE1_project\DE1_project.xpr
# Log file: C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/vivado.log
# Journal file: C:/Users/uzivatel/Documents/github/DE1_project/DE1_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.340 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top tb_keyboard [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.srcs/sources_1/new/keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'keyboard'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.srcs/sim_1/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_keyboard'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.sim/sim_1/behav/xsim'
"xelab -wto 59b6e4c1569a4655a6b33e71a925a44d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 59b6e4c1569a4655a6b33e71a925a44d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=1)\]
Compiling architecture behavioral of entity xil_defaultlib.keyboard [keyboard_default]
Compiling architecture testbench of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.sim/sim_1/behav/xsim/xsim.dir/tb_keyboard_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.sim/sim_1/behav/xsim/xsim.dir/tb_keyboard_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 27 00:47:26 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 27 00:47:26 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_keyboard_behav -key {Behavioral:sim_1:Functional:tb_keyboard} -tclbatch {tb_keyboard.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_keyboard.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/p_stimulus  File: C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.srcs/sim_1/tb_keyboard.vhd
Note: running keyboard tests
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/p_stimulus  File: C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.srcs/sim_1/tb_keyboard.vhd
Note: Stimulus process finished
Time: 495 ns  Iteration: 0  Process: /tb_keyboard/p_stimulus  File: C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.srcs/sim_1/tb_keyboard.vhd
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.340 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_keyboard_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1002.340 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 27 01:19:31 2021] Launched synth_1...
Run output will be captured here: C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.runs/synth_1/runme.log
[Tue Apr 27 01:19:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.340 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 27 01:25:04 2021...
