ASIC_IS_AVIVO,FUNC_0
ASIC_IS_DCE4,FUNC_1
AVIVO_D1CRTC_STATUS_POSITION,VAR_0
AVIVO_D1CRTC_V_BLANK_START_END,VAR_1
AVIVO_D2CRTC_STATUS_POSITION,VAR_2
AVIVO_D2CRTC_V_BLANK_START_END,VAR_3
DRM_SCANOUTPOS_ACCURATE,VAR_4
DRM_SCANOUTPOS_INVBL,VAR_5
DRM_SCANOUTPOS_VALID,VAR_6
EVERGREEN_CRTC0_REGISTER_OFFSET,VAR_7
EVERGREEN_CRTC1_REGISTER_OFFSET,VAR_8
EVERGREEN_CRTC2_REGISTER_OFFSET,VAR_9
EVERGREEN_CRTC3_REGISTER_OFFSET,VAR_10
EVERGREEN_CRTC4_REGISTER_OFFSET,VAR_11
EVERGREEN_CRTC5_REGISTER_OFFSET,VAR_12
EVERGREEN_CRTC_STATUS_POSITION,VAR_13
EVERGREEN_CRTC_V_BLANK_START_END,VAR_14
RADEON_CRTC2_STATUS,VAR_15
RADEON_CRTC2_VLINE_CRNT_VLINE,VAR_16
RADEON_CRTC2_V_TOTAL_DISP,VAR_17
RADEON_CRTC_STATUS,VAR_18
RADEON_CRTC_VLINE_CRNT_VLINE,VAR_19
RADEON_CRTC_V_DISP,VAR_20
RADEON_CRTC_V_DISP_SHIFT,VAR_21
RADEON_CRTC_V_TOTAL,VAR_22
RADEON_CRTC_V_TOTAL_DISP,VAR_23
RREG32,FUNC_2
radeon_get_crtc_scanoutpos,FUNC_3
dev,VAR_24
crtc,VAR_25
vpos,VAR_26
hpos,VAR_27
stat_crtc,VAR_28
vbl,VAR_29
position,VAR_30
vbl_start,VAR_31
vbl_end,VAR_32
vtotal,VAR_33
ret,VAR_34
in_vbl,VAR_35
rdev,VAR_36
