
ARM-FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000224c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08002358  08002358  00012358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080023a4  080023a4  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080023a4  080023a4  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080023a4  080023a4  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080023a4  080023a4  000123a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080023a8  080023a8  000123a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080023ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004988  20000010  080023bc  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004998  080023bc  00024998  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a520  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f04  00000000  00000000  0002a59c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c30  00000000  00000000  0002c4a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000095f  00000000  00000000  0002d0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017a3a  00000000  00000000  0002da2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d3dc  00000000  00000000  00045469  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008edbf  00000000  00000000  00052845  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003180  00000000  00000000  000e1604  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e4784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08002340 	.word	0x08002340

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08002340 	.word	0x08002340

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 f9cd 	bl	80004f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f81b 	bl	8000190 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f85f 	bl	800021c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  status = xTaskCreate(Task_1, "Task_1", 4, "Hello world from task-1", 4, &Task_1_handle);
 800015e:	4b07      	ldr	r3, [pc, #28]	; (800017c <main+0x30>)
 8000160:	9301      	str	r3, [sp, #4]
 8000162:	2304      	movs	r3, #4
 8000164:	9300      	str	r3, [sp, #0]
 8000166:	4b06      	ldr	r3, [pc, #24]	; (8000180 <main+0x34>)
 8000168:	2204      	movs	r2, #4
 800016a:	4906      	ldr	r1, [pc, #24]	; (8000184 <main+0x38>)
 800016c:	4806      	ldr	r0, [pc, #24]	; (8000188 <main+0x3c>)
 800016e:	f001 fb0e 	bl	800178e <xTaskCreate>
 8000172:	4603      	mov	r3, r0
 8000174:	4a05      	ldr	r2, [pc, #20]	; (800018c <main+0x40>)
 8000176:	6013      	str	r3, [r2, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000178:	e7fe      	b.n	8000178 <main+0x2c>
 800017a:	bf00      	nop
 800017c:	2000002c 	.word	0x2000002c
 8000180:	08002358 	.word	0x08002358
 8000184:	08002370 	.word	0x08002370
 8000188:	080002b1 	.word	0x080002b1
 800018c:	20000030 	.word	0x20000030

08000190 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000190:	b580      	push	{r7, lr}
 8000192:	b090      	sub	sp, #64	; 0x40
 8000194:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000196:	f107 0318 	add.w	r3, r7, #24
 800019a:	2228      	movs	r2, #40	; 0x28
 800019c:	2100      	movs	r1, #0
 800019e:	4618      	mov	r0, r3
 80001a0:	f002 f8a2 	bl	80022e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
 80001aa:	605a      	str	r2, [r3, #4]
 80001ac:	609a      	str	r2, [r3, #8]
 80001ae:	60da      	str	r2, [r3, #12]
 80001b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001b2:	2301      	movs	r3, #1
 80001b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001bc:	2300      	movs	r3, #0
 80001be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001c0:	2301      	movs	r3, #1
 80001c2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001c4:	2302      	movs	r3, #2
 80001c6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001cc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001ce:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80001d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001d4:	f107 0318 	add.w	r3, r7, #24
 80001d8:	4618      	mov	r0, r3
 80001da:	f000 fc37 	bl	8000a4c <HAL_RCC_OscConfig>
 80001de:	4603      	mov	r3, r0
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d001      	beq.n	80001e8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80001e4:	f000 f882 	bl	80002ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001e8:	230f      	movs	r3, #15
 80001ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001ec:	2302      	movs	r3, #2
 80001ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001f0:	2300      	movs	r3, #0
 80001f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001fa:	2300      	movs	r3, #0
 80001fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001fe:	1d3b      	adds	r3, r7, #4
 8000200:	2102      	movs	r1, #2
 8000202:	4618      	mov	r0, r3
 8000204:	f000 fea4 	bl	8000f50 <HAL_RCC_ClockConfig>
 8000208:	4603      	mov	r3, r0
 800020a:	2b00      	cmp	r3, #0
 800020c:	d001      	beq.n	8000212 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800020e:	f000 f86d 	bl	80002ec <Error_Handler>
  }
}
 8000212:	bf00      	nop
 8000214:	3740      	adds	r7, #64	; 0x40
 8000216:	46bd      	mov	sp, r7
 8000218:	bd80      	pop	{r7, pc}
	...

0800021c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b088      	sub	sp, #32
 8000220:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000222:	f107 0310 	add.w	r3, r7, #16
 8000226:	2200      	movs	r2, #0
 8000228:	601a      	str	r2, [r3, #0]
 800022a:	605a      	str	r2, [r3, #4]
 800022c:	609a      	str	r2, [r3, #8]
 800022e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000230:	4b1d      	ldr	r3, [pc, #116]	; (80002a8 <MX_GPIO_Init+0x8c>)
 8000232:	699b      	ldr	r3, [r3, #24]
 8000234:	4a1c      	ldr	r2, [pc, #112]	; (80002a8 <MX_GPIO_Init+0x8c>)
 8000236:	f043 0320 	orr.w	r3, r3, #32
 800023a:	6193      	str	r3, [r2, #24]
 800023c:	4b1a      	ldr	r3, [pc, #104]	; (80002a8 <MX_GPIO_Init+0x8c>)
 800023e:	699b      	ldr	r3, [r3, #24]
 8000240:	f003 0320 	and.w	r3, r3, #32
 8000244:	60fb      	str	r3, [r7, #12]
 8000246:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000248:	4b17      	ldr	r3, [pc, #92]	; (80002a8 <MX_GPIO_Init+0x8c>)
 800024a:	699b      	ldr	r3, [r3, #24]
 800024c:	4a16      	ldr	r2, [pc, #88]	; (80002a8 <MX_GPIO_Init+0x8c>)
 800024e:	f043 0308 	orr.w	r3, r3, #8
 8000252:	6193      	str	r3, [r2, #24]
 8000254:	4b14      	ldr	r3, [pc, #80]	; (80002a8 <MX_GPIO_Init+0x8c>)
 8000256:	699b      	ldr	r3, [r3, #24]
 8000258:	f003 0308 	and.w	r3, r3, #8
 800025c:	60bb      	str	r3, [r7, #8]
 800025e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000260:	4b11      	ldr	r3, [pc, #68]	; (80002a8 <MX_GPIO_Init+0x8c>)
 8000262:	699b      	ldr	r3, [r3, #24]
 8000264:	4a10      	ldr	r2, [pc, #64]	; (80002a8 <MX_GPIO_Init+0x8c>)
 8000266:	f043 0304 	orr.w	r3, r3, #4
 800026a:	6193      	str	r3, [r2, #24]
 800026c:	4b0e      	ldr	r3, [pc, #56]	; (80002a8 <MX_GPIO_Init+0x8c>)
 800026e:	699b      	ldr	r3, [r3, #24]
 8000270:	f003 0304 	and.w	r3, r3, #4
 8000274:	607b      	str	r3, [r7, #4]
 8000276:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000278:	2200      	movs	r2, #0
 800027a:	2101      	movs	r1, #1
 800027c:	480b      	ldr	r0, [pc, #44]	; (80002ac <MX_GPIO_Init+0x90>)
 800027e:	f000 fbcd 	bl	8000a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000282:	2301      	movs	r3, #1
 8000284:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000286:	2301      	movs	r3, #1
 8000288:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800028a:	2300      	movs	r3, #0
 800028c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800028e:	2302      	movs	r3, #2
 8000290:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000292:	f107 0310 	add.w	r3, r7, #16
 8000296:	4619      	mov	r1, r3
 8000298:	4804      	ldr	r0, [pc, #16]	; (80002ac <MX_GPIO_Init+0x90>)
 800029a:	f000 fa3b 	bl	8000714 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800029e:	bf00      	nop
 80002a0:	3720      	adds	r7, #32
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	40021000 	.word	0x40021000
 80002ac:	40010c00 	.word	0x40010c00

080002b0 <Task_1>:

/* USER CODE BEGIN 4 */
void Task_1(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80002b4:	2201      	movs	r2, #1
 80002b6:	2101      	movs	r1, #1
 80002b8:	4802      	ldr	r0, [pc, #8]	; (80002c4 <Task_1+0x14>)
 80002ba:	f000 fbaf 	bl	8000a1c <HAL_GPIO_WritePin>
}
 80002be:	bf00      	nop
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	40010c00 	.word	0x40010c00

080002c8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b082      	sub	sp, #8
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	4a04      	ldr	r2, [pc, #16]	; (80002e8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80002d6:	4293      	cmp	r3, r2
 80002d8:	d101      	bne.n	80002de <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80002da:	f000 f91f 	bl	800051c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80002de:	bf00      	nop
 80002e0:	3708      	adds	r7, #8
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	bf00      	nop
 80002e8:	40000800 	.word	0x40000800

080002ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002ec:	b480      	push	{r7}
 80002ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002f0:	b672      	cpsid	i
}
 80002f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002f4:	e7fe      	b.n	80002f4 <Error_Handler+0x8>
	...

080002f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b085      	sub	sp, #20
 80002fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80002fe:	4b15      	ldr	r3, [pc, #84]	; (8000354 <HAL_MspInit+0x5c>)
 8000300:	699b      	ldr	r3, [r3, #24]
 8000302:	4a14      	ldr	r2, [pc, #80]	; (8000354 <HAL_MspInit+0x5c>)
 8000304:	f043 0301 	orr.w	r3, r3, #1
 8000308:	6193      	str	r3, [r2, #24]
 800030a:	4b12      	ldr	r3, [pc, #72]	; (8000354 <HAL_MspInit+0x5c>)
 800030c:	699b      	ldr	r3, [r3, #24]
 800030e:	f003 0301 	and.w	r3, r3, #1
 8000312:	60bb      	str	r3, [r7, #8]
 8000314:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000316:	4b0f      	ldr	r3, [pc, #60]	; (8000354 <HAL_MspInit+0x5c>)
 8000318:	69db      	ldr	r3, [r3, #28]
 800031a:	4a0e      	ldr	r2, [pc, #56]	; (8000354 <HAL_MspInit+0x5c>)
 800031c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000320:	61d3      	str	r3, [r2, #28]
 8000322:	4b0c      	ldr	r3, [pc, #48]	; (8000354 <HAL_MspInit+0x5c>)
 8000324:	69db      	ldr	r3, [r3, #28]
 8000326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800032a:	607b      	str	r3, [r7, #4]
 800032c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800032e:	4b0a      	ldr	r3, [pc, #40]	; (8000358 <HAL_MspInit+0x60>)
 8000330:	685b      	ldr	r3, [r3, #4]
 8000332:	60fb      	str	r3, [r7, #12]
 8000334:	68fb      	ldr	r3, [r7, #12]
 8000336:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800033a:	60fb      	str	r3, [r7, #12]
 800033c:	68fb      	ldr	r3, [r7, #12]
 800033e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000342:	60fb      	str	r3, [r7, #12]
 8000344:	4a04      	ldr	r2, [pc, #16]	; (8000358 <HAL_MspInit+0x60>)
 8000346:	68fb      	ldr	r3, [r7, #12]
 8000348:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800034a:	bf00      	nop
 800034c:	3714      	adds	r7, #20
 800034e:	46bd      	mov	sp, r7
 8000350:	bc80      	pop	{r7}
 8000352:	4770      	bx	lr
 8000354:	40021000 	.word	0x40021000
 8000358:	40010000 	.word	0x40010000

0800035c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b08e      	sub	sp, #56	; 0x38
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000364:	2300      	movs	r3, #0
 8000366:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000368:	2300      	movs	r3, #0
 800036a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800036c:	2300      	movs	r3, #0
 800036e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000372:	4b34      	ldr	r3, [pc, #208]	; (8000444 <HAL_InitTick+0xe8>)
 8000374:	69db      	ldr	r3, [r3, #28]
 8000376:	4a33      	ldr	r2, [pc, #204]	; (8000444 <HAL_InitTick+0xe8>)
 8000378:	f043 0304 	orr.w	r3, r3, #4
 800037c:	61d3      	str	r3, [r2, #28]
 800037e:	4b31      	ldr	r3, [pc, #196]	; (8000444 <HAL_InitTick+0xe8>)
 8000380:	69db      	ldr	r3, [r3, #28]
 8000382:	f003 0304 	and.w	r3, r3, #4
 8000386:	60fb      	str	r3, [r7, #12]
 8000388:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800038a:	f107 0210 	add.w	r2, r7, #16
 800038e:	f107 0314 	add.w	r3, r7, #20
 8000392:	4611      	mov	r1, r2
 8000394:	4618      	mov	r0, r3
 8000396:	f000 ff37 	bl	8001208 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800039a:	6a3b      	ldr	r3, [r7, #32]
 800039c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800039e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d103      	bne.n	80003ac <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80003a4:	f000 ff1c 	bl	80011e0 <HAL_RCC_GetPCLK1Freq>
 80003a8:	6378      	str	r0, [r7, #52]	; 0x34
 80003aa:	e004      	b.n	80003b6 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80003ac:	f000 ff18 	bl	80011e0 <HAL_RCC_GetPCLK1Freq>
 80003b0:	4603      	mov	r3, r0
 80003b2:	005b      	lsls	r3, r3, #1
 80003b4:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80003b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80003b8:	4a23      	ldr	r2, [pc, #140]	; (8000448 <HAL_InitTick+0xec>)
 80003ba:	fba2 2303 	umull	r2, r3, r2, r3
 80003be:	0c9b      	lsrs	r3, r3, #18
 80003c0:	3b01      	subs	r3, #1
 80003c2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80003c4:	4b21      	ldr	r3, [pc, #132]	; (800044c <HAL_InitTick+0xf0>)
 80003c6:	4a22      	ldr	r2, [pc, #136]	; (8000450 <HAL_InitTick+0xf4>)
 80003c8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80003ca:	4b20      	ldr	r3, [pc, #128]	; (800044c <HAL_InitTick+0xf0>)
 80003cc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80003d0:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80003d2:	4a1e      	ldr	r2, [pc, #120]	; (800044c <HAL_InitTick+0xf0>)
 80003d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003d6:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80003d8:	4b1c      	ldr	r3, [pc, #112]	; (800044c <HAL_InitTick+0xf0>)
 80003da:	2200      	movs	r2, #0
 80003dc:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003de:	4b1b      	ldr	r3, [pc, #108]	; (800044c <HAL_InitTick+0xf0>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003e4:	4b19      	ldr	r3, [pc, #100]	; (800044c <HAL_InitTick+0xf0>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80003ea:	4818      	ldr	r0, [pc, #96]	; (800044c <HAL_InitTick+0xf0>)
 80003ec:	f000 ff5a 	bl	80012a4 <HAL_TIM_Base_Init>
 80003f0:	4603      	mov	r3, r0
 80003f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80003f6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d11b      	bne.n	8000436 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80003fe:	4813      	ldr	r0, [pc, #76]	; (800044c <HAL_InitTick+0xf0>)
 8000400:	f000 ffa8 	bl	8001354 <HAL_TIM_Base_Start_IT>
 8000404:	4603      	mov	r3, r0
 8000406:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800040a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800040e:	2b00      	cmp	r3, #0
 8000410:	d111      	bne.n	8000436 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000412:	201e      	movs	r0, #30
 8000414:	f000 f96f 	bl	80006f6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	2b0f      	cmp	r3, #15
 800041c:	d808      	bhi.n	8000430 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 800041e:	2200      	movs	r2, #0
 8000420:	6879      	ldr	r1, [r7, #4]
 8000422:	201e      	movs	r0, #30
 8000424:	f000 f94b 	bl	80006be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000428:	4a0a      	ldr	r2, [pc, #40]	; (8000454 <HAL_InitTick+0xf8>)
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	6013      	str	r3, [r2, #0]
 800042e:	e002      	b.n	8000436 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000430:	2301      	movs	r3, #1
 8000432:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000436:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800043a:	4618      	mov	r0, r3
 800043c:	3738      	adds	r7, #56	; 0x38
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	40021000 	.word	0x40021000
 8000448:	431bde83 	.word	0x431bde83
 800044c:	20000034 	.word	0x20000034
 8000450:	40000800 	.word	0x40000800
 8000454:	20000004 	.word	0x20000004

08000458 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800045c:	e7fe      	b.n	800045c <NMI_Handler+0x4>

0800045e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800045e:	b480      	push	{r7}
 8000460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000462:	e7fe      	b.n	8000462 <HardFault_Handler+0x4>

08000464 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000468:	e7fe      	b.n	8000468 <MemManage_Handler+0x4>

0800046a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800046a:	b480      	push	{r7}
 800046c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800046e:	e7fe      	b.n	800046e <BusFault_Handler+0x4>

08000470 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000474:	e7fe      	b.n	8000474 <UsageFault_Handler+0x4>

08000476 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000476:	b480      	push	{r7}
 8000478:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800047a:	bf00      	nop
 800047c:	46bd      	mov	sp, r7
 800047e:	bc80      	pop	{r7}
 8000480:	4770      	bx	lr
	...

08000484 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000488:	4802      	ldr	r0, [pc, #8]	; (8000494 <TIM4_IRQHandler+0x10>)
 800048a:	f000 ffb5 	bl	80013f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800048e:	bf00      	nop
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	20000034 	.word	0x20000034

08000498 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800049c:	bf00      	nop
 800049e:	46bd      	mov	sp, r7
 80004a0:	bc80      	pop	{r7}
 80004a2:	4770      	bx	lr

080004a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80004a4:	f7ff fff8 	bl	8000498 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004a8:	480b      	ldr	r0, [pc, #44]	; (80004d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80004aa:	490c      	ldr	r1, [pc, #48]	; (80004dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80004ac:	4a0c      	ldr	r2, [pc, #48]	; (80004e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80004ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004b0:	e002      	b.n	80004b8 <LoopCopyDataInit>

080004b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004b6:	3304      	adds	r3, #4

080004b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004bc:	d3f9      	bcc.n	80004b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004be:	4a09      	ldr	r2, [pc, #36]	; (80004e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80004c0:	4c09      	ldr	r4, [pc, #36]	; (80004e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80004c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004c4:	e001      	b.n	80004ca <LoopFillZerobss>

080004c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004c8:	3204      	adds	r2, #4

080004ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004cc:	d3fb      	bcc.n	80004c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004ce:	f001 ff13 	bl	80022f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004d2:	f7ff fe3b 	bl	800014c <main>
  bx lr
 80004d6:	4770      	bx	lr
  ldr r0, =_sdata
 80004d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004dc:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80004e0:	080023ac 	.word	0x080023ac
  ldr r2, =_sbss
 80004e4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80004e8:	20004998 	.word	0x20004998

080004ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004ec:	e7fe      	b.n	80004ec <ADC1_2_IRQHandler>
	...

080004f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004f4:	4b08      	ldr	r3, [pc, #32]	; (8000518 <HAL_Init+0x28>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	4a07      	ldr	r2, [pc, #28]	; (8000518 <HAL_Init+0x28>)
 80004fa:	f043 0310 	orr.w	r3, r3, #16
 80004fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000500:	2003      	movs	r0, #3
 8000502:	f000 f8d1 	bl	80006a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000506:	200f      	movs	r0, #15
 8000508:	f7ff ff28 	bl	800035c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800050c:	f7ff fef4 	bl	80002f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000510:	2300      	movs	r3, #0
}
 8000512:	4618      	mov	r0, r3
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	40022000 	.word	0x40022000

0800051c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000520:	4b05      	ldr	r3, [pc, #20]	; (8000538 <HAL_IncTick+0x1c>)
 8000522:	781b      	ldrb	r3, [r3, #0]
 8000524:	461a      	mov	r2, r3
 8000526:	4b05      	ldr	r3, [pc, #20]	; (800053c <HAL_IncTick+0x20>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	4413      	add	r3, r2
 800052c:	4a03      	ldr	r2, [pc, #12]	; (800053c <HAL_IncTick+0x20>)
 800052e:	6013      	str	r3, [r2, #0]
}
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr
 8000538:	20000008 	.word	0x20000008
 800053c:	2000007c 	.word	0x2000007c

08000540 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  return uwTick;
 8000544:	4b02      	ldr	r3, [pc, #8]	; (8000550 <HAL_GetTick+0x10>)
 8000546:	681b      	ldr	r3, [r3, #0]
}
 8000548:	4618      	mov	r0, r3
 800054a:	46bd      	mov	sp, r7
 800054c:	bc80      	pop	{r7}
 800054e:	4770      	bx	lr
 8000550:	2000007c 	.word	0x2000007c

08000554 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000554:	b480      	push	{r7}
 8000556:	b085      	sub	sp, #20
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	f003 0307 	and.w	r3, r3, #7
 8000562:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000564:	4b0c      	ldr	r3, [pc, #48]	; (8000598 <__NVIC_SetPriorityGrouping+0x44>)
 8000566:	68db      	ldr	r3, [r3, #12]
 8000568:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800056a:	68ba      	ldr	r2, [r7, #8]
 800056c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000570:	4013      	ands	r3, r2
 8000572:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000578:	68bb      	ldr	r3, [r7, #8]
 800057a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800057c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000580:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000584:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000586:	4a04      	ldr	r2, [pc, #16]	; (8000598 <__NVIC_SetPriorityGrouping+0x44>)
 8000588:	68bb      	ldr	r3, [r7, #8]
 800058a:	60d3      	str	r3, [r2, #12]
}
 800058c:	bf00      	nop
 800058e:	3714      	adds	r7, #20
 8000590:	46bd      	mov	sp, r7
 8000592:	bc80      	pop	{r7}
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	e000ed00 	.word	0xe000ed00

0800059c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005a0:	4b04      	ldr	r3, [pc, #16]	; (80005b4 <__NVIC_GetPriorityGrouping+0x18>)
 80005a2:	68db      	ldr	r3, [r3, #12]
 80005a4:	0a1b      	lsrs	r3, r3, #8
 80005a6:	f003 0307 	and.w	r3, r3, #7
}
 80005aa:	4618      	mov	r0, r3
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bc80      	pop	{r7}
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	e000ed00 	.word	0xe000ed00

080005b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	4603      	mov	r3, r0
 80005c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	db0b      	blt.n	80005e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005ca:	79fb      	ldrb	r3, [r7, #7]
 80005cc:	f003 021f 	and.w	r2, r3, #31
 80005d0:	4906      	ldr	r1, [pc, #24]	; (80005ec <__NVIC_EnableIRQ+0x34>)
 80005d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005d6:	095b      	lsrs	r3, r3, #5
 80005d8:	2001      	movs	r0, #1
 80005da:	fa00 f202 	lsl.w	r2, r0, r2
 80005de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80005e2:	bf00      	nop
 80005e4:	370c      	adds	r7, #12
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bc80      	pop	{r7}
 80005ea:	4770      	bx	lr
 80005ec:	e000e100 	.word	0xe000e100

080005f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b083      	sub	sp, #12
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	6039      	str	r1, [r7, #0]
 80005fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000600:	2b00      	cmp	r3, #0
 8000602:	db0a      	blt.n	800061a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	b2da      	uxtb	r2, r3
 8000608:	490c      	ldr	r1, [pc, #48]	; (800063c <__NVIC_SetPriority+0x4c>)
 800060a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800060e:	0112      	lsls	r2, r2, #4
 8000610:	b2d2      	uxtb	r2, r2
 8000612:	440b      	add	r3, r1
 8000614:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000618:	e00a      	b.n	8000630 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	b2da      	uxtb	r2, r3
 800061e:	4908      	ldr	r1, [pc, #32]	; (8000640 <__NVIC_SetPriority+0x50>)
 8000620:	79fb      	ldrb	r3, [r7, #7]
 8000622:	f003 030f 	and.w	r3, r3, #15
 8000626:	3b04      	subs	r3, #4
 8000628:	0112      	lsls	r2, r2, #4
 800062a:	b2d2      	uxtb	r2, r2
 800062c:	440b      	add	r3, r1
 800062e:	761a      	strb	r2, [r3, #24]
}
 8000630:	bf00      	nop
 8000632:	370c      	adds	r7, #12
 8000634:	46bd      	mov	sp, r7
 8000636:	bc80      	pop	{r7}
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	e000e100 	.word	0xe000e100
 8000640:	e000ed00 	.word	0xe000ed00

08000644 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000644:	b480      	push	{r7}
 8000646:	b089      	sub	sp, #36	; 0x24
 8000648:	af00      	add	r7, sp, #0
 800064a:	60f8      	str	r0, [r7, #12]
 800064c:	60b9      	str	r1, [r7, #8]
 800064e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	f003 0307 	and.w	r3, r3, #7
 8000656:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000658:	69fb      	ldr	r3, [r7, #28]
 800065a:	f1c3 0307 	rsb	r3, r3, #7
 800065e:	2b04      	cmp	r3, #4
 8000660:	bf28      	it	cs
 8000662:	2304      	movcs	r3, #4
 8000664:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000666:	69fb      	ldr	r3, [r7, #28]
 8000668:	3304      	adds	r3, #4
 800066a:	2b06      	cmp	r3, #6
 800066c:	d902      	bls.n	8000674 <NVIC_EncodePriority+0x30>
 800066e:	69fb      	ldr	r3, [r7, #28]
 8000670:	3b03      	subs	r3, #3
 8000672:	e000      	b.n	8000676 <NVIC_EncodePriority+0x32>
 8000674:	2300      	movs	r3, #0
 8000676:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000678:	f04f 32ff 	mov.w	r2, #4294967295
 800067c:	69bb      	ldr	r3, [r7, #24]
 800067e:	fa02 f303 	lsl.w	r3, r2, r3
 8000682:	43da      	mvns	r2, r3
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	401a      	ands	r2, r3
 8000688:	697b      	ldr	r3, [r7, #20]
 800068a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800068c:	f04f 31ff 	mov.w	r1, #4294967295
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	fa01 f303 	lsl.w	r3, r1, r3
 8000696:	43d9      	mvns	r1, r3
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800069c:	4313      	orrs	r3, r2
         );
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3724      	adds	r7, #36	; 0x24
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bc80      	pop	{r7}
 80006a6:	4770      	bx	lr

080006a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006b0:	6878      	ldr	r0, [r7, #4]
 80006b2:	f7ff ff4f 	bl	8000554 <__NVIC_SetPriorityGrouping>
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006be:	b580      	push	{r7, lr}
 80006c0:	b086      	sub	sp, #24
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	4603      	mov	r3, r0
 80006c6:	60b9      	str	r1, [r7, #8]
 80006c8:	607a      	str	r2, [r7, #4]
 80006ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006cc:	2300      	movs	r3, #0
 80006ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006d0:	f7ff ff64 	bl	800059c <__NVIC_GetPriorityGrouping>
 80006d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006d6:	687a      	ldr	r2, [r7, #4]
 80006d8:	68b9      	ldr	r1, [r7, #8]
 80006da:	6978      	ldr	r0, [r7, #20]
 80006dc:	f7ff ffb2 	bl	8000644 <NVIC_EncodePriority>
 80006e0:	4602      	mov	r2, r0
 80006e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006e6:	4611      	mov	r1, r2
 80006e8:	4618      	mov	r0, r3
 80006ea:	f7ff ff81 	bl	80005f0 <__NVIC_SetPriority>
}
 80006ee:	bf00      	nop
 80006f0:	3718      	adds	r7, #24
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}

080006f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006f6:	b580      	push	{r7, lr}
 80006f8:	b082      	sub	sp, #8
 80006fa:	af00      	add	r7, sp, #0
 80006fc:	4603      	mov	r3, r0
 80006fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000704:	4618      	mov	r0, r3
 8000706:	f7ff ff57 	bl	80005b8 <__NVIC_EnableIRQ>
}
 800070a:	bf00      	nop
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
	...

08000714 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000714:	b480      	push	{r7}
 8000716:	b08b      	sub	sp, #44	; 0x2c
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800071e:	2300      	movs	r3, #0
 8000720:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000722:	2300      	movs	r3, #0
 8000724:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000726:	e169      	b.n	80009fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000728:	2201      	movs	r2, #1
 800072a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800072c:	fa02 f303 	lsl.w	r3, r2, r3
 8000730:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	69fa      	ldr	r2, [r7, #28]
 8000738:	4013      	ands	r3, r2
 800073a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800073c:	69ba      	ldr	r2, [r7, #24]
 800073e:	69fb      	ldr	r3, [r7, #28]
 8000740:	429a      	cmp	r2, r3
 8000742:	f040 8158 	bne.w	80009f6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	685b      	ldr	r3, [r3, #4]
 800074a:	4a9a      	ldr	r2, [pc, #616]	; (80009b4 <HAL_GPIO_Init+0x2a0>)
 800074c:	4293      	cmp	r3, r2
 800074e:	d05e      	beq.n	800080e <HAL_GPIO_Init+0xfa>
 8000750:	4a98      	ldr	r2, [pc, #608]	; (80009b4 <HAL_GPIO_Init+0x2a0>)
 8000752:	4293      	cmp	r3, r2
 8000754:	d875      	bhi.n	8000842 <HAL_GPIO_Init+0x12e>
 8000756:	4a98      	ldr	r2, [pc, #608]	; (80009b8 <HAL_GPIO_Init+0x2a4>)
 8000758:	4293      	cmp	r3, r2
 800075a:	d058      	beq.n	800080e <HAL_GPIO_Init+0xfa>
 800075c:	4a96      	ldr	r2, [pc, #600]	; (80009b8 <HAL_GPIO_Init+0x2a4>)
 800075e:	4293      	cmp	r3, r2
 8000760:	d86f      	bhi.n	8000842 <HAL_GPIO_Init+0x12e>
 8000762:	4a96      	ldr	r2, [pc, #600]	; (80009bc <HAL_GPIO_Init+0x2a8>)
 8000764:	4293      	cmp	r3, r2
 8000766:	d052      	beq.n	800080e <HAL_GPIO_Init+0xfa>
 8000768:	4a94      	ldr	r2, [pc, #592]	; (80009bc <HAL_GPIO_Init+0x2a8>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d869      	bhi.n	8000842 <HAL_GPIO_Init+0x12e>
 800076e:	4a94      	ldr	r2, [pc, #592]	; (80009c0 <HAL_GPIO_Init+0x2ac>)
 8000770:	4293      	cmp	r3, r2
 8000772:	d04c      	beq.n	800080e <HAL_GPIO_Init+0xfa>
 8000774:	4a92      	ldr	r2, [pc, #584]	; (80009c0 <HAL_GPIO_Init+0x2ac>)
 8000776:	4293      	cmp	r3, r2
 8000778:	d863      	bhi.n	8000842 <HAL_GPIO_Init+0x12e>
 800077a:	4a92      	ldr	r2, [pc, #584]	; (80009c4 <HAL_GPIO_Init+0x2b0>)
 800077c:	4293      	cmp	r3, r2
 800077e:	d046      	beq.n	800080e <HAL_GPIO_Init+0xfa>
 8000780:	4a90      	ldr	r2, [pc, #576]	; (80009c4 <HAL_GPIO_Init+0x2b0>)
 8000782:	4293      	cmp	r3, r2
 8000784:	d85d      	bhi.n	8000842 <HAL_GPIO_Init+0x12e>
 8000786:	2b12      	cmp	r3, #18
 8000788:	d82a      	bhi.n	80007e0 <HAL_GPIO_Init+0xcc>
 800078a:	2b12      	cmp	r3, #18
 800078c:	d859      	bhi.n	8000842 <HAL_GPIO_Init+0x12e>
 800078e:	a201      	add	r2, pc, #4	; (adr r2, 8000794 <HAL_GPIO_Init+0x80>)
 8000790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000794:	0800080f 	.word	0x0800080f
 8000798:	080007e9 	.word	0x080007e9
 800079c:	080007fb 	.word	0x080007fb
 80007a0:	0800083d 	.word	0x0800083d
 80007a4:	08000843 	.word	0x08000843
 80007a8:	08000843 	.word	0x08000843
 80007ac:	08000843 	.word	0x08000843
 80007b0:	08000843 	.word	0x08000843
 80007b4:	08000843 	.word	0x08000843
 80007b8:	08000843 	.word	0x08000843
 80007bc:	08000843 	.word	0x08000843
 80007c0:	08000843 	.word	0x08000843
 80007c4:	08000843 	.word	0x08000843
 80007c8:	08000843 	.word	0x08000843
 80007cc:	08000843 	.word	0x08000843
 80007d0:	08000843 	.word	0x08000843
 80007d4:	08000843 	.word	0x08000843
 80007d8:	080007f1 	.word	0x080007f1
 80007dc:	08000805 	.word	0x08000805
 80007e0:	4a79      	ldr	r2, [pc, #484]	; (80009c8 <HAL_GPIO_Init+0x2b4>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d013      	beq.n	800080e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80007e6:	e02c      	b.n	8000842 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	68db      	ldr	r3, [r3, #12]
 80007ec:	623b      	str	r3, [r7, #32]
          break;
 80007ee:	e029      	b.n	8000844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	3304      	adds	r3, #4
 80007f6:	623b      	str	r3, [r7, #32]
          break;
 80007f8:	e024      	b.n	8000844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	68db      	ldr	r3, [r3, #12]
 80007fe:	3308      	adds	r3, #8
 8000800:	623b      	str	r3, [r7, #32]
          break;
 8000802:	e01f      	b.n	8000844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	68db      	ldr	r3, [r3, #12]
 8000808:	330c      	adds	r3, #12
 800080a:	623b      	str	r3, [r7, #32]
          break;
 800080c:	e01a      	b.n	8000844 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	689b      	ldr	r3, [r3, #8]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d102      	bne.n	800081c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000816:	2304      	movs	r3, #4
 8000818:	623b      	str	r3, [r7, #32]
          break;
 800081a:	e013      	b.n	8000844 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	689b      	ldr	r3, [r3, #8]
 8000820:	2b01      	cmp	r3, #1
 8000822:	d105      	bne.n	8000830 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000824:	2308      	movs	r3, #8
 8000826:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	69fa      	ldr	r2, [r7, #28]
 800082c:	611a      	str	r2, [r3, #16]
          break;
 800082e:	e009      	b.n	8000844 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000830:	2308      	movs	r3, #8
 8000832:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	69fa      	ldr	r2, [r7, #28]
 8000838:	615a      	str	r2, [r3, #20]
          break;
 800083a:	e003      	b.n	8000844 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800083c:	2300      	movs	r3, #0
 800083e:	623b      	str	r3, [r7, #32]
          break;
 8000840:	e000      	b.n	8000844 <HAL_GPIO_Init+0x130>
          break;
 8000842:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000844:	69bb      	ldr	r3, [r7, #24]
 8000846:	2bff      	cmp	r3, #255	; 0xff
 8000848:	d801      	bhi.n	800084e <HAL_GPIO_Init+0x13a>
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	e001      	b.n	8000852 <HAL_GPIO_Init+0x13e>
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	3304      	adds	r3, #4
 8000852:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000854:	69bb      	ldr	r3, [r7, #24]
 8000856:	2bff      	cmp	r3, #255	; 0xff
 8000858:	d802      	bhi.n	8000860 <HAL_GPIO_Init+0x14c>
 800085a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800085c:	009b      	lsls	r3, r3, #2
 800085e:	e002      	b.n	8000866 <HAL_GPIO_Init+0x152>
 8000860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000862:	3b08      	subs	r3, #8
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	210f      	movs	r1, #15
 800086e:	693b      	ldr	r3, [r7, #16]
 8000870:	fa01 f303 	lsl.w	r3, r1, r3
 8000874:	43db      	mvns	r3, r3
 8000876:	401a      	ands	r2, r3
 8000878:	6a39      	ldr	r1, [r7, #32]
 800087a:	693b      	ldr	r3, [r7, #16]
 800087c:	fa01 f303 	lsl.w	r3, r1, r3
 8000880:	431a      	orrs	r2, r3
 8000882:	697b      	ldr	r3, [r7, #20]
 8000884:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	685b      	ldr	r3, [r3, #4]
 800088a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800088e:	2b00      	cmp	r3, #0
 8000890:	f000 80b1 	beq.w	80009f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000894:	4b4d      	ldr	r3, [pc, #308]	; (80009cc <HAL_GPIO_Init+0x2b8>)
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	4a4c      	ldr	r2, [pc, #304]	; (80009cc <HAL_GPIO_Init+0x2b8>)
 800089a:	f043 0301 	orr.w	r3, r3, #1
 800089e:	6193      	str	r3, [r2, #24]
 80008a0:	4b4a      	ldr	r3, [pc, #296]	; (80009cc <HAL_GPIO_Init+0x2b8>)
 80008a2:	699b      	ldr	r3, [r3, #24]
 80008a4:	f003 0301 	and.w	r3, r3, #1
 80008a8:	60bb      	str	r3, [r7, #8]
 80008aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80008ac:	4a48      	ldr	r2, [pc, #288]	; (80009d0 <HAL_GPIO_Init+0x2bc>)
 80008ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008b0:	089b      	lsrs	r3, r3, #2
 80008b2:	3302      	adds	r3, #2
 80008b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80008ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008bc:	f003 0303 	and.w	r3, r3, #3
 80008c0:	009b      	lsls	r3, r3, #2
 80008c2:	220f      	movs	r2, #15
 80008c4:	fa02 f303 	lsl.w	r3, r2, r3
 80008c8:	43db      	mvns	r3, r3
 80008ca:	68fa      	ldr	r2, [r7, #12]
 80008cc:	4013      	ands	r3, r2
 80008ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	4a40      	ldr	r2, [pc, #256]	; (80009d4 <HAL_GPIO_Init+0x2c0>)
 80008d4:	4293      	cmp	r3, r2
 80008d6:	d013      	beq.n	8000900 <HAL_GPIO_Init+0x1ec>
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4a3f      	ldr	r2, [pc, #252]	; (80009d8 <HAL_GPIO_Init+0x2c4>)
 80008dc:	4293      	cmp	r3, r2
 80008de:	d00d      	beq.n	80008fc <HAL_GPIO_Init+0x1e8>
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4a3e      	ldr	r2, [pc, #248]	; (80009dc <HAL_GPIO_Init+0x2c8>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d007      	beq.n	80008f8 <HAL_GPIO_Init+0x1e4>
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	4a3d      	ldr	r2, [pc, #244]	; (80009e0 <HAL_GPIO_Init+0x2cc>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d101      	bne.n	80008f4 <HAL_GPIO_Init+0x1e0>
 80008f0:	2303      	movs	r3, #3
 80008f2:	e006      	b.n	8000902 <HAL_GPIO_Init+0x1ee>
 80008f4:	2304      	movs	r3, #4
 80008f6:	e004      	b.n	8000902 <HAL_GPIO_Init+0x1ee>
 80008f8:	2302      	movs	r3, #2
 80008fa:	e002      	b.n	8000902 <HAL_GPIO_Init+0x1ee>
 80008fc:	2301      	movs	r3, #1
 80008fe:	e000      	b.n	8000902 <HAL_GPIO_Init+0x1ee>
 8000900:	2300      	movs	r3, #0
 8000902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000904:	f002 0203 	and.w	r2, r2, #3
 8000908:	0092      	lsls	r2, r2, #2
 800090a:	4093      	lsls	r3, r2
 800090c:	68fa      	ldr	r2, [r7, #12]
 800090e:	4313      	orrs	r3, r2
 8000910:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000912:	492f      	ldr	r1, [pc, #188]	; (80009d0 <HAL_GPIO_Init+0x2bc>)
 8000914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000916:	089b      	lsrs	r3, r3, #2
 8000918:	3302      	adds	r3, #2
 800091a:	68fa      	ldr	r2, [r7, #12]
 800091c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000928:	2b00      	cmp	r3, #0
 800092a:	d006      	beq.n	800093a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800092c:	4b2d      	ldr	r3, [pc, #180]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 800092e:	689a      	ldr	r2, [r3, #8]
 8000930:	492c      	ldr	r1, [pc, #176]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 8000932:	69bb      	ldr	r3, [r7, #24]
 8000934:	4313      	orrs	r3, r2
 8000936:	608b      	str	r3, [r1, #8]
 8000938:	e006      	b.n	8000948 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800093a:	4b2a      	ldr	r3, [pc, #168]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 800093c:	689a      	ldr	r2, [r3, #8]
 800093e:	69bb      	ldr	r3, [r7, #24]
 8000940:	43db      	mvns	r3, r3
 8000942:	4928      	ldr	r1, [pc, #160]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 8000944:	4013      	ands	r3, r2
 8000946:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	685b      	ldr	r3, [r3, #4]
 800094c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000950:	2b00      	cmp	r3, #0
 8000952:	d006      	beq.n	8000962 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000954:	4b23      	ldr	r3, [pc, #140]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 8000956:	68da      	ldr	r2, [r3, #12]
 8000958:	4922      	ldr	r1, [pc, #136]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 800095a:	69bb      	ldr	r3, [r7, #24]
 800095c:	4313      	orrs	r3, r2
 800095e:	60cb      	str	r3, [r1, #12]
 8000960:	e006      	b.n	8000970 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000962:	4b20      	ldr	r3, [pc, #128]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 8000964:	68da      	ldr	r2, [r3, #12]
 8000966:	69bb      	ldr	r3, [r7, #24]
 8000968:	43db      	mvns	r3, r3
 800096a:	491e      	ldr	r1, [pc, #120]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 800096c:	4013      	ands	r3, r2
 800096e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	685b      	ldr	r3, [r3, #4]
 8000974:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000978:	2b00      	cmp	r3, #0
 800097a:	d006      	beq.n	800098a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800097c:	4b19      	ldr	r3, [pc, #100]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 800097e:	685a      	ldr	r2, [r3, #4]
 8000980:	4918      	ldr	r1, [pc, #96]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 8000982:	69bb      	ldr	r3, [r7, #24]
 8000984:	4313      	orrs	r3, r2
 8000986:	604b      	str	r3, [r1, #4]
 8000988:	e006      	b.n	8000998 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800098a:	4b16      	ldr	r3, [pc, #88]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 800098c:	685a      	ldr	r2, [r3, #4]
 800098e:	69bb      	ldr	r3, [r7, #24]
 8000990:	43db      	mvns	r3, r3
 8000992:	4914      	ldr	r1, [pc, #80]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 8000994:	4013      	ands	r3, r2
 8000996:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	685b      	ldr	r3, [r3, #4]
 800099c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d021      	beq.n	80009e8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80009a4:	4b0f      	ldr	r3, [pc, #60]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 80009a6:	681a      	ldr	r2, [r3, #0]
 80009a8:	490e      	ldr	r1, [pc, #56]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 80009aa:	69bb      	ldr	r3, [r7, #24]
 80009ac:	4313      	orrs	r3, r2
 80009ae:	600b      	str	r3, [r1, #0]
 80009b0:	e021      	b.n	80009f6 <HAL_GPIO_Init+0x2e2>
 80009b2:	bf00      	nop
 80009b4:	10320000 	.word	0x10320000
 80009b8:	10310000 	.word	0x10310000
 80009bc:	10220000 	.word	0x10220000
 80009c0:	10210000 	.word	0x10210000
 80009c4:	10120000 	.word	0x10120000
 80009c8:	10110000 	.word	0x10110000
 80009cc:	40021000 	.word	0x40021000
 80009d0:	40010000 	.word	0x40010000
 80009d4:	40010800 	.word	0x40010800
 80009d8:	40010c00 	.word	0x40010c00
 80009dc:	40011000 	.word	0x40011000
 80009e0:	40011400 	.word	0x40011400
 80009e4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009e8:	4b0b      	ldr	r3, [pc, #44]	; (8000a18 <HAL_GPIO_Init+0x304>)
 80009ea:	681a      	ldr	r2, [r3, #0]
 80009ec:	69bb      	ldr	r3, [r7, #24]
 80009ee:	43db      	mvns	r3, r3
 80009f0:	4909      	ldr	r1, [pc, #36]	; (8000a18 <HAL_GPIO_Init+0x304>)
 80009f2:	4013      	ands	r3, r2
 80009f4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80009f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f8:	3301      	adds	r3, #1
 80009fa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	681a      	ldr	r2, [r3, #0]
 8000a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a02:	fa22 f303 	lsr.w	r3, r2, r3
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	f47f ae8e 	bne.w	8000728 <HAL_GPIO_Init+0x14>
  }
}
 8000a0c:	bf00      	nop
 8000a0e:	bf00      	nop
 8000a10:	372c      	adds	r7, #44	; 0x2c
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bc80      	pop	{r7}
 8000a16:	4770      	bx	lr
 8000a18:	40010400 	.word	0x40010400

08000a1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
 8000a24:	460b      	mov	r3, r1
 8000a26:	807b      	strh	r3, [r7, #2]
 8000a28:	4613      	mov	r3, r2
 8000a2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a2c:	787b      	ldrb	r3, [r7, #1]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d003      	beq.n	8000a3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000a32:	887a      	ldrh	r2, [r7, #2]
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000a38:	e003      	b.n	8000a42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a3a:	887b      	ldrh	r3, [r7, #2]
 8000a3c:	041a      	lsls	r2, r3, #16
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	611a      	str	r2, [r3, #16]
}
 8000a42:	bf00      	nop
 8000a44:	370c      	adds	r7, #12
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bc80      	pop	{r7}
 8000a4a:	4770      	bx	lr

08000a4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d101      	bne.n	8000a5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	e272      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	f000 8087 	beq.w	8000b7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a6c:	4b92      	ldr	r3, [pc, #584]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	f003 030c 	and.w	r3, r3, #12
 8000a74:	2b04      	cmp	r3, #4
 8000a76:	d00c      	beq.n	8000a92 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a78:	4b8f      	ldr	r3, [pc, #572]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	f003 030c 	and.w	r3, r3, #12
 8000a80:	2b08      	cmp	r3, #8
 8000a82:	d112      	bne.n	8000aaa <HAL_RCC_OscConfig+0x5e>
 8000a84:	4b8c      	ldr	r3, [pc, #560]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a90:	d10b      	bne.n	8000aaa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a92:	4b89      	ldr	r3, [pc, #548]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d06c      	beq.n	8000b78 <HAL_RCC_OscConfig+0x12c>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d168      	bne.n	8000b78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e24c      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ab2:	d106      	bne.n	8000ac2 <HAL_RCC_OscConfig+0x76>
 8000ab4:	4b80      	ldr	r3, [pc, #512]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a7f      	ldr	r2, [pc, #508]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000aba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000abe:	6013      	str	r3, [r2, #0]
 8000ac0:	e02e      	b.n	8000b20 <HAL_RCC_OscConfig+0xd4>
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d10c      	bne.n	8000ae4 <HAL_RCC_OscConfig+0x98>
 8000aca:	4b7b      	ldr	r3, [pc, #492]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	4a7a      	ldr	r2, [pc, #488]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000ad0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ad4:	6013      	str	r3, [r2, #0]
 8000ad6:	4b78      	ldr	r3, [pc, #480]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	4a77      	ldr	r2, [pc, #476]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000adc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ae0:	6013      	str	r3, [r2, #0]
 8000ae2:	e01d      	b.n	8000b20 <HAL_RCC_OscConfig+0xd4>
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000aec:	d10c      	bne.n	8000b08 <HAL_RCC_OscConfig+0xbc>
 8000aee:	4b72      	ldr	r3, [pc, #456]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4a71      	ldr	r2, [pc, #452]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000af4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000af8:	6013      	str	r3, [r2, #0]
 8000afa:	4b6f      	ldr	r3, [pc, #444]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a6e      	ldr	r2, [pc, #440]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b04:	6013      	str	r3, [r2, #0]
 8000b06:	e00b      	b.n	8000b20 <HAL_RCC_OscConfig+0xd4>
 8000b08:	4b6b      	ldr	r3, [pc, #428]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a6a      	ldr	r2, [pc, #424]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b12:	6013      	str	r3, [r2, #0]
 8000b14:	4b68      	ldr	r3, [pc, #416]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a67      	ldr	r2, [pc, #412]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b1e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d013      	beq.n	8000b50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b28:	f7ff fd0a 	bl	8000540 <HAL_GetTick>
 8000b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b2e:	e008      	b.n	8000b42 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b30:	f7ff fd06 	bl	8000540 <HAL_GetTick>
 8000b34:	4602      	mov	r2, r0
 8000b36:	693b      	ldr	r3, [r7, #16]
 8000b38:	1ad3      	subs	r3, r2, r3
 8000b3a:	2b64      	cmp	r3, #100	; 0x64
 8000b3c:	d901      	bls.n	8000b42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b3e:	2303      	movs	r3, #3
 8000b40:	e200      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b42:	4b5d      	ldr	r3, [pc, #372]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d0f0      	beq.n	8000b30 <HAL_RCC_OscConfig+0xe4>
 8000b4e:	e014      	b.n	8000b7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b50:	f7ff fcf6 	bl	8000540 <HAL_GetTick>
 8000b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b56:	e008      	b.n	8000b6a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b58:	f7ff fcf2 	bl	8000540 <HAL_GetTick>
 8000b5c:	4602      	mov	r2, r0
 8000b5e:	693b      	ldr	r3, [r7, #16]
 8000b60:	1ad3      	subs	r3, r2, r3
 8000b62:	2b64      	cmp	r3, #100	; 0x64
 8000b64:	d901      	bls.n	8000b6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000b66:	2303      	movs	r3, #3
 8000b68:	e1ec      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b6a:	4b53      	ldr	r3, [pc, #332]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d1f0      	bne.n	8000b58 <HAL_RCC_OscConfig+0x10c>
 8000b76:	e000      	b.n	8000b7a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f003 0302 	and.w	r3, r3, #2
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d063      	beq.n	8000c4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b86:	4b4c      	ldr	r3, [pc, #304]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	f003 030c 	and.w	r3, r3, #12
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d00b      	beq.n	8000baa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b92:	4b49      	ldr	r3, [pc, #292]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	f003 030c 	and.w	r3, r3, #12
 8000b9a:	2b08      	cmp	r3, #8
 8000b9c:	d11c      	bne.n	8000bd8 <HAL_RCC_OscConfig+0x18c>
 8000b9e:	4b46      	ldr	r3, [pc, #280]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d116      	bne.n	8000bd8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000baa:	4b43      	ldr	r3, [pc, #268]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f003 0302 	and.w	r3, r3, #2
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d005      	beq.n	8000bc2 <HAL_RCC_OscConfig+0x176>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	691b      	ldr	r3, [r3, #16]
 8000bba:	2b01      	cmp	r3, #1
 8000bbc:	d001      	beq.n	8000bc2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	e1c0      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bc2:	4b3d      	ldr	r3, [pc, #244]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	695b      	ldr	r3, [r3, #20]
 8000bce:	00db      	lsls	r3, r3, #3
 8000bd0:	4939      	ldr	r1, [pc, #228]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000bd2:	4313      	orrs	r3, r2
 8000bd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bd6:	e03a      	b.n	8000c4e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	691b      	ldr	r3, [r3, #16]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d020      	beq.n	8000c22 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000be0:	4b36      	ldr	r3, [pc, #216]	; (8000cbc <HAL_RCC_OscConfig+0x270>)
 8000be2:	2201      	movs	r2, #1
 8000be4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000be6:	f7ff fcab 	bl	8000540 <HAL_GetTick>
 8000bea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bec:	e008      	b.n	8000c00 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bee:	f7ff fca7 	bl	8000540 <HAL_GetTick>
 8000bf2:	4602      	mov	r2, r0
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	1ad3      	subs	r3, r2, r3
 8000bf8:	2b02      	cmp	r3, #2
 8000bfa:	d901      	bls.n	8000c00 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	e1a1      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c00:	4b2d      	ldr	r3, [pc, #180]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	f003 0302 	and.w	r3, r3, #2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d0f0      	beq.n	8000bee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c0c:	4b2a      	ldr	r3, [pc, #168]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	695b      	ldr	r3, [r3, #20]
 8000c18:	00db      	lsls	r3, r3, #3
 8000c1a:	4927      	ldr	r1, [pc, #156]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	600b      	str	r3, [r1, #0]
 8000c20:	e015      	b.n	8000c4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c22:	4b26      	ldr	r3, [pc, #152]	; (8000cbc <HAL_RCC_OscConfig+0x270>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c28:	f7ff fc8a 	bl	8000540 <HAL_GetTick>
 8000c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c2e:	e008      	b.n	8000c42 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c30:	f7ff fc86 	bl	8000540 <HAL_GetTick>
 8000c34:	4602      	mov	r2, r0
 8000c36:	693b      	ldr	r3, [r7, #16]
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	2b02      	cmp	r3, #2
 8000c3c:	d901      	bls.n	8000c42 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c3e:	2303      	movs	r3, #3
 8000c40:	e180      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c42:	4b1d      	ldr	r3, [pc, #116]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f003 0302 	and.w	r3, r3, #2
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d1f0      	bne.n	8000c30 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f003 0308 	and.w	r3, r3, #8
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d03a      	beq.n	8000cd0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	699b      	ldr	r3, [r3, #24]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d019      	beq.n	8000c96 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c62:	4b17      	ldr	r3, [pc, #92]	; (8000cc0 <HAL_RCC_OscConfig+0x274>)
 8000c64:	2201      	movs	r2, #1
 8000c66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c68:	f7ff fc6a 	bl	8000540 <HAL_GetTick>
 8000c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c6e:	e008      	b.n	8000c82 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c70:	f7ff fc66 	bl	8000540 <HAL_GetTick>
 8000c74:	4602      	mov	r2, r0
 8000c76:	693b      	ldr	r3, [r7, #16]
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	2b02      	cmp	r3, #2
 8000c7c:	d901      	bls.n	8000c82 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000c7e:	2303      	movs	r3, #3
 8000c80:	e160      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c82:	4b0d      	ldr	r3, [pc, #52]	; (8000cb8 <HAL_RCC_OscConfig+0x26c>)
 8000c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c86:	f003 0302 	and.w	r3, r3, #2
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d0f0      	beq.n	8000c70 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000c8e:	2001      	movs	r0, #1
 8000c90:	f000 faea 	bl	8001268 <RCC_Delay>
 8000c94:	e01c      	b.n	8000cd0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c96:	4b0a      	ldr	r3, [pc, #40]	; (8000cc0 <HAL_RCC_OscConfig+0x274>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c9c:	f7ff fc50 	bl	8000540 <HAL_GetTick>
 8000ca0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ca2:	e00f      	b.n	8000cc4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ca4:	f7ff fc4c 	bl	8000540 <HAL_GetTick>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	693b      	ldr	r3, [r7, #16]
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	d908      	bls.n	8000cc4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000cb2:	2303      	movs	r3, #3
 8000cb4:	e146      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
 8000cb6:	bf00      	nop
 8000cb8:	40021000 	.word	0x40021000
 8000cbc:	42420000 	.word	0x42420000
 8000cc0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cc4:	4b92      	ldr	r3, [pc, #584]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cc8:	f003 0302 	and.w	r3, r3, #2
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d1e9      	bne.n	8000ca4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f003 0304 	and.w	r3, r3, #4
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	f000 80a6 	beq.w	8000e2a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ce2:	4b8b      	ldr	r3, [pc, #556]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000ce4:	69db      	ldr	r3, [r3, #28]
 8000ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d10d      	bne.n	8000d0a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cee:	4b88      	ldr	r3, [pc, #544]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000cf0:	69db      	ldr	r3, [r3, #28]
 8000cf2:	4a87      	ldr	r2, [pc, #540]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cf8:	61d3      	str	r3, [r2, #28]
 8000cfa:	4b85      	ldr	r3, [pc, #532]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000cfc:	69db      	ldr	r3, [r3, #28]
 8000cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d02:	60bb      	str	r3, [r7, #8]
 8000d04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d06:	2301      	movs	r3, #1
 8000d08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d0a:	4b82      	ldr	r3, [pc, #520]	; (8000f14 <HAL_RCC_OscConfig+0x4c8>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d118      	bne.n	8000d48 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d16:	4b7f      	ldr	r3, [pc, #508]	; (8000f14 <HAL_RCC_OscConfig+0x4c8>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4a7e      	ldr	r2, [pc, #504]	; (8000f14 <HAL_RCC_OscConfig+0x4c8>)
 8000d1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d22:	f7ff fc0d 	bl	8000540 <HAL_GetTick>
 8000d26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d28:	e008      	b.n	8000d3c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d2a:	f7ff fc09 	bl	8000540 <HAL_GetTick>
 8000d2e:	4602      	mov	r2, r0
 8000d30:	693b      	ldr	r3, [r7, #16]
 8000d32:	1ad3      	subs	r3, r2, r3
 8000d34:	2b64      	cmp	r3, #100	; 0x64
 8000d36:	d901      	bls.n	8000d3c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	e103      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d3c:	4b75      	ldr	r3, [pc, #468]	; (8000f14 <HAL_RCC_OscConfig+0x4c8>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d0f0      	beq.n	8000d2a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	68db      	ldr	r3, [r3, #12]
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	d106      	bne.n	8000d5e <HAL_RCC_OscConfig+0x312>
 8000d50:	4b6f      	ldr	r3, [pc, #444]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d52:	6a1b      	ldr	r3, [r3, #32]
 8000d54:	4a6e      	ldr	r2, [pc, #440]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d56:	f043 0301 	orr.w	r3, r3, #1
 8000d5a:	6213      	str	r3, [r2, #32]
 8000d5c:	e02d      	b.n	8000dba <HAL_RCC_OscConfig+0x36e>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	68db      	ldr	r3, [r3, #12]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d10c      	bne.n	8000d80 <HAL_RCC_OscConfig+0x334>
 8000d66:	4b6a      	ldr	r3, [pc, #424]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d68:	6a1b      	ldr	r3, [r3, #32]
 8000d6a:	4a69      	ldr	r2, [pc, #420]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d6c:	f023 0301 	bic.w	r3, r3, #1
 8000d70:	6213      	str	r3, [r2, #32]
 8000d72:	4b67      	ldr	r3, [pc, #412]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d74:	6a1b      	ldr	r3, [r3, #32]
 8000d76:	4a66      	ldr	r2, [pc, #408]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d78:	f023 0304 	bic.w	r3, r3, #4
 8000d7c:	6213      	str	r3, [r2, #32]
 8000d7e:	e01c      	b.n	8000dba <HAL_RCC_OscConfig+0x36e>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	68db      	ldr	r3, [r3, #12]
 8000d84:	2b05      	cmp	r3, #5
 8000d86:	d10c      	bne.n	8000da2 <HAL_RCC_OscConfig+0x356>
 8000d88:	4b61      	ldr	r3, [pc, #388]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d8a:	6a1b      	ldr	r3, [r3, #32]
 8000d8c:	4a60      	ldr	r2, [pc, #384]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d8e:	f043 0304 	orr.w	r3, r3, #4
 8000d92:	6213      	str	r3, [r2, #32]
 8000d94:	4b5e      	ldr	r3, [pc, #376]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d96:	6a1b      	ldr	r3, [r3, #32]
 8000d98:	4a5d      	ldr	r2, [pc, #372]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000d9a:	f043 0301 	orr.w	r3, r3, #1
 8000d9e:	6213      	str	r3, [r2, #32]
 8000da0:	e00b      	b.n	8000dba <HAL_RCC_OscConfig+0x36e>
 8000da2:	4b5b      	ldr	r3, [pc, #364]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000da4:	6a1b      	ldr	r3, [r3, #32]
 8000da6:	4a5a      	ldr	r2, [pc, #360]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000da8:	f023 0301 	bic.w	r3, r3, #1
 8000dac:	6213      	str	r3, [r2, #32]
 8000dae:	4b58      	ldr	r3, [pc, #352]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000db0:	6a1b      	ldr	r3, [r3, #32]
 8000db2:	4a57      	ldr	r2, [pc, #348]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000db4:	f023 0304 	bic.w	r3, r3, #4
 8000db8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	68db      	ldr	r3, [r3, #12]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d015      	beq.n	8000dee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dc2:	f7ff fbbd 	bl	8000540 <HAL_GetTick>
 8000dc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dc8:	e00a      	b.n	8000de0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dca:	f7ff fbb9 	bl	8000540 <HAL_GetTick>
 8000dce:	4602      	mov	r2, r0
 8000dd0:	693b      	ldr	r3, [r7, #16]
 8000dd2:	1ad3      	subs	r3, r2, r3
 8000dd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	d901      	bls.n	8000de0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	e0b1      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000de0:	4b4b      	ldr	r3, [pc, #300]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000de2:	6a1b      	ldr	r3, [r3, #32]
 8000de4:	f003 0302 	and.w	r3, r3, #2
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d0ee      	beq.n	8000dca <HAL_RCC_OscConfig+0x37e>
 8000dec:	e014      	b.n	8000e18 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dee:	f7ff fba7 	bl	8000540 <HAL_GetTick>
 8000df2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000df4:	e00a      	b.n	8000e0c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000df6:	f7ff fba3 	bl	8000540 <HAL_GetTick>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e04:	4293      	cmp	r3, r2
 8000e06:	d901      	bls.n	8000e0c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000e08:	2303      	movs	r3, #3
 8000e0a:	e09b      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e0c:	4b40      	ldr	r3, [pc, #256]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000e0e:	6a1b      	ldr	r3, [r3, #32]
 8000e10:	f003 0302 	and.w	r3, r3, #2
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d1ee      	bne.n	8000df6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000e18:	7dfb      	ldrb	r3, [r7, #23]
 8000e1a:	2b01      	cmp	r3, #1
 8000e1c:	d105      	bne.n	8000e2a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e1e:	4b3c      	ldr	r3, [pc, #240]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000e20:	69db      	ldr	r3, [r3, #28]
 8000e22:	4a3b      	ldr	r2, [pc, #236]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000e24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e28:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	69db      	ldr	r3, [r3, #28]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	f000 8087 	beq.w	8000f42 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e34:	4b36      	ldr	r3, [pc, #216]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f003 030c 	and.w	r3, r3, #12
 8000e3c:	2b08      	cmp	r3, #8
 8000e3e:	d061      	beq.n	8000f04 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	69db      	ldr	r3, [r3, #28]
 8000e44:	2b02      	cmp	r3, #2
 8000e46:	d146      	bne.n	8000ed6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e48:	4b33      	ldr	r3, [pc, #204]	; (8000f18 <HAL_RCC_OscConfig+0x4cc>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e4e:	f7ff fb77 	bl	8000540 <HAL_GetTick>
 8000e52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e54:	e008      	b.n	8000e68 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e56:	f7ff fb73 	bl	8000540 <HAL_GetTick>
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	693b      	ldr	r3, [r7, #16]
 8000e5e:	1ad3      	subs	r3, r2, r3
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	d901      	bls.n	8000e68 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000e64:	2303      	movs	r3, #3
 8000e66:	e06d      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e68:	4b29      	ldr	r3, [pc, #164]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d1f0      	bne.n	8000e56 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6a1b      	ldr	r3, [r3, #32]
 8000e78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e7c:	d108      	bne.n	8000e90 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e7e:	4b24      	ldr	r3, [pc, #144]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	689b      	ldr	r3, [r3, #8]
 8000e8a:	4921      	ldr	r1, [pc, #132]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e90:	4b1f      	ldr	r3, [pc, #124]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6a19      	ldr	r1, [r3, #32]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ea0:	430b      	orrs	r3, r1
 8000ea2:	491b      	ldr	r1, [pc, #108]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000ea4:	4313      	orrs	r3, r2
 8000ea6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ea8:	4b1b      	ldr	r3, [pc, #108]	; (8000f18 <HAL_RCC_OscConfig+0x4cc>)
 8000eaa:	2201      	movs	r2, #1
 8000eac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eae:	f7ff fb47 	bl	8000540 <HAL_GetTick>
 8000eb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000eb4:	e008      	b.n	8000ec8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000eb6:	f7ff fb43 	bl	8000540 <HAL_GetTick>
 8000eba:	4602      	mov	r2, r0
 8000ebc:	693b      	ldr	r3, [r7, #16]
 8000ebe:	1ad3      	subs	r3, r2, r3
 8000ec0:	2b02      	cmp	r3, #2
 8000ec2:	d901      	bls.n	8000ec8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	e03d      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ec8:	4b11      	ldr	r3, [pc, #68]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d0f0      	beq.n	8000eb6 <HAL_RCC_OscConfig+0x46a>
 8000ed4:	e035      	b.n	8000f42 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ed6:	4b10      	ldr	r3, [pc, #64]	; (8000f18 <HAL_RCC_OscConfig+0x4cc>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000edc:	f7ff fb30 	bl	8000540 <HAL_GetTick>
 8000ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ee2:	e008      	b.n	8000ef6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ee4:	f7ff fb2c 	bl	8000540 <HAL_GetTick>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	693b      	ldr	r3, [r7, #16]
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	2b02      	cmp	r3, #2
 8000ef0:	d901      	bls.n	8000ef6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	e026      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ef6:	4b06      	ldr	r3, [pc, #24]	; (8000f10 <HAL_RCC_OscConfig+0x4c4>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d1f0      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x498>
 8000f02:	e01e      	b.n	8000f42 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	69db      	ldr	r3, [r3, #28]
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d107      	bne.n	8000f1c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	e019      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
 8000f10:	40021000 	.word	0x40021000
 8000f14:	40007000 	.word	0x40007000
 8000f18:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000f1c:	4b0b      	ldr	r3, [pc, #44]	; (8000f4c <HAL_RCC_OscConfig+0x500>)
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6a1b      	ldr	r3, [r3, #32]
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	d106      	bne.n	8000f3e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d001      	beq.n	8000f42 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e000      	b.n	8000f44 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000f42:	2300      	movs	r3, #0
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	3718      	adds	r7, #24
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	40021000 	.word	0x40021000

08000f50 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d101      	bne.n	8000f64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f60:	2301      	movs	r3, #1
 8000f62:	e0d0      	b.n	8001106 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f64:	4b6a      	ldr	r3, [pc, #424]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f003 0307 	and.w	r3, r3, #7
 8000f6c:	683a      	ldr	r2, [r7, #0]
 8000f6e:	429a      	cmp	r2, r3
 8000f70:	d910      	bls.n	8000f94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f72:	4b67      	ldr	r3, [pc, #412]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f023 0207 	bic.w	r2, r3, #7
 8000f7a:	4965      	ldr	r1, [pc, #404]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f82:	4b63      	ldr	r3, [pc, #396]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f003 0307 	and.w	r3, r3, #7
 8000f8a:	683a      	ldr	r2, [r7, #0]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d001      	beq.n	8000f94 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000f90:	2301      	movs	r3, #1
 8000f92:	e0b8      	b.n	8001106 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f003 0302 	and.w	r3, r3, #2
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d020      	beq.n	8000fe2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f003 0304 	and.w	r3, r3, #4
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d005      	beq.n	8000fb8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000fac:	4b59      	ldr	r3, [pc, #356]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	4a58      	ldr	r2, [pc, #352]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8000fb2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000fb6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f003 0308 	and.w	r3, r3, #8
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d005      	beq.n	8000fd0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000fc4:	4b53      	ldr	r3, [pc, #332]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	4a52      	ldr	r2, [pc, #328]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8000fca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000fce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fd0:	4b50      	ldr	r3, [pc, #320]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	494d      	ldr	r1, [pc, #308]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d040      	beq.n	8001070 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d107      	bne.n	8001006 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ff6:	4b47      	ldr	r3, [pc, #284]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d115      	bne.n	800102e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	e07f      	b.n	8001106 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	2b02      	cmp	r3, #2
 800100c:	d107      	bne.n	800101e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800100e:	4b41      	ldr	r3, [pc, #260]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001016:	2b00      	cmp	r3, #0
 8001018:	d109      	bne.n	800102e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800101a:	2301      	movs	r3, #1
 800101c:	e073      	b.n	8001106 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800101e:	4b3d      	ldr	r3, [pc, #244]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 0302 	and.w	r3, r3, #2
 8001026:	2b00      	cmp	r3, #0
 8001028:	d101      	bne.n	800102e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800102a:	2301      	movs	r3, #1
 800102c:	e06b      	b.n	8001106 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800102e:	4b39      	ldr	r3, [pc, #228]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f023 0203 	bic.w	r2, r3, #3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	4936      	ldr	r1, [pc, #216]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 800103c:	4313      	orrs	r3, r2
 800103e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001040:	f7ff fa7e 	bl	8000540 <HAL_GetTick>
 8001044:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001046:	e00a      	b.n	800105e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001048:	f7ff fa7a 	bl	8000540 <HAL_GetTick>
 800104c:	4602      	mov	r2, r0
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	f241 3288 	movw	r2, #5000	; 0x1388
 8001056:	4293      	cmp	r3, r2
 8001058:	d901      	bls.n	800105e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800105a:	2303      	movs	r3, #3
 800105c:	e053      	b.n	8001106 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800105e:	4b2d      	ldr	r3, [pc, #180]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f003 020c 	and.w	r2, r3, #12
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	429a      	cmp	r2, r3
 800106e:	d1eb      	bne.n	8001048 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001070:	4b27      	ldr	r3, [pc, #156]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f003 0307 	and.w	r3, r3, #7
 8001078:	683a      	ldr	r2, [r7, #0]
 800107a:	429a      	cmp	r2, r3
 800107c:	d210      	bcs.n	80010a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800107e:	4b24      	ldr	r3, [pc, #144]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f023 0207 	bic.w	r2, r3, #7
 8001086:	4922      	ldr	r1, [pc, #136]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	4313      	orrs	r3, r2
 800108c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800108e:	4b20      	ldr	r3, [pc, #128]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 0307 	and.w	r3, r3, #7
 8001096:	683a      	ldr	r2, [r7, #0]
 8001098:	429a      	cmp	r2, r3
 800109a:	d001      	beq.n	80010a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800109c:	2301      	movs	r3, #1
 800109e:	e032      	b.n	8001106 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f003 0304 	and.w	r3, r3, #4
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d008      	beq.n	80010be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010ac:	4b19      	ldr	r3, [pc, #100]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	4916      	ldr	r1, [pc, #88]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 80010ba:	4313      	orrs	r3, r2
 80010bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f003 0308 	and.w	r3, r3, #8
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d009      	beq.n	80010de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80010ca:	4b12      	ldr	r3, [pc, #72]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	691b      	ldr	r3, [r3, #16]
 80010d6:	00db      	lsls	r3, r3, #3
 80010d8:	490e      	ldr	r1, [pc, #56]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 80010da:	4313      	orrs	r3, r2
 80010dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80010de:	f000 f821 	bl	8001124 <HAL_RCC_GetSysClockFreq>
 80010e2:	4602      	mov	r2, r0
 80010e4:	4b0b      	ldr	r3, [pc, #44]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	091b      	lsrs	r3, r3, #4
 80010ea:	f003 030f 	and.w	r3, r3, #15
 80010ee:	490a      	ldr	r1, [pc, #40]	; (8001118 <HAL_RCC_ClockConfig+0x1c8>)
 80010f0:	5ccb      	ldrb	r3, [r1, r3]
 80010f2:	fa22 f303 	lsr.w	r3, r2, r3
 80010f6:	4a09      	ldr	r2, [pc, #36]	; (800111c <HAL_RCC_ClockConfig+0x1cc>)
 80010f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80010fa:	4b09      	ldr	r3, [pc, #36]	; (8001120 <HAL_RCC_ClockConfig+0x1d0>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff f92c 	bl	800035c <HAL_InitTick>

  return HAL_OK;
 8001104:	2300      	movs	r3, #0
}
 8001106:	4618      	mov	r0, r3
 8001108:	3710      	adds	r7, #16
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	40022000 	.word	0x40022000
 8001114:	40021000 	.word	0x40021000
 8001118:	08002378 	.word	0x08002378
 800111c:	20000000 	.word	0x20000000
 8001120:	20000004 	.word	0x20000004

08001124 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001124:	b480      	push	{r7}
 8001126:	b087      	sub	sp, #28
 8001128:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]
 800112e:	2300      	movs	r3, #0
 8001130:	60bb      	str	r3, [r7, #8]
 8001132:	2300      	movs	r3, #0
 8001134:	617b      	str	r3, [r7, #20]
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800113a:	2300      	movs	r3, #0
 800113c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800113e:	4b1e      	ldr	r3, [pc, #120]	; (80011b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	f003 030c 	and.w	r3, r3, #12
 800114a:	2b04      	cmp	r3, #4
 800114c:	d002      	beq.n	8001154 <HAL_RCC_GetSysClockFreq+0x30>
 800114e:	2b08      	cmp	r3, #8
 8001150:	d003      	beq.n	800115a <HAL_RCC_GetSysClockFreq+0x36>
 8001152:	e027      	b.n	80011a4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001154:	4b19      	ldr	r3, [pc, #100]	; (80011bc <HAL_RCC_GetSysClockFreq+0x98>)
 8001156:	613b      	str	r3, [r7, #16]
      break;
 8001158:	e027      	b.n	80011aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	0c9b      	lsrs	r3, r3, #18
 800115e:	f003 030f 	and.w	r3, r3, #15
 8001162:	4a17      	ldr	r2, [pc, #92]	; (80011c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001164:	5cd3      	ldrb	r3, [r2, r3]
 8001166:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d010      	beq.n	8001194 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001172:	4b11      	ldr	r3, [pc, #68]	; (80011b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	0c5b      	lsrs	r3, r3, #17
 8001178:	f003 0301 	and.w	r3, r3, #1
 800117c:	4a11      	ldr	r2, [pc, #68]	; (80011c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800117e:	5cd3      	ldrb	r3, [r2, r3]
 8001180:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a0d      	ldr	r2, [pc, #52]	; (80011bc <HAL_RCC_GetSysClockFreq+0x98>)
 8001186:	fb03 f202 	mul.w	r2, r3, r2
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001190:	617b      	str	r3, [r7, #20]
 8001192:	e004      	b.n	800119e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	4a0c      	ldr	r2, [pc, #48]	; (80011c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001198:	fb02 f303 	mul.w	r3, r2, r3
 800119c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	613b      	str	r3, [r7, #16]
      break;
 80011a2:	e002      	b.n	80011aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80011a4:	4b05      	ldr	r3, [pc, #20]	; (80011bc <HAL_RCC_GetSysClockFreq+0x98>)
 80011a6:	613b      	str	r3, [r7, #16]
      break;
 80011a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80011aa:	693b      	ldr	r3, [r7, #16]
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	371c      	adds	r7, #28
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bc80      	pop	{r7}
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	40021000 	.word	0x40021000
 80011bc:	007a1200 	.word	0x007a1200
 80011c0:	08002390 	.word	0x08002390
 80011c4:	080023a0 	.word	0x080023a0
 80011c8:	003d0900 	.word	0x003d0900

080011cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80011d0:	4b02      	ldr	r3, [pc, #8]	; (80011dc <HAL_RCC_GetHCLKFreq+0x10>)
 80011d2:	681b      	ldr	r3, [r3, #0]
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bc80      	pop	{r7}
 80011da:	4770      	bx	lr
 80011dc:	20000000 	.word	0x20000000

080011e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80011e4:	f7ff fff2 	bl	80011cc <HAL_RCC_GetHCLKFreq>
 80011e8:	4602      	mov	r2, r0
 80011ea:	4b05      	ldr	r3, [pc, #20]	; (8001200 <HAL_RCC_GetPCLK1Freq+0x20>)
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	0a1b      	lsrs	r3, r3, #8
 80011f0:	f003 0307 	and.w	r3, r3, #7
 80011f4:	4903      	ldr	r1, [pc, #12]	; (8001204 <HAL_RCC_GetPCLK1Freq+0x24>)
 80011f6:	5ccb      	ldrb	r3, [r1, r3]
 80011f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40021000 	.word	0x40021000
 8001204:	08002388 	.word	0x08002388

08001208 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	220f      	movs	r2, #15
 8001216:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001218:	4b11      	ldr	r3, [pc, #68]	; (8001260 <HAL_RCC_GetClockConfig+0x58>)
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f003 0203 	and.w	r2, r3, #3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001224:	4b0e      	ldr	r3, [pc, #56]	; (8001260 <HAL_RCC_GetClockConfig+0x58>)
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001230:	4b0b      	ldr	r3, [pc, #44]	; (8001260 <HAL_RCC_GetClockConfig+0x58>)
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800123c:	4b08      	ldr	r3, [pc, #32]	; (8001260 <HAL_RCC_GetClockConfig+0x58>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	08db      	lsrs	r3, r3, #3
 8001242:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800124a:	4b06      	ldr	r3, [pc, #24]	; (8001264 <HAL_RCC_GetClockConfig+0x5c>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f003 0207 	and.w	r2, r3, #7
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	bc80      	pop	{r7}
 800125e:	4770      	bx	lr
 8001260:	40021000 	.word	0x40021000
 8001264:	40022000 	.word	0x40022000

08001268 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001268:	b480      	push	{r7}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001270:	4b0a      	ldr	r3, [pc, #40]	; (800129c <RCC_Delay+0x34>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a0a      	ldr	r2, [pc, #40]	; (80012a0 <RCC_Delay+0x38>)
 8001276:	fba2 2303 	umull	r2, r3, r2, r3
 800127a:	0a5b      	lsrs	r3, r3, #9
 800127c:	687a      	ldr	r2, [r7, #4]
 800127e:	fb02 f303 	mul.w	r3, r2, r3
 8001282:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001284:	bf00      	nop
  }
  while (Delay --);
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	1e5a      	subs	r2, r3, #1
 800128a:	60fa      	str	r2, [r7, #12]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d1f9      	bne.n	8001284 <RCC_Delay+0x1c>
}
 8001290:	bf00      	nop
 8001292:	bf00      	nop
 8001294:	3714      	adds	r7, #20
 8001296:	46bd      	mov	sp, r7
 8001298:	bc80      	pop	{r7}
 800129a:	4770      	bx	lr
 800129c:	20000000 	.word	0x20000000
 80012a0:	10624dd3 	.word	0x10624dd3

080012a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e041      	b.n	800133a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d106      	bne.n	80012d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2200      	movs	r2, #0
 80012c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f000 f839 	bl	8001342 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2202      	movs	r2, #2
 80012d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	3304      	adds	r3, #4
 80012e0:	4619      	mov	r1, r3
 80012e2:	4610      	mov	r0, r2
 80012e4:	f000 f9b4 	bl	8001650 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2201      	movs	r2, #1
 80012ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2201      	movs	r2, #1
 80012f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2201      	movs	r2, #1
 80012fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2201      	movs	r2, #1
 8001304:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2201      	movs	r2, #1
 800130c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2201      	movs	r2, #1
 8001314:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2201      	movs	r2, #1
 800131c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2201      	movs	r2, #1
 8001324:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2201      	movs	r2, #1
 800132c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2201      	movs	r2, #1
 8001334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001338:	2300      	movs	r3, #0
}
 800133a:	4618      	mov	r0, r3
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001342:	b480      	push	{r7}
 8001344:	b083      	sub	sp, #12
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800134a:	bf00      	nop
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	bc80      	pop	{r7}
 8001352:	4770      	bx	lr

08001354 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001354:	b480      	push	{r7}
 8001356:	b085      	sub	sp, #20
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001362:	b2db      	uxtb	r3, r3
 8001364:	2b01      	cmp	r3, #1
 8001366:	d001      	beq.n	800136c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	e03a      	b.n	80013e2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2202      	movs	r2, #2
 8001370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	68da      	ldr	r2, [r3, #12]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f042 0201 	orr.w	r2, r2, #1
 8001382:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a18      	ldr	r2, [pc, #96]	; (80013ec <HAL_TIM_Base_Start_IT+0x98>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d00e      	beq.n	80013ac <HAL_TIM_Base_Start_IT+0x58>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001396:	d009      	beq.n	80013ac <HAL_TIM_Base_Start_IT+0x58>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a14      	ldr	r2, [pc, #80]	; (80013f0 <HAL_TIM_Base_Start_IT+0x9c>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d004      	beq.n	80013ac <HAL_TIM_Base_Start_IT+0x58>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a13      	ldr	r2, [pc, #76]	; (80013f4 <HAL_TIM_Base_Start_IT+0xa0>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d111      	bne.n	80013d0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	f003 0307 	and.w	r3, r3, #7
 80013b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2b06      	cmp	r3, #6
 80013bc:	d010      	beq.n	80013e0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f042 0201 	orr.w	r2, r2, #1
 80013cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80013ce:	e007      	b.n	80013e0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f042 0201 	orr.w	r2, r2, #1
 80013de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80013e0:	2300      	movs	r3, #0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3714      	adds	r7, #20
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bc80      	pop	{r7}
 80013ea:	4770      	bx	lr
 80013ec:	40012c00 	.word	0x40012c00
 80013f0:	40000400 	.word	0x40000400
 80013f4:	40000800 	.word	0x40000800

080013f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	691b      	ldr	r3, [r3, #16]
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	2b02      	cmp	r3, #2
 800140c:	d122      	bne.n	8001454 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	f003 0302 	and.w	r3, r3, #2
 8001418:	2b02      	cmp	r3, #2
 800141a:	d11b      	bne.n	8001454 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f06f 0202 	mvn.w	r2, #2
 8001424:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2201      	movs	r2, #1
 800142a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	699b      	ldr	r3, [r3, #24]
 8001432:	f003 0303 	and.w	r3, r3, #3
 8001436:	2b00      	cmp	r3, #0
 8001438:	d003      	beq.n	8001442 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f000 f8ed 	bl	800161a <HAL_TIM_IC_CaptureCallback>
 8001440:	e005      	b.n	800144e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f000 f8e0 	bl	8001608 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f000 f8ef 	bl	800162c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2200      	movs	r2, #0
 8001452:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	691b      	ldr	r3, [r3, #16]
 800145a:	f003 0304 	and.w	r3, r3, #4
 800145e:	2b04      	cmp	r3, #4
 8001460:	d122      	bne.n	80014a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	f003 0304 	and.w	r3, r3, #4
 800146c:	2b04      	cmp	r3, #4
 800146e:	d11b      	bne.n	80014a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f06f 0204 	mvn.w	r2, #4
 8001478:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2202      	movs	r2, #2
 800147e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	699b      	ldr	r3, [r3, #24]
 8001486:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800148a:	2b00      	cmp	r3, #0
 800148c:	d003      	beq.n	8001496 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f000 f8c3 	bl	800161a <HAL_TIM_IC_CaptureCallback>
 8001494:	e005      	b.n	80014a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f000 f8b6 	bl	8001608 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800149c:	6878      	ldr	r0, [r7, #4]
 800149e:	f000 f8c5 	bl	800162c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2200      	movs	r2, #0
 80014a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	691b      	ldr	r3, [r3, #16]
 80014ae:	f003 0308 	and.w	r3, r3, #8
 80014b2:	2b08      	cmp	r3, #8
 80014b4:	d122      	bne.n	80014fc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	f003 0308 	and.w	r3, r3, #8
 80014c0:	2b08      	cmp	r3, #8
 80014c2:	d11b      	bne.n	80014fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f06f 0208 	mvn.w	r2, #8
 80014cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2204      	movs	r2, #4
 80014d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	69db      	ldr	r3, [r3, #28]
 80014da:	f003 0303 	and.w	r3, r3, #3
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d003      	beq.n	80014ea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f000 f899 	bl	800161a <HAL_TIM_IC_CaptureCallback>
 80014e8:	e005      	b.n	80014f6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f000 f88c 	bl	8001608 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f000 f89b 	bl	800162c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2200      	movs	r2, #0
 80014fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	691b      	ldr	r3, [r3, #16]
 8001502:	f003 0310 	and.w	r3, r3, #16
 8001506:	2b10      	cmp	r3, #16
 8001508:	d122      	bne.n	8001550 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	f003 0310 	and.w	r3, r3, #16
 8001514:	2b10      	cmp	r3, #16
 8001516:	d11b      	bne.n	8001550 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f06f 0210 	mvn.w	r2, #16
 8001520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2208      	movs	r2, #8
 8001526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	69db      	ldr	r3, [r3, #28]
 800152e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001532:	2b00      	cmp	r3, #0
 8001534:	d003      	beq.n	800153e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f000 f86f 	bl	800161a <HAL_TIM_IC_CaptureCallback>
 800153c:	e005      	b.n	800154a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f000 f862 	bl	8001608 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f000 f871 	bl	800162c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2200      	movs	r2, #0
 800154e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	691b      	ldr	r3, [r3, #16]
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	2b01      	cmp	r3, #1
 800155c:	d10e      	bne.n	800157c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	f003 0301 	and.w	r3, r3, #1
 8001568:	2b01      	cmp	r3, #1
 800156a:	d107      	bne.n	800157c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f06f 0201 	mvn.w	r2, #1
 8001574:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f7fe fea6 	bl	80002c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	691b      	ldr	r3, [r3, #16]
 8001582:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001586:	2b80      	cmp	r3, #128	; 0x80
 8001588:	d10e      	bne.n	80015a8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001594:	2b80      	cmp	r3, #128	; 0x80
 8001596:	d107      	bne.n	80015a8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80015a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f000 f8bf 	bl	8001726 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	691b      	ldr	r3, [r3, #16]
 80015ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015b2:	2b40      	cmp	r3, #64	; 0x40
 80015b4:	d10e      	bne.n	80015d4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015c0:	2b40      	cmp	r3, #64	; 0x40
 80015c2:	d107      	bne.n	80015d4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80015cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f000 f835 	bl	800163e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	691b      	ldr	r3, [r3, #16]
 80015da:	f003 0320 	and.w	r3, r3, #32
 80015de:	2b20      	cmp	r3, #32
 80015e0:	d10e      	bne.n	8001600 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	f003 0320 	and.w	r3, r3, #32
 80015ec:	2b20      	cmp	r3, #32
 80015ee:	d107      	bne.n	8001600 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f06f 0220 	mvn.w	r2, #32
 80015f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f000 f88a 	bl	8001714 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001600:	bf00      	nop
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}

08001608 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001610:	bf00      	nop
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	bc80      	pop	{r7}
 8001618:	4770      	bx	lr

0800161a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800161a:	b480      	push	{r7}
 800161c:	b083      	sub	sp, #12
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr

0800162c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001634:	bf00      	nop
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	bc80      	pop	{r7}
 800163c:	4770      	bx	lr

0800163e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800163e:	b480      	push	{r7}
 8001640:	b083      	sub	sp, #12
 8001642:	af00      	add	r7, sp, #0
 8001644:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001646:	bf00      	nop
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr

08001650 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	4a29      	ldr	r2, [pc, #164]	; (8001708 <TIM_Base_SetConfig+0xb8>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d00b      	beq.n	8001680 <TIM_Base_SetConfig+0x30>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800166e:	d007      	beq.n	8001680 <TIM_Base_SetConfig+0x30>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	4a26      	ldr	r2, [pc, #152]	; (800170c <TIM_Base_SetConfig+0xbc>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d003      	beq.n	8001680 <TIM_Base_SetConfig+0x30>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4a25      	ldr	r2, [pc, #148]	; (8001710 <TIM_Base_SetConfig+0xc0>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d108      	bne.n	8001692 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001686:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	68fa      	ldr	r2, [r7, #12]
 800168e:	4313      	orrs	r3, r2
 8001690:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a1c      	ldr	r2, [pc, #112]	; (8001708 <TIM_Base_SetConfig+0xb8>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d00b      	beq.n	80016b2 <TIM_Base_SetConfig+0x62>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016a0:	d007      	beq.n	80016b2 <TIM_Base_SetConfig+0x62>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4a19      	ldr	r2, [pc, #100]	; (800170c <TIM_Base_SetConfig+0xbc>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d003      	beq.n	80016b2 <TIM_Base_SetConfig+0x62>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4a18      	ldr	r2, [pc, #96]	; (8001710 <TIM_Base_SetConfig+0xc0>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d108      	bne.n	80016c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	68db      	ldr	r3, [r3, #12]
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	695b      	ldr	r3, [r3, #20]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	68fa      	ldr	r2, [r7, #12]
 80016d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	689a      	ldr	r2, [r3, #8]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	4a07      	ldr	r2, [pc, #28]	; (8001708 <TIM_Base_SetConfig+0xb8>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d103      	bne.n	80016f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	691a      	ldr	r2, [r3, #16]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2201      	movs	r2, #1
 80016fc:	615a      	str	r2, [r3, #20]
}
 80016fe:	bf00      	nop
 8001700:	3714      	adds	r7, #20
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr
 8001708:	40012c00 	.word	0x40012c00
 800170c:	40000400 	.word	0x40000400
 8001710:	40000800 	.word	0x40000800

08001714 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800171c:	bf00      	nop
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	bc80      	pop	{r7}
 8001724:	4770      	bx	lr

08001726 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001726:	b480      	push	{r7}
 8001728:	b083      	sub	sp, #12
 800172a:	af00      	add	r7, sp, #0
 800172c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800172e:	bf00      	nop
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr

08001738 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f103 0208 	add.w	r2, r3, #8
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	f04f 32ff 	mov.w	r2, #4294967295
 8001750:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	f103 0208 	add.w	r2, r3, #8
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f103 0208 	add.w	r2, r3, #8
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800176c:	bf00      	nop
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	bc80      	pop	{r7}
 8001774:	4770      	bx	lr

08001776 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001776:	b480      	push	{r7}
 8001778:	b083      	sub	sp, #12
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2200      	movs	r2, #0
 8001782:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001784:	bf00      	nop
 8001786:	370c      	adds	r7, #12
 8001788:	46bd      	mov	sp, r7
 800178a:	bc80      	pop	{r7}
 800178c:	4770      	bx	lr

0800178e <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800178e:	b580      	push	{r7, lr}
 8001790:	b08c      	sub	sp, #48	; 0x30
 8001792:	af04      	add	r7, sp, #16
 8001794:	60f8      	str	r0, [r7, #12]
 8001796:	60b9      	str	r1, [r7, #8]
 8001798:	603b      	str	r3, [r7, #0]
 800179a:	4613      	mov	r3, r2
 800179c:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800179e:	88fb      	ldrh	r3, [r7, #6]
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	4618      	mov	r0, r3
 80017a4:	f000 fc14 	bl	8001fd0 <pvPortMalloc>
 80017a8:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d013      	beq.n	80017d8 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80017b0:	205c      	movs	r0, #92	; 0x5c
 80017b2:	f000 fc0d 	bl	8001fd0 <pvPortMalloc>
 80017b6:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 80017b8:	69fb      	ldr	r3, [r7, #28]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d008      	beq.n	80017d0 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80017be:	225c      	movs	r2, #92	; 0x5c
 80017c0:	2100      	movs	r1, #0
 80017c2:	69f8      	ldr	r0, [r7, #28]
 80017c4:	f000 fd90 	bl	80022e8 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80017c8:	69fb      	ldr	r3, [r7, #28]
 80017ca:	697a      	ldr	r2, [r7, #20]
 80017cc:	631a      	str	r2, [r3, #48]	; 0x30
 80017ce:	e005      	b.n	80017dc <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80017d0:	6978      	ldr	r0, [r7, #20]
 80017d2:	f000 fc97 	bl	8002104 <vPortFree>
 80017d6:	e001      	b.n	80017dc <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80017d8:	2300      	movs	r3, #0
 80017da:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d013      	beq.n	800180a <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80017e2:	88fa      	ldrh	r2, [r7, #6]
 80017e4:	2300      	movs	r3, #0
 80017e6:	9303      	str	r3, [sp, #12]
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	9302      	str	r3, [sp, #8]
 80017ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017ee:	9301      	str	r3, [sp, #4]
 80017f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	68b9      	ldr	r1, [r7, #8]
 80017f8:	68f8      	ldr	r0, [r7, #12]
 80017fa:	f000 f80e 	bl	800181a <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80017fe:	69f8      	ldr	r0, [r7, #28]
 8001800:	f000 f87c 	bl	80018fc <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001804:	2301      	movs	r3, #1
 8001806:	61bb      	str	r3, [r7, #24]
 8001808:	e002      	b.n	8001810 <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800180a:	f04f 33ff 	mov.w	r3, #4294967295
 800180e:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8001810:	69bb      	ldr	r3, [r7, #24]
    }
 8001812:	4618      	mov	r0, r3
 8001814:	3720      	adds	r7, #32
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}

0800181a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800181a:	b580      	push	{r7, lr}
 800181c:	b086      	sub	sp, #24
 800181e:	af00      	add	r7, sp, #0
 8001820:	60f8      	str	r0, [r7, #12]
 8001822:	60b9      	str	r1, [r7, #8]
 8001824:	607a      	str	r2, [r7, #4]
 8001826:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800182a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	461a      	mov	r2, r3
 8001832:	21a5      	movs	r1, #165	; 0xa5
 8001834:	f000 fd58 	bl	80022e8 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800183a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001842:	3b01      	subs	r3, #1
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	4413      	add	r3, r2
 8001848:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	f023 0307 	bic.w	r3, r3, #7
 8001850:	613b      	str	r3, [r7, #16]
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001852:	68bb      	ldr	r3, [r7, #8]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d01e      	beq.n	8001896 <prvInitialiseNewTask+0x7c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001858:	2300      	movs	r3, #0
 800185a:	617b      	str	r3, [r7, #20]
 800185c:	e012      	b.n	8001884 <prvInitialiseNewTask+0x6a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800185e:	68ba      	ldr	r2, [r7, #8]
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	4413      	add	r3, r2
 8001864:	7819      	ldrb	r1, [r3, #0]
 8001866:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	4413      	add	r3, r2
 800186c:	3334      	adds	r3, #52	; 0x34
 800186e:	460a      	mov	r2, r1
 8001870:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001872:	68ba      	ldr	r2, [r7, #8]
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	4413      	add	r3, r2
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d006      	beq.n	800188c <prvInitialiseNewTask+0x72>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	3301      	adds	r3, #1
 8001882:	617b      	str	r3, [r7, #20]
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	2b0f      	cmp	r3, #15
 8001888:	d9e9      	bls.n	800185e <prvInitialiseNewTask+0x44>
 800188a:	e000      	b.n	800188e <prvInitialiseNewTask+0x74>
            {
                break;
 800188c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800188e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001890:	2200      	movs	r2, #0
 8001892:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001896:	6a3b      	ldr	r3, [r7, #32]
 8001898:	2b04      	cmp	r3, #4
 800189a:	d901      	bls.n	80018a0 <prvInitialiseNewTask+0x86>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800189c:	2304      	movs	r3, #4
 800189e:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80018a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018a2:	6a3a      	ldr	r2, [r7, #32]
 80018a4:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80018a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018a8:	6a3a      	ldr	r2, [r7, #32]
 80018aa:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80018ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018ae:	3304      	adds	r3, #4
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff ff60 	bl	8001776 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80018b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018b8:	3318      	adds	r3, #24
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff ff5b 	bl	8001776 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80018c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018c4:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80018c6:	6a3b      	ldr	r3, [r7, #32]
 80018c8:	f1c3 0205 	rsb	r2, r3, #5
 80018cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018ce:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80018d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018d4:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80018d6:	683a      	ldr	r2, [r7, #0]
 80018d8:	68f9      	ldr	r1, [r7, #12]
 80018da:	6938      	ldr	r0, [r7, #16]
 80018dc:	f000 fafe 	bl	8001edc <pxPortInitialiseStack>
 80018e0:	4602      	mov	r2, r0
 80018e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018e4:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80018e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d002      	beq.n	80018f2 <prvInitialiseNewTask+0xd8>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80018ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018f0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80018f2:	bf00      	nop
 80018f4:	3718      	adds	r7, #24
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
	...

080018fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8001904:	f000 fb30 	bl	8001f68 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8001908:	4b40      	ldr	r3, [pc, #256]	; (8001a0c <prvAddNewTaskToReadyList+0x110>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	3301      	adds	r3, #1
 800190e:	4a3f      	ldr	r2, [pc, #252]	; (8001a0c <prvAddNewTaskToReadyList+0x110>)
 8001910:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8001912:	4b3f      	ldr	r3, [pc, #252]	; (8001a10 <prvAddNewTaskToReadyList+0x114>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d109      	bne.n	800192e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800191a:	4a3d      	ldr	r2, [pc, #244]	; (8001a10 <prvAddNewTaskToReadyList+0x114>)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001920:	4b3a      	ldr	r3, [pc, #232]	; (8001a0c <prvAddNewTaskToReadyList+0x110>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	2b01      	cmp	r3, #1
 8001926:	d110      	bne.n	800194a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8001928:	f000 fa7e 	bl	8001e28 <prvInitialiseTaskLists>
 800192c:	e00d      	b.n	800194a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800192e:	4b39      	ldr	r3, [pc, #228]	; (8001a14 <prvAddNewTaskToReadyList+0x118>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d109      	bne.n	800194a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001936:	4b36      	ldr	r3, [pc, #216]	; (8001a10 <prvAddNewTaskToReadyList+0x114>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001940:	429a      	cmp	r2, r3
 8001942:	d802      	bhi.n	800194a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8001944:	4a32      	ldr	r2, [pc, #200]	; (8001a10 <prvAddNewTaskToReadyList+0x114>)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800194a:	4b33      	ldr	r3, [pc, #204]	; (8001a18 <prvAddNewTaskToReadyList+0x11c>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	3301      	adds	r3, #1
 8001950:	4a31      	ldr	r2, [pc, #196]	; (8001a18 <prvAddNewTaskToReadyList+0x11c>)
 8001952:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001954:	4b30      	ldr	r3, [pc, #192]	; (8001a18 <prvAddNewTaskToReadyList+0x11c>)
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	645a      	str	r2, [r3, #68]	; 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001960:	2201      	movs	r2, #1
 8001962:	409a      	lsls	r2, r3
 8001964:	4b2d      	ldr	r3, [pc, #180]	; (8001a1c <prvAddNewTaskToReadyList+0x120>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4313      	orrs	r3, r2
 800196a:	4a2c      	ldr	r2, [pc, #176]	; (8001a1c <prvAddNewTaskToReadyList+0x120>)
 800196c:	6013      	str	r3, [r2, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001972:	492b      	ldr	r1, [pc, #172]	; (8001a20 <prvAddNewTaskToReadyList+0x124>)
 8001974:	4613      	mov	r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	4413      	add	r3, r2
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	440b      	add	r3, r1
 800197e:	3304      	adds	r3, #4
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	609a      	str	r2, [r3, #8]
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	689a      	ldr	r2, [r3, #8]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	60da      	str	r2, [r3, #12]
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	3204      	adds	r2, #4
 800199a:	605a      	str	r2, [r3, #4]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	1d1a      	adds	r2, r3, #4
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019a8:	4613      	mov	r3, r2
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	4413      	add	r3, r2
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	4a1b      	ldr	r2, [pc, #108]	; (8001a20 <prvAddNewTaskToReadyList+0x124>)
 80019b2:	441a      	add	r2, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	615a      	str	r2, [r3, #20]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019bc:	4918      	ldr	r1, [pc, #96]	; (8001a20 <prvAddNewTaskToReadyList+0x124>)
 80019be:	4613      	mov	r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	4413      	add	r3, r2
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	440b      	add	r3, r1
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	1c59      	adds	r1, r3, #1
 80019cc:	4814      	ldr	r0, [pc, #80]	; (8001a20 <prvAddNewTaskToReadyList+0x124>)
 80019ce:	4613      	mov	r3, r2
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	4413      	add	r3, r2
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	4403      	add	r3, r0
 80019d8:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80019da:	f000 fadf 	bl	8001f9c <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80019de:	4b0d      	ldr	r3, [pc, #52]	; (8001a14 <prvAddNewTaskToReadyList+0x118>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d00e      	beq.n	8001a04 <prvAddNewTaskToReadyList+0x108>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80019e6:	4b0a      	ldr	r3, [pc, #40]	; (8001a10 <prvAddNewTaskToReadyList+0x114>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d207      	bcs.n	8001a04 <prvAddNewTaskToReadyList+0x108>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80019f4:	4b0b      	ldr	r3, [pc, #44]	; (8001a24 <prvAddNewTaskToReadyList+0x128>)
 80019f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	f3bf 8f4f 	dsb	sy
 8001a00:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001a04:	bf00      	nop
 8001a06:	3710      	adds	r7, #16
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	20000154 	.word	0x20000154
 8001a10:	20000080 	.word	0x20000080
 8001a14:	20000160 	.word	0x20000160
 8001a18:	20000170 	.word	0x20000170
 8001a1c:	2000015c 	.word	0x2000015c
 8001a20:	20000084 	.word	0x20000084
 8001a24:	e000ed04 	.word	0xe000ed04

08001a28 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8001a2c:	4b04      	ldr	r3, [pc, #16]	; (8001a40 <vTaskSuspendAll+0x18>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	3301      	adds	r3, #1
 8001a32:	4a03      	ldr	r2, [pc, #12]	; (8001a40 <vTaskSuspendAll+0x18>)
 8001a34:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8001a36:	bf00      	nop
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bc80      	pop	{r7}
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	20000178 	.word	0x20000178

08001a44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b086      	sub	sp, #24
 8001a48:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	613b      	str	r3, [r7, #16]
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8001a52:	f000 fa89 	bl	8001f68 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8001a56:	4b68      	ldr	r3, [pc, #416]	; (8001bf8 <xTaskResumeAll+0x1b4>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	4a66      	ldr	r2, [pc, #408]	; (8001bf8 <xTaskResumeAll+0x1b4>)
 8001a5e:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001a60:	4b65      	ldr	r3, [pc, #404]	; (8001bf8 <xTaskResumeAll+0x1b4>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	f040 80c0 	bne.w	8001bea <xTaskResumeAll+0x1a6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001a6a:	4b64      	ldr	r3, [pc, #400]	; (8001bfc <xTaskResumeAll+0x1b8>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f000 80bb 	beq.w	8001bea <xTaskResumeAll+0x1a6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001a74:	e08a      	b.n	8001b8c <xTaskResumeAll+0x148>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001a76:	4b62      	ldr	r3, [pc, #392]	; (8001c00 <xTaskResumeAll+0x1bc>)
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a82:	60bb      	str	r3, [r7, #8]
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	69db      	ldr	r3, [r3, #28]
 8001a88:	697a      	ldr	r2, [r7, #20]
 8001a8a:	6a12      	ldr	r2, [r2, #32]
 8001a8c:	609a      	str	r2, [r3, #8]
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	6a1b      	ldr	r3, [r3, #32]
 8001a92:	697a      	ldr	r2, [r7, #20]
 8001a94:	69d2      	ldr	r2, [r2, #28]
 8001a96:	605a      	str	r2, [r3, #4]
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	3318      	adds	r3, #24
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d103      	bne.n	8001aac <xTaskResumeAll+0x68>
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	6a1a      	ldr	r2, [r3, #32]
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	605a      	str	r2, [r3, #4]
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	629a      	str	r2, [r3, #40]	; 0x28
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	1e5a      	subs	r2, r3, #1
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	695b      	ldr	r3, [r3, #20]
 8001ac0:	607b      	str	r3, [r7, #4]
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	697a      	ldr	r2, [r7, #20]
 8001ac8:	68d2      	ldr	r2, [r2, #12]
 8001aca:	609a      	str	r2, [r3, #8]
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	697a      	ldr	r2, [r7, #20]
 8001ad2:	6892      	ldr	r2, [r2, #8]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	685a      	ldr	r2, [r3, #4]
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	3304      	adds	r3, #4
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d103      	bne.n	8001aea <xTaskResumeAll+0xa6>
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	68da      	ldr	r2, [r3, #12]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	605a      	str	r2, [r3, #4]
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	2200      	movs	r2, #0
 8001aee:	615a      	str	r2, [r3, #20]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	1e5a      	subs	r2, r3, #1
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001afe:	2201      	movs	r2, #1
 8001b00:	409a      	lsls	r2, r3
 8001b02:	4b40      	ldr	r3, [pc, #256]	; (8001c04 <xTaskResumeAll+0x1c0>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	4a3e      	ldr	r2, [pc, #248]	; (8001c04 <xTaskResumeAll+0x1c0>)
 8001b0a:	6013      	str	r3, [r2, #0]
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b10:	493d      	ldr	r1, [pc, #244]	; (8001c08 <xTaskResumeAll+0x1c4>)
 8001b12:	4613      	mov	r3, r2
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	4413      	add	r3, r2
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	440b      	add	r3, r1
 8001b1c:	3304      	adds	r3, #4
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	603b      	str	r3, [r7, #0]
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	683a      	ldr	r2, [r7, #0]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	689a      	ldr	r2, [r3, #8]
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	60da      	str	r2, [r3, #12]
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	697a      	ldr	r2, [r7, #20]
 8001b36:	3204      	adds	r2, #4
 8001b38:	605a      	str	r2, [r3, #4]
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	1d1a      	adds	r2, r3, #4
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	609a      	str	r2, [r3, #8]
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b46:	4613      	mov	r3, r2
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	4413      	add	r3, r2
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	4a2e      	ldr	r2, [pc, #184]	; (8001c08 <xTaskResumeAll+0x1c4>)
 8001b50:	441a      	add	r2, r3
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	615a      	str	r2, [r3, #20]
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b5a:	492b      	ldr	r1, [pc, #172]	; (8001c08 <xTaskResumeAll+0x1c4>)
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	4413      	add	r3, r2
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	440b      	add	r3, r1
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	1c59      	adds	r1, r3, #1
 8001b6a:	4827      	ldr	r0, [pc, #156]	; (8001c08 <xTaskResumeAll+0x1c4>)
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	4413      	add	r3, r2
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	4403      	add	r3, r0
 8001b76:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b7c:	4b23      	ldr	r3, [pc, #140]	; (8001c0c <xTaskResumeAll+0x1c8>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d302      	bcc.n	8001b8c <xTaskResumeAll+0x148>
                    {
                        xYieldPending = pdTRUE;
 8001b86:	4b22      	ldr	r3, [pc, #136]	; (8001c10 <xTaskResumeAll+0x1cc>)
 8001b88:	2201      	movs	r2, #1
 8001b8a:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001b8c:	4b1c      	ldr	r3, [pc, #112]	; (8001c00 <xTaskResumeAll+0x1bc>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	f47f af70 	bne.w	8001a76 <xTaskResumeAll+0x32>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <xTaskResumeAll+0x15c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8001b9c:	f000 f984 	bl	8001ea8 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001ba0:	4b1c      	ldr	r3, [pc, #112]	; (8001c14 <xTaskResumeAll+0x1d0>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d010      	beq.n	8001bce <xTaskResumeAll+0x18a>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8001bac:	f000 f836 	bl	8001c1c <xTaskIncrementTick>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d002      	beq.n	8001bbc <xTaskResumeAll+0x178>
                            {
                                xYieldPending = pdTRUE;
 8001bb6:	4b16      	ldr	r3, [pc, #88]	; (8001c10 <xTaskResumeAll+0x1cc>)
 8001bb8:	2201      	movs	r2, #1
 8001bba:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	3b01      	subs	r3, #1
 8001bc0:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d1f1      	bne.n	8001bac <xTaskResumeAll+0x168>

                        xPendedTicks = 0;
 8001bc8:	4b12      	ldr	r3, [pc, #72]	; (8001c14 <xTaskResumeAll+0x1d0>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8001bce:	4b10      	ldr	r3, [pc, #64]	; (8001c10 <xTaskResumeAll+0x1cc>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d009      	beq.n	8001bea <xTaskResumeAll+0x1a6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8001bda:	4b0f      	ldr	r3, [pc, #60]	; (8001c18 <xTaskResumeAll+0x1d4>)
 8001bdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	f3bf 8f4f 	dsb	sy
 8001be6:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8001bea:	f000 f9d7 	bl	8001f9c <vPortExitCritical>

    return xAlreadyYielded;
 8001bee:	693b      	ldr	r3, [r7, #16]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3718      	adds	r7, #24
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	20000178 	.word	0x20000178
 8001bfc:	20000154 	.word	0x20000154
 8001c00:	20000118 	.word	0x20000118
 8001c04:	2000015c 	.word	0x2000015c
 8001c08:	20000084 	.word	0x20000084
 8001c0c:	20000080 	.word	0x20000080
 8001c10:	20000168 	.word	0x20000168
 8001c14:	20000164 	.word	0x20000164
 8001c18:	e000ed04 	.word	0xe000ed04

08001c1c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b088      	sub	sp, #32
 8001c20:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8001c22:	2300      	movs	r3, #0
 8001c24:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001c26:	4b75      	ldr	r3, [pc, #468]	; (8001dfc <xTaskIncrementTick+0x1e0>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f040 80dc 	bne.w	8001de8 <xTaskIncrementTick+0x1cc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001c30:	4b73      	ldr	r3, [pc, #460]	; (8001e00 <xTaskIncrementTick+0x1e4>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	3301      	adds	r3, #1
 8001c36:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8001c38:	4a71      	ldr	r2, [pc, #452]	; (8001e00 <xTaskIncrementTick+0x1e4>)
 8001c3a:	69bb      	ldr	r3, [r7, #24]
 8001c3c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001c3e:	69bb      	ldr	r3, [r7, #24]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d110      	bne.n	8001c66 <xTaskIncrementTick+0x4a>
        {
            taskSWITCH_DELAYED_LISTS();
 8001c44:	4b6f      	ldr	r3, [pc, #444]	; (8001e04 <xTaskIncrementTick+0x1e8>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	617b      	str	r3, [r7, #20]
 8001c4a:	4b6f      	ldr	r3, [pc, #444]	; (8001e08 <xTaskIncrementTick+0x1ec>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a6d      	ldr	r2, [pc, #436]	; (8001e04 <xTaskIncrementTick+0x1e8>)
 8001c50:	6013      	str	r3, [r2, #0]
 8001c52:	4a6d      	ldr	r2, [pc, #436]	; (8001e08 <xTaskIncrementTick+0x1ec>)
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	6013      	str	r3, [r2, #0]
 8001c58:	4b6c      	ldr	r3, [pc, #432]	; (8001e0c <xTaskIncrementTick+0x1f0>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	4a6b      	ldr	r2, [pc, #428]	; (8001e0c <xTaskIncrementTick+0x1f0>)
 8001c60:	6013      	str	r3, [r2, #0]
 8001c62:	f000 f921 	bl	8001ea8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8001c66:	4b6a      	ldr	r3, [pc, #424]	; (8001e10 <xTaskIncrementTick+0x1f4>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	f0c0 80a6 	bcc.w	8001dbe <xTaskIncrementTick+0x1a2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001c72:	4b64      	ldr	r3, [pc, #400]	; (8001e04 <xTaskIncrementTick+0x1e8>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d104      	bne.n	8001c86 <xTaskIncrementTick+0x6a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c7c:	4b64      	ldr	r3, [pc, #400]	; (8001e10 <xTaskIncrementTick+0x1f4>)
 8001c7e:	f04f 32ff 	mov.w	r2, #4294967295
 8001c82:	601a      	str	r2, [r3, #0]
                    break;
 8001c84:	e09b      	b.n	8001dbe <xTaskIncrementTick+0x1a2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001c86:	4b5f      	ldr	r3, [pc, #380]	; (8001e04 <xTaskIncrementTick+0x1e8>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d203      	bcs.n	8001ca6 <xTaskIncrementTick+0x8a>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8001c9e:	4a5c      	ldr	r2, [pc, #368]	; (8001e10 <xTaskIncrementTick+0x1f4>)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8001ca4:	e08b      	b.n	8001dbe <xTaskIncrementTick+0x1a2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	695b      	ldr	r3, [r3, #20]
 8001caa:	60bb      	str	r3, [r7, #8]
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	693a      	ldr	r2, [r7, #16]
 8001cb2:	68d2      	ldr	r2, [r2, #12]
 8001cb4:	609a      	str	r2, [r3, #8]
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	68db      	ldr	r3, [r3, #12]
 8001cba:	693a      	ldr	r2, [r7, #16]
 8001cbc:	6892      	ldr	r2, [r2, #8]
 8001cbe:	605a      	str	r2, [r3, #4]
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	685a      	ldr	r2, [r3, #4]
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	3304      	adds	r3, #4
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d103      	bne.n	8001cd4 <xTaskIncrementTick+0xb8>
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	68da      	ldr	r2, [r3, #12]
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	605a      	str	r2, [r3, #4]
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	615a      	str	r2, [r3, #20]
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	1e5a      	subs	r2, r3, #1
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d01e      	beq.n	8001d2a <xTaskIncrementTick+0x10e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cf0:	607b      	str	r3, [r7, #4]
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	693a      	ldr	r2, [r7, #16]
 8001cf8:	6a12      	ldr	r2, [r2, #32]
 8001cfa:	609a      	str	r2, [r3, #8]
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	6a1b      	ldr	r3, [r3, #32]
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	69d2      	ldr	r2, [r2, #28]
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685a      	ldr	r2, [r3, #4]
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	3318      	adds	r3, #24
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d103      	bne.n	8001d1a <xTaskIncrementTick+0xfe>
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	6a1a      	ldr	r2, [r3, #32]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	605a      	str	r2, [r3, #4]
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	629a      	str	r2, [r3, #40]	; 0x28
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	1e5a      	subs	r2, r3, #1
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d2e:	2201      	movs	r2, #1
 8001d30:	409a      	lsls	r2, r3
 8001d32:	4b38      	ldr	r3, [pc, #224]	; (8001e14 <xTaskIncrementTick+0x1f8>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4313      	orrs	r3, r2
 8001d38:	4a36      	ldr	r2, [pc, #216]	; (8001e14 <xTaskIncrementTick+0x1f8>)
 8001d3a:	6013      	str	r3, [r2, #0]
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d40:	4935      	ldr	r1, [pc, #212]	; (8001e18 <xTaskIncrementTick+0x1fc>)
 8001d42:	4613      	mov	r3, r2
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	4413      	add	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	440b      	add	r3, r1
 8001d4c:	3304      	adds	r3, #4
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	603b      	str	r3, [r7, #0]
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	683a      	ldr	r2, [r7, #0]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	689a      	ldr	r2, [r3, #8]
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	60da      	str	r2, [r3, #12]
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	693a      	ldr	r2, [r7, #16]
 8001d66:	3204      	adds	r2, #4
 8001d68:	605a      	str	r2, [r3, #4]
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1d1a      	adds	r2, r3, #4
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	609a      	str	r2, [r3, #8]
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d76:	4613      	mov	r3, r2
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	4413      	add	r3, r2
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	4a26      	ldr	r2, [pc, #152]	; (8001e18 <xTaskIncrementTick+0x1fc>)
 8001d80:	441a      	add	r2, r3
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	615a      	str	r2, [r3, #20]
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d8a:	4923      	ldr	r1, [pc, #140]	; (8001e18 <xTaskIncrementTick+0x1fc>)
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	4413      	add	r3, r2
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	440b      	add	r3, r1
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	1c59      	adds	r1, r3, #1
 8001d9a:	481f      	ldr	r0, [pc, #124]	; (8001e18 <xTaskIncrementTick+0x1fc>)
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	4413      	add	r3, r2
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	4403      	add	r3, r0
 8001da6:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dac:	4b1b      	ldr	r3, [pc, #108]	; (8001e1c <xTaskIncrementTick+0x200>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001db2:	429a      	cmp	r2, r3
 8001db4:	f67f af5d 	bls.w	8001c72 <xTaskIncrementTick+0x56>
                        {
                            xSwitchRequired = pdTRUE;
 8001db8:	2301      	movs	r3, #1
 8001dba:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001dbc:	e759      	b.n	8001c72 <xTaskIncrementTick+0x56>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001dbe:	4b17      	ldr	r3, [pc, #92]	; (8001e1c <xTaskIncrementTick+0x200>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dc4:	4914      	ldr	r1, [pc, #80]	; (8001e18 <xTaskIncrementTick+0x1fc>)
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	4413      	add	r3, r2
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	440b      	add	r3, r1
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d901      	bls.n	8001dda <xTaskIncrementTick+0x1be>
            {
                xSwitchRequired = pdTRUE;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8001dda:	4b11      	ldr	r3, [pc, #68]	; (8001e20 <xTaskIncrementTick+0x204>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d007      	beq.n	8001df2 <xTaskIncrementTick+0x1d6>
            {
                xSwitchRequired = pdTRUE;
 8001de2:	2301      	movs	r3, #1
 8001de4:	61fb      	str	r3, [r7, #28]
 8001de6:	e004      	b.n	8001df2 <xTaskIncrementTick+0x1d6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8001de8:	4b0e      	ldr	r3, [pc, #56]	; (8001e24 <xTaskIncrementTick+0x208>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	3301      	adds	r3, #1
 8001dee:	4a0d      	ldr	r2, [pc, #52]	; (8001e24 <xTaskIncrementTick+0x208>)
 8001df0:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8001df2:	69fb      	ldr	r3, [r7, #28]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3720      	adds	r7, #32
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	20000178 	.word	0x20000178
 8001e00:	20000158 	.word	0x20000158
 8001e04:	20000110 	.word	0x20000110
 8001e08:	20000114 	.word	0x20000114
 8001e0c:	2000016c 	.word	0x2000016c
 8001e10:	20000174 	.word	0x20000174
 8001e14:	2000015c 	.word	0x2000015c
 8001e18:	20000084 	.word	0x20000084
 8001e1c:	20000080 	.word	0x20000080
 8001e20:	20000168 	.word	0x20000168
 8001e24:	20000164 	.word	0x20000164

08001e28 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001e2e:	2300      	movs	r3, #0
 8001e30:	607b      	str	r3, [r7, #4]
 8001e32:	e00c      	b.n	8001e4e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001e34:	687a      	ldr	r2, [r7, #4]
 8001e36:	4613      	mov	r3, r2
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	4413      	add	r3, r2
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	4a12      	ldr	r2, [pc, #72]	; (8001e88 <prvInitialiseTaskLists+0x60>)
 8001e40:	4413      	add	r3, r2
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7ff fc78 	bl	8001738 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	607b      	str	r3, [r7, #4]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2b04      	cmp	r3, #4
 8001e52:	d9ef      	bls.n	8001e34 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8001e54:	480d      	ldr	r0, [pc, #52]	; (8001e8c <prvInitialiseTaskLists+0x64>)
 8001e56:	f7ff fc6f 	bl	8001738 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8001e5a:	480d      	ldr	r0, [pc, #52]	; (8001e90 <prvInitialiseTaskLists+0x68>)
 8001e5c:	f7ff fc6c 	bl	8001738 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8001e60:	480c      	ldr	r0, [pc, #48]	; (8001e94 <prvInitialiseTaskLists+0x6c>)
 8001e62:	f7ff fc69 	bl	8001738 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8001e66:	480c      	ldr	r0, [pc, #48]	; (8001e98 <prvInitialiseTaskLists+0x70>)
 8001e68:	f7ff fc66 	bl	8001738 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8001e6c:	480b      	ldr	r0, [pc, #44]	; (8001e9c <prvInitialiseTaskLists+0x74>)
 8001e6e:	f7ff fc63 	bl	8001738 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8001e72:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <prvInitialiseTaskLists+0x78>)
 8001e74:	4a05      	ldr	r2, [pc, #20]	; (8001e8c <prvInitialiseTaskLists+0x64>)
 8001e76:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001e78:	4b0a      	ldr	r3, [pc, #40]	; (8001ea4 <prvInitialiseTaskLists+0x7c>)
 8001e7a:	4a05      	ldr	r2, [pc, #20]	; (8001e90 <prvInitialiseTaskLists+0x68>)
 8001e7c:	601a      	str	r2, [r3, #0]
}
 8001e7e:	bf00      	nop
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	20000084 	.word	0x20000084
 8001e8c:	200000e8 	.word	0x200000e8
 8001e90:	200000fc 	.word	0x200000fc
 8001e94:	20000118 	.word	0x20000118
 8001e98:	2000012c 	.word	0x2000012c
 8001e9c:	20000140 	.word	0x20000140
 8001ea0:	20000110 	.word	0x20000110
 8001ea4:	20000114 	.word	0x20000114

08001ea8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001eac:	4b09      	ldr	r3, [pc, #36]	; (8001ed4 <prvResetNextTaskUnblockTime+0x2c>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d104      	bne.n	8001ec0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8001eb6:	4b08      	ldr	r3, [pc, #32]	; (8001ed8 <prvResetNextTaskUnblockTime+0x30>)
 8001eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8001ebc:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8001ebe:	e005      	b.n	8001ecc <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001ec0:	4b04      	ldr	r3, [pc, #16]	; (8001ed4 <prvResetNextTaskUnblockTime+0x2c>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	68db      	ldr	r3, [r3, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a03      	ldr	r2, [pc, #12]	; (8001ed8 <prvResetNextTaskUnblockTime+0x30>)
 8001eca:	6013      	str	r3, [r2, #0]
}
 8001ecc:	bf00      	nop
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr
 8001ed4:	20000110 	.word	0x20000110
 8001ed8:	20000174 	.word	0x20000174

08001edc <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8001edc:	b480      	push	{r7}
 8001ede:	b085      	sub	sp, #20
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	3b04      	subs	r3, #4
 8001eec:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001ef4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	3b04      	subs	r3, #4
 8001efa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	f023 0201 	bic.w	r2, r3, #1
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	3b04      	subs	r3, #4
 8001f0a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8001f0c:	4a08      	ldr	r2, [pc, #32]	; (8001f30 <pxPortInitialiseStack+0x54>)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	3b14      	subs	r3, #20
 8001f16:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	3b20      	subs	r3, #32
 8001f22:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8001f24:	68fb      	ldr	r3, [r7, #12]
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3714      	adds	r7, #20
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bc80      	pop	{r7}
 8001f2e:	4770      	bx	lr
 8001f30:	08001f35 	.word	0x08001f35

08001f34 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	603b      	str	r3, [r7, #0]

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8001f3e:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8001f42:	f383 8811 	msr	BASEPRI, r3
 8001f46:	f3bf 8f6f 	isb	sy
 8001f4a:	f3bf 8f4f 	dsb	sy
 8001f4e:	607b      	str	r3, [r7, #4]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8001f50:	bf00      	nop
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8001f52:	bf00      	nop
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d0fc      	beq.n	8001f54 <prvTaskExitError+0x20>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8001f5a:	bf00      	nop
 8001f5c:	bf00      	nop
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bc80      	pop	{r7}
 8001f64:	4770      	bx	lr
	...

08001f68 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
        __asm volatile
 8001f6e:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8001f72:	f383 8811 	msr	BASEPRI, r3
 8001f76:	f3bf 8f6f 	isb	sy
 8001f7a:	f3bf 8f4f 	dsb	sy
 8001f7e:	607b      	str	r3, [r7, #4]
    }
 8001f80:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8001f82:	4b05      	ldr	r3, [pc, #20]	; (8001f98 <vPortEnterCritical+0x30>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	3301      	adds	r3, #1
 8001f88:	4a03      	ldr	r2, [pc, #12]	; (8001f98 <vPortEnterCritical+0x30>)
 8001f8a:	6013      	str	r3, [r2, #0]
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
    }
}
 8001f8c:	bf00      	nop
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bc80      	pop	{r7}
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	2000000c 	.word	0x2000000c

08001f9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
    uxCriticalNesting--;
 8001fa2:	4b0a      	ldr	r3, [pc, #40]	; (8001fcc <vPortExitCritical+0x30>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	4a08      	ldr	r2, [pc, #32]	; (8001fcc <vPortExitCritical+0x30>)
 8001faa:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8001fac:	4b07      	ldr	r3, [pc, #28]	; (8001fcc <vPortExitCritical+0x30>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d105      	bne.n	8001fc0 <vPortExitCritical+0x24>
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	607b      	str	r3, [r7, #4]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8001fbe:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8001fc0:	bf00      	nop
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bc80      	pop	{r7}
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	2000000c 	.word	0x2000000c

08001fd0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b088      	sub	sp, #32
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8001fdc:	f7ff fd24 	bl	8001a28 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8001fe0:	4b43      	ldr	r3, [pc, #268]	; (80020f0 <pvPortMalloc+0x120>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d101      	bne.n	8001fec <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8001fe8:	f000 f8ca 	bl	8002180 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d012      	beq.n	8002018 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8001ff2:	2208      	movs	r2, #8
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f003 0307 	and.w	r3, r3, #7
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	3308      	adds	r3, #8
 8001ffe:	613b      	str	r3, [r7, #16]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	43db      	mvns	r3, r3
 8002004:	687a      	ldr	r2, [r7, #4]
 8002006:	429a      	cmp	r2, r3
 8002008:	d804      	bhi.n	8002014 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	4413      	add	r3, r2
 8002010:	607b      	str	r3, [r7, #4]
 8002012:	e001      	b.n	8002018 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8002014:	2300      	movs	r3, #0
 8002016:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2b00      	cmp	r3, #0
 800201c:	db60      	blt.n	80020e0 <pvPortMalloc+0x110>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d05d      	beq.n	80020e0 <pvPortMalloc+0x110>
 8002024:	4b33      	ldr	r3, [pc, #204]	; (80020f4 <pvPortMalloc+0x124>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	429a      	cmp	r2, r3
 800202c:	d858      	bhi.n	80020e0 <pvPortMalloc+0x110>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800202e:	4b32      	ldr	r3, [pc, #200]	; (80020f8 <pvPortMalloc+0x128>)
 8002030:	61bb      	str	r3, [r7, #24]
                pxBlock = xStart.pxNextFreeBlock;
 8002032:	4b31      	ldr	r3, [pc, #196]	; (80020f8 <pvPortMalloc+0x128>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	61fb      	str	r3, [r7, #28]

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002038:	e004      	b.n	8002044 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	61bb      	str	r3, [r7, #24]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	61fb      	str	r3, [r7, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002044:	69fb      	ldr	r3, [r7, #28]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	429a      	cmp	r2, r3
 800204c:	d903      	bls.n	8002056 <pvPortMalloc+0x86>
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d1f1      	bne.n	800203a <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8002056:	4b26      	ldr	r3, [pc, #152]	; (80020f0 <pvPortMalloc+0x120>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	69fa      	ldr	r2, [r7, #28]
 800205c:	429a      	cmp	r2, r3
 800205e:	d03f      	beq.n	80020e0 <pvPortMalloc+0x110>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2208      	movs	r2, #8
 8002066:	4413      	add	r3, r2
 8002068:	617b      	str	r3, [r7, #20]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	685a      	ldr	r2, [r3, #4]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	1ad2      	subs	r2, r2, r3
 800207a:	2308      	movs	r3, #8
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	429a      	cmp	r2, r3
 8002080:	d90f      	bls.n	80020a2 <pvPortMalloc+0xd2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002082:	69fa      	ldr	r2, [r7, #28]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4413      	add	r3, r2
 8002088:	60fb      	str	r3, [r7, #12]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	685a      	ldr	r2, [r3, #4]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	1ad2      	subs	r2, r2, r3
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800209c:	68f8      	ldr	r0, [r7, #12]
 800209e:	f000 f8cb 	bl	8002238 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80020a2:	4b14      	ldr	r3, [pc, #80]	; (80020f4 <pvPortMalloc+0x124>)
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	4a11      	ldr	r2, [pc, #68]	; (80020f4 <pvPortMalloc+0x124>)
 80020ae:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80020b0:	4b10      	ldr	r3, [pc, #64]	; (80020f4 <pvPortMalloc+0x124>)
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	4b11      	ldr	r3, [pc, #68]	; (80020fc <pvPortMalloc+0x12c>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d203      	bcs.n	80020c4 <pvPortMalloc+0xf4>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80020bc:	4b0d      	ldr	r3, [pc, #52]	; (80020f4 <pvPortMalloc+0x124>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a0e      	ldr	r2, [pc, #56]	; (80020fc <pvPortMalloc+0x12c>)
 80020c2:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 80020c4:	69fb      	ldr	r3, [r7, #28]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80020cc:	69fb      	ldr	r3, [r7, #28]
 80020ce:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	2200      	movs	r2, #0
 80020d4:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80020d6:	4b0a      	ldr	r3, [pc, #40]	; (8002100 <pvPortMalloc+0x130>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	3301      	adds	r3, #1
 80020dc:	4a08      	ldr	r2, [pc, #32]	; (8002100 <pvPortMalloc+0x130>)
 80020de:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80020e0:	f7ff fcb0 	bl	8001a44 <xTaskResumeAll>
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
    return pvReturn;
 80020e4:	697b      	ldr	r3, [r7, #20]
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3720      	adds	r7, #32
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20004984 	.word	0x20004984
 80020f4:	20004988 	.word	0x20004988
 80020f8:	2000497c 	.word	0x2000497c
 80020fc:	2000498c 	.word	0x2000498c
 8002100:	20004990 	.word	0x20004990

08002104 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d02b      	beq.n	800216e <vPortFree+0x6a>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8002116:	2308      	movs	r3, #8
 8002118:	425b      	negs	r3, r3
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	4413      	add	r3, r2
 800211e:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	60bb      	str	r3, [r7, #8]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
        configASSERT( pxLink->pxNextFreeBlock == NULL );

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	0fdb      	lsrs	r3, r3, #31
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2b00      	cmp	r3, #0
 8002132:	d01c      	beq.n	800216e <vPortFree+0x6a>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d118      	bne.n	800216e <vPortFree+0x6a>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8002148:	f7ff fc6e 	bl	8001a28 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	685a      	ldr	r2, [r3, #4]
 8002150:	4b09      	ldr	r3, [pc, #36]	; (8002178 <vPortFree+0x74>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4413      	add	r3, r2
 8002156:	4a08      	ldr	r2, [pc, #32]	; (8002178 <vPortFree+0x74>)
 8002158:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800215a:	68b8      	ldr	r0, [r7, #8]
 800215c:	f000 f86c 	bl	8002238 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8002160:	4b06      	ldr	r3, [pc, #24]	; (800217c <vPortFree+0x78>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	3301      	adds	r3, #1
 8002166:	4a05      	ldr	r2, [pc, #20]	; (800217c <vPortFree+0x78>)
 8002168:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800216a:	f7ff fc6b 	bl	8001a44 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800216e:	bf00      	nop
 8002170:	3710      	adds	r7, #16
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	20004988 	.word	0x20004988
 800217c:	20004994 	.word	0x20004994

08002180 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002186:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 800218a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800218c:	4b25      	ldr	r3, [pc, #148]	; (8002224 <prvHeapInit+0xa4>)
 800218e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f003 0307 	and.w	r3, r3, #7
 8002196:	2b00      	cmp	r3, #0
 8002198:	d00c      	beq.n	80021b4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	3307      	adds	r3, #7
 800219e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f023 0307 	bic.w	r3, r3, #7
 80021a6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 80021a8:	68ba      	ldr	r2, [r7, #8]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	4a1d      	ldr	r2, [pc, #116]	; (8002224 <prvHeapInit+0xa4>)
 80021b0:	4413      	add	r3, r2
 80021b2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80021b8:	4a1b      	ldr	r2, [pc, #108]	; (8002228 <prvHeapInit+0xa8>)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80021be:	4b1a      	ldr	r3, [pc, #104]	; (8002228 <prvHeapInit+0xa8>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	68ba      	ldr	r2, [r7, #8]
 80021c8:	4413      	add	r3, r2
 80021ca:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80021cc:	2208      	movs	r2, #8
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	1a9b      	subs	r3, r3, r2
 80021d2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f023 0307 	bic.w	r3, r3, #7
 80021da:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	4a13      	ldr	r2, [pc, #76]	; (800222c <prvHeapInit+0xac>)
 80021e0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80021e2:	4b12      	ldr	r3, [pc, #72]	; (800222c <prvHeapInit+0xac>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2200      	movs	r2, #0
 80021e8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80021ea:	4b10      	ldr	r3, [pc, #64]	; (800222c <prvHeapInit+0xac>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	68fa      	ldr	r2, [r7, #12]
 80021fa:	1ad2      	subs	r2, r2, r3
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002200:	4b0a      	ldr	r3, [pc, #40]	; (800222c <prvHeapInit+0xac>)
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	4a08      	ldr	r2, [pc, #32]	; (8002230 <prvHeapInit+0xb0>)
 800220e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	4a07      	ldr	r2, [pc, #28]	; (8002234 <prvHeapInit+0xb4>)
 8002216:	6013      	str	r3, [r2, #0]
}
 8002218:	bf00      	nop
 800221a:	3714      	adds	r7, #20
 800221c:	46bd      	mov	sp, r7
 800221e:	bc80      	pop	{r7}
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	2000017c 	.word	0x2000017c
 8002228:	2000497c 	.word	0x2000497c
 800222c:	20004984 	.word	0x20004984
 8002230:	2000498c 	.word	0x2000498c
 8002234:	20004988 	.word	0x20004988

08002238 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8002238:	b480      	push	{r7}
 800223a:	b085      	sub	sp, #20
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002240:	4b27      	ldr	r3, [pc, #156]	; (80022e0 <prvInsertBlockIntoFreeList+0xa8>)
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	e002      	b.n	800224c <prvInsertBlockIntoFreeList+0x14>
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	429a      	cmp	r2, r3
 8002254:	d8f7      	bhi.n	8002246 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	68ba      	ldr	r2, [r7, #8]
 8002260:	4413      	add	r3, r2
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	429a      	cmp	r2, r3
 8002266:	d108      	bne.n	800227a <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	685a      	ldr	r2, [r3, #4]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	441a      	add	r2, r3
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	68ba      	ldr	r2, [r7, #8]
 8002284:	441a      	add	r2, r3
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	429a      	cmp	r2, r3
 800228c:	d118      	bne.n	80022c0 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	4b14      	ldr	r3, [pc, #80]	; (80022e4 <prvInsertBlockIntoFreeList+0xac>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	429a      	cmp	r2, r3
 8002298:	d00d      	beq.n	80022b6 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685a      	ldr	r2, [r3, #4]
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	441a      	add	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	e008      	b.n	80022c8 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80022b6:	4b0b      	ldr	r3, [pc, #44]	; (80022e4 <prvInsertBlockIntoFreeList+0xac>)
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	601a      	str	r2, [r3, #0]
 80022be:	e003      	b.n	80022c8 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80022c8:	68fa      	ldr	r2, [r7, #12]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d002      	beq.n	80022d6 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80022d6:	bf00      	nop
 80022d8:	3714      	adds	r7, #20
 80022da:	46bd      	mov	sp, r7
 80022dc:	bc80      	pop	{r7}
 80022de:	4770      	bx	lr
 80022e0:	2000497c 	.word	0x2000497c
 80022e4:	20004984 	.word	0x20004984

080022e8 <memset>:
 80022e8:	4603      	mov	r3, r0
 80022ea:	4402      	add	r2, r0
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d100      	bne.n	80022f2 <memset+0xa>
 80022f0:	4770      	bx	lr
 80022f2:	f803 1b01 	strb.w	r1, [r3], #1
 80022f6:	e7f9      	b.n	80022ec <memset+0x4>

080022f8 <__libc_init_array>:
 80022f8:	b570      	push	{r4, r5, r6, lr}
 80022fa:	2600      	movs	r6, #0
 80022fc:	4d0c      	ldr	r5, [pc, #48]	; (8002330 <__libc_init_array+0x38>)
 80022fe:	4c0d      	ldr	r4, [pc, #52]	; (8002334 <__libc_init_array+0x3c>)
 8002300:	1b64      	subs	r4, r4, r5
 8002302:	10a4      	asrs	r4, r4, #2
 8002304:	42a6      	cmp	r6, r4
 8002306:	d109      	bne.n	800231c <__libc_init_array+0x24>
 8002308:	f000 f81a 	bl	8002340 <_init>
 800230c:	2600      	movs	r6, #0
 800230e:	4d0a      	ldr	r5, [pc, #40]	; (8002338 <__libc_init_array+0x40>)
 8002310:	4c0a      	ldr	r4, [pc, #40]	; (800233c <__libc_init_array+0x44>)
 8002312:	1b64      	subs	r4, r4, r5
 8002314:	10a4      	asrs	r4, r4, #2
 8002316:	42a6      	cmp	r6, r4
 8002318:	d105      	bne.n	8002326 <__libc_init_array+0x2e>
 800231a:	bd70      	pop	{r4, r5, r6, pc}
 800231c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002320:	4798      	blx	r3
 8002322:	3601      	adds	r6, #1
 8002324:	e7ee      	b.n	8002304 <__libc_init_array+0xc>
 8002326:	f855 3b04 	ldr.w	r3, [r5], #4
 800232a:	4798      	blx	r3
 800232c:	3601      	adds	r6, #1
 800232e:	e7f2      	b.n	8002316 <__libc_init_array+0x1e>
 8002330:	080023a4 	.word	0x080023a4
 8002334:	080023a4 	.word	0x080023a4
 8002338:	080023a4 	.word	0x080023a4
 800233c:	080023a8 	.word	0x080023a8

08002340 <_init>:
 8002340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002342:	bf00      	nop
 8002344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002346:	bc08      	pop	{r3}
 8002348:	469e      	mov	lr, r3
 800234a:	4770      	bx	lr

0800234c <_fini>:
 800234c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800234e:	bf00      	nop
 8002350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002352:	bc08      	pop	{r3}
 8002354:	469e      	mov	lr, r3
 8002356:	4770      	bx	lr
