#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 15 13:44:02 2019
# Process ID: 15572
# Current directory: E:/Data/Vivado_FPGA/PROJECT/UART/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16644 E:\Data\Vivado_FPGA\PROJECT\UART\UART\UART.xpr
# Log file: E:/Data/Vivado_FPGA/PROJECT/UART/UART/vivado.log
# Journal file: E:/Data/Vivado_FPGA/PROJECT/UART/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 764.055 ; gain = 167.203
update_compile_order -fileset sources_1
close [ open E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v w ]
add_files E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v
close [ open E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v w ]
add_files E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec 15 15:46:21 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec 15 15:47:24 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1114.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1220.324 ; gain = 366.680
place_ports uart_rx C5
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rx]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1667.031 ; gain = 0.000
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1668.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Uart_TX_Control' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Uart_TX' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v:22]
	Parameter BAUD_DIV bound to: 16'b0010100010110000 
	Parameter BAUD_DIV_CAP bound to: 16'b0001010001011000 
INFO: [Synth 8-6155] done synthesizing module 'Uart_TX' (1#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Uart_TX_Control' (2#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Uart_RX_Control' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Uart_RX' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v:23]
	Parameter BAUD_DIV bound to: 16'b0010100010110000 
	Parameter BAUD_DIV_CAP bound to: 16'b0001010001011000 
WARNING: [Synth 8-5788] Register uart_rx_step_reg in module Uart_RX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v:90]
WARNING: [Synth 8-5788] Register uart_rx_data_r_reg in module Uart_RX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v:107]
WARNING: [Synth 8-5788] Register uart_rx_data_reg in module Uart_RX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v:114]
INFO: [Synth 8-6155] done synthesizing module 'Uart_RX' (3#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v:23]
WARNING: [Synth 8-6014] Unused sequential element uart_rx_sig_reg was removed.  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v:48]
WARNING: [Synth 8-5788] Register uart_tx_start_reg in module Uart_RX_Control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v:64]
WARNING: [Synth 8-3848] Net uart_rx_signal in module/entity Uart_RX_Control does not have driver. [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Uart_RX_Control' (4#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Switch' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:23]
WARNING: [Synth 8-5788] Register uart_tx_start_reg in module Switch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:82]
INFO: [Synth 8-6155] done synthesizing module 'Switch' (5#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (6#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3331] design Uart_RX_Control has unconnected port uart_rx_signal
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1668.570 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1668.570 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1668.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1788.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1788.691 ; gain = 120.121
15 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1788.691 ; gain = 120.121
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 15 15:50:32 2019] Launched impl_1...
Run output will be captured here: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec 15 15:52:10 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1903.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1903.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Uart_TX_Control' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Uart_TX' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v:22]
	Parameter BAUD_DIV bound to: 16'b0010100010110000 
	Parameter BAUD_DIV_CAP bound to: 16'b0001010001011000 
INFO: [Synth 8-6155] done synthesizing module 'Uart_TX' (1#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Uart_TX_Control' (2#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Uart_RX_Control' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Uart_RX' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v:23]
	Parameter BAUD_DIV bound to: 16'b0010100010110000 
	Parameter BAUD_DIV_CAP bound to: 16'b0001010001011000 
WARNING: [Synth 8-5788] Register uart_rx_step_reg in module Uart_RX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v:90]
WARNING: [Synth 8-5788] Register uart_rx_data_r_reg in module Uart_RX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v:107]
WARNING: [Synth 8-5788] Register uart_rx_data_reg in module Uart_RX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v:114]
INFO: [Synth 8-6155] done synthesizing module 'Uart_RX' (3#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v:23]
WARNING: [Synth 8-6014] Unused sequential element uart_rx_sig_reg was removed.  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v:48]
WARNING: [Synth 8-5788] Register uart_tx_start_reg in module Uart_RX_Control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v:64]
WARNING: [Synth 8-3848] Net uart_rx_signal in module/entity Uart_RX_Control does not have driver. [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Uart_RX_Control' (4#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Switch' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:23]
WARNING: [Synth 8-5788] Register uart_tx_start_reg in module Switch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:82]
INFO: [Synth 8-6155] done synthesizing module 'Switch' (5#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (6#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3331] design Uart_RX_Control has unconnected port uart_rx_signal
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1903.859 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1903.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1903.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2016.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2016.918 ; gain = 113.059
15 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2016.918 ; gain = 113.059
launch_runs impl_1 -to_step write_bitstream -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.336 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 2060.672 ; gain = 0.336
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.672 ; gain = 0.000
[Sun Dec 15 15:54:04 2019] Launched impl_1...
Run output will be captured here: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec 15 15:55:20 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
[Sun Dec 15 15:55:20 2019] Launched impl_1...
Run output will be captured here: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2152.113 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2152.113 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_design synth_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_100m_IBUF_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list uart_rx_IBUF ]]
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0001.Hub_#0002
set_property PROGRAM.FILE {E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3299.066 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_100m_IBUF_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list uart_rx_IBUF ]]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_design
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec 15 16:17:12 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.438 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Uart_TX_Control' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Uart_TX' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v:22]
	Parameter BAUD_DIV bound to: 16'b0010100010110000 
	Parameter BAUD_DIV_CAP bound to: 16'b0001010001011000 
INFO: [Synth 8-6155] done synthesizing module 'Uart_TX' (1#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Uart_TX_Control' (2#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Uart_RX_Control' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Uart_RX' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v:23]
	Parameter BAUD_DIV bound to: 16'b0010100010110000 
	Parameter BAUD_DIV_CAP bound to: 16'b0001010001011000 
WARNING: [Synth 8-5788] Register uart_rx_step_reg in module Uart_RX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v:90]
WARNING: [Synth 8-5788] Register uart_rx_data_r_reg in module Uart_RX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v:107]
WARNING: [Synth 8-5788] Register uart_rx_data_reg in module Uart_RX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v:114]
INFO: [Synth 8-6155] done synthesizing module 'Uart_RX' (3#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v:23]
WARNING: [Synth 8-6014] Unused sequential element uart_rx_sig_reg was removed.  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v:48]
WARNING: [Synth 8-5788] Register uart_tx_start_reg in module Uart_RX_Control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v:64]
WARNING: [Synth 8-3848] Net uart_rx_signal in module/entity Uart_RX_Control does not have driver. [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Uart_RX_Control' (4#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'Switch' [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:23]
WARNING: [Synth 8-5788] Register uart_tx_start_reg in module Switch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:82]
INFO: [Synth 8-6155] done synthesizing module 'Switch' (5#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (6#1) [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3331] design Uart_RX_Control has unconnected port uart_rx_signal
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3303.438 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3303.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3303.438 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/constrs_1/new/Top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3303.438 ; gain = 0.000
15 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3303.438 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 15 16:18:59 2019] Launched impl_1...
Run output will be captured here: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0001.Hub_#0002
set_property PROGRAM.FILE {E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec 15 16:22:16 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec 15 16:22:54 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 15 16:24:23 2019] Launched impl_1...
Run output will be captured here: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0001.Hub_#0002
set_property PROGRAM.FILE {E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Switch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_RX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uart_TX
Compiling module xil_defaultlib.Uart_TX_Control
Compiling module xil_defaultlib.Uart_RX
Compiling module xil_defaultlib.Uart_RX_Control
Compiling module xil_defaultlib.Switch
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim/xsim.dir/Top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec 15 16:29:19 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 15 16:29:19 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3303.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 3303.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.438 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_RX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_RX_Control
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uart_TX
Compiling module xil_defaultlib.Uart_TX_Control
Compiling module xil_defaultlib.Uart_RX
Compiling module xil_defaultlib.Uart_RX_Control
Compiling module xil_defaultlib.Switch
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3303.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec 15 16:36:47 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 15 16:37:50 2019] Launched impl_1...
Run output will be captured here: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 16:40:30 2019...
