--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

Design file:              LAB2.ncd
Physical constraint file: LAB2.pcf
Device,package,speed:     xc3s400a,ft256,-4 (PRODUCTION 1.42 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;

 1224618258 paths analyzed, 9609 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  58.834ns.
--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_Result2_25 (SLICE_X9Y78.G4), 65104117 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op1_26 (FF)
  Destination:          cpu0_ialu_Result2_25 (FF)
  Requirement:          31.250ns
  Data Path Delay:      29.229ns (Levels of Logic = 22)
  Clock Path Skew:      -0.188ns (0.407 - 0.595)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op1_26 to cpu0_ialu_Result2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.XQ      Tcko                  0.591   cpu0_alu_op1<26>
                                                       cpu0_alu_op1_26
    SLICE_X1Y59.F2       net (fanout=55)       5.193   cpu0_alu_op1<26>
    SLICE_X1Y59.COUT     Topcyf                1.195   cpu0_ialu_mult_newOperand1_addsub0000<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_not0000<26>1_INV_0
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.COUT     Tbyp                  0.130   cpu0_ialu_mult_newOperand1_addsub0000<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.X        Tcinx                 0.604   cpu0_ialu_mult_newOperand1_addsub0000<30>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_xor<30>
    SLICE_X0Y61.F4       net (fanout=1)        0.060   cpu0_ialu_mult_newOperand1_addsub0000<30>
    SLICE_X0Y61.X        Tilo                  0.692   cpu0_ialu_mult_newOperand1<30>
                                                       cpu0_ialu_mult_Mmux_newOperand1481
    MULT18X18_X0Y5.A13   net (fanout=2)        1.897   cpu0_ialu_mult_newOperand1<30>
    MULT18X18_X0Y5.P13   Tmult                 4.757   cpu0_ialu_mult_Mmult_combinedResult_submult_01
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_01
    SLICE_X3Y53.G1       net (fanout=1)        2.081   cpu0_ialu_mult_Mmult_combinedResult_submult_01_P_to_Adder_B_13
    SLICE_X3Y53.COUT     Topcyg                1.178   cpu0_ialu_mult_Mmult_combinedResult_submult_0_29
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_lut<30>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_31
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<31>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_33
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<33>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_35
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<35>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_37
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<37>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_39
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<39>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.Y        Tciny                 0.864   cpu0_ialu_mult_Mmult_combinedResult_submult_0_41
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_xor<42>
    SLICE_X7Y66.G2       net (fanout=1)        2.199   cpu0_ialu_mult_Mmult_combinedResult_submult_0_42
    SLICE_X7Y66.COUT     Topcyg                1.178   cpu0_ialu_mult_combinedResult<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_lut<42>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<44>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<44>
    SLICE_X7Y68.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<45>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<45>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<46>
    SLICE_X7Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<46>
    SLICE_X7Y69.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<47>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<47>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<48>
    SLICE_X7Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<48>
    SLICE_X7Y70.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<49>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<49>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<50>
    SLICE_X7Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<50>
    SLICE_X7Y71.Y        Tciny                 0.864   cpu0_ialu_mult_combinedResult<51>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<51>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_xor<52>
    SLICE_X5Y71.F2       net (fanout=2)        0.497   cpu0_ialu_mult_combinedResult<52>
    SLICE_X5Y71.COUT     Topcyf                1.195   cpu0_ialu_mult_convertedResult<52>
                                                       cpu0_ialu_mult_Madd_convertedResult_not0000<52>1_INV_0
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<52>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<53>
    SLICE_X5Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<53>
    SLICE_X5Y72.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<54>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<54>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<55>
    SLICE_X5Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<55>
    SLICE_X5Y73.Y        Tciny                 0.864   cpu0_ialu_mult_convertedResult<56>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<56>
                                                       cpu0_ialu_mult_Madd_convertedResult_xor<57>
    SLICE_X9Y78.G4       net (fanout=1)        0.887   cpu0_ialu_mult_convertedResult<57>
    SLICE_X9Y78.CLK      Tgck                  1.003   cpu0_ialu_Result2<25>
                                                       cpu0_ialu_Result2_mux0000<25>341_F
                                                       cpu0_ialu_Result2_mux0000<25>341
                                                       cpu0_ialu_Result2_25
    -------------------------------------------------  ---------------------------
    Total                                     29.229ns (16.415ns logic, 12.814ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op1_26 (FF)
  Destination:          cpu0_ialu_Result2_25 (FF)
  Requirement:          31.250ns
  Data Path Delay:      29.196ns (Levels of Logic = 22)
  Clock Path Skew:      -0.188ns (0.407 - 0.595)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op1_26 to cpu0_ialu_Result2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.XQ      Tcko                  0.591   cpu0_alu_op1<26>
                                                       cpu0_alu_op1_26
    SLICE_X1Y59.F2       net (fanout=55)       5.193   cpu0_alu_op1<26>
    SLICE_X1Y59.COUT     Topcyf                1.195   cpu0_ialu_mult_newOperand1_addsub0000<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_not0000<26>1_INV_0
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.COUT     Tbyp                  0.130   cpu0_ialu_mult_newOperand1_addsub0000<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.X        Tcinx                 0.604   cpu0_ialu_mult_newOperand1_addsub0000<30>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_xor<30>
    SLICE_X0Y61.F4       net (fanout=1)        0.060   cpu0_ialu_mult_newOperand1_addsub0000<30>
    SLICE_X0Y61.X        Tilo                  0.692   cpu0_ialu_mult_newOperand1<30>
                                                       cpu0_ialu_mult_Mmux_newOperand1481
    MULT18X18_X0Y5.A13   net (fanout=2)        1.897   cpu0_ialu_mult_newOperand1<30>
    MULT18X18_X0Y5.P13   Tmult                 4.757   cpu0_ialu_mult_Mmult_combinedResult_submult_01
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_01
    SLICE_X3Y53.G1       net (fanout=1)        2.081   cpu0_ialu_mult_Mmult_combinedResult_submult_01_P_to_Adder_B_13
    SLICE_X3Y53.COUT     Topcyg                1.178   cpu0_ialu_mult_Mmult_combinedResult_submult_0_29
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_lut<30>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_31
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<31>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_33
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<33>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_35
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<35>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_37
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<37>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_39
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<39>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.Y        Tciny                 0.864   cpu0_ialu_mult_Mmult_combinedResult_submult_0_41
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_xor<42>
    SLICE_X7Y66.G2       net (fanout=1)        2.199   cpu0_ialu_mult_Mmult_combinedResult_submult_0_42
    SLICE_X7Y66.COUT     Topcyg                1.178   cpu0_ialu_mult_combinedResult<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_lut<42>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<44>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<44>
    SLICE_X7Y68.Y        Tciny                 0.864   cpu0_ialu_mult_combinedResult<45>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<45>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_xor<46>
    SLICE_X5Y68.F2       net (fanout=2)        0.464   cpu0_ialu_mult_combinedResult<46>
    SLICE_X5Y68.COUT     Topcyf                1.195   cpu0_ialu_mult_convertedResult<46>
                                                       cpu0_ialu_mult_Madd_convertedResult_not0000<46>1_INV_0
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<46>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<47>
    SLICE_X5Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<47>
    SLICE_X5Y69.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<48>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<48>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<49>
    SLICE_X5Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<49>
    SLICE_X5Y70.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<50>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<50>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<51>
    SLICE_X5Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<51>
    SLICE_X5Y71.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<52>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<52>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<53>
    SLICE_X5Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<53>
    SLICE_X5Y72.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<54>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<54>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<55>
    SLICE_X5Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<55>
    SLICE_X5Y73.Y        Tciny                 0.864   cpu0_ialu_mult_convertedResult<56>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<56>
                                                       cpu0_ialu_mult_Madd_convertedResult_xor<57>
    SLICE_X9Y78.G4       net (fanout=1)        0.887   cpu0_ialu_mult_convertedResult<57>
    SLICE_X9Y78.CLK      Tgck                  1.003   cpu0_ialu_Result2<25>
                                                       cpu0_ialu_Result2_mux0000<25>341_F
                                                       cpu0_ialu_Result2_mux0000<25>341
                                                       cpu0_ialu_Result2_25
    -------------------------------------------------  ---------------------------
    Total                                     29.196ns (16.415ns logic, 12.781ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op1_26 (FF)
  Destination:          cpu0_ialu_Result2_25 (FF)
  Requirement:          31.250ns
  Data Path Delay:      29.164ns (Levels of Logic = 22)
  Clock Path Skew:      -0.188ns (0.407 - 0.595)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op1_26 to cpu0_ialu_Result2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.XQ      Tcko                  0.591   cpu0_alu_op1<26>
                                                       cpu0_alu_op1_26
    SLICE_X1Y59.F2       net (fanout=55)       5.193   cpu0_alu_op1<26>
    SLICE_X1Y59.COUT     Topcyf                1.195   cpu0_ialu_mult_newOperand1_addsub0000<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_not0000<26>1_INV_0
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.COUT     Tbyp                  0.130   cpu0_ialu_mult_newOperand1_addsub0000<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.X        Tcinx                 0.604   cpu0_ialu_mult_newOperand1_addsub0000<30>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_xor<30>
    SLICE_X0Y61.F4       net (fanout=1)        0.060   cpu0_ialu_mult_newOperand1_addsub0000<30>
    SLICE_X0Y61.X        Tilo                  0.692   cpu0_ialu_mult_newOperand1<30>
                                                       cpu0_ialu_mult_Mmux_newOperand1481
    MULT18X18_X0Y5.A13   net (fanout=2)        1.897   cpu0_ialu_mult_newOperand1<30>
    MULT18X18_X0Y5.P13   Tmult                 4.757   cpu0_ialu_mult_Mmult_combinedResult_submult_01
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_01
    SLICE_X3Y53.G1       net (fanout=1)        2.081   cpu0_ialu_mult_Mmult_combinedResult_submult_01_P_to_Adder_B_13
    SLICE_X3Y53.COUT     Topcyg                1.178   cpu0_ialu_mult_Mmult_combinedResult_submult_0_29
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_lut<30>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_31
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<31>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_33
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<33>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_35
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<35>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_37
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<37>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_39
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<39>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.Y        Tciny                 0.864   cpu0_ialu_mult_Mmult_combinedResult_submult_0_41
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_xor<42>
    SLICE_X7Y66.G2       net (fanout=1)        2.199   cpu0_ialu_mult_Mmult_combinedResult_submult_0_42
    SLICE_X7Y66.COUT     Topcyg                1.178   cpu0_ialu_mult_combinedResult<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_lut<42>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<44>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<44>
    SLICE_X7Y68.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<45>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<45>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<46>
    SLICE_X7Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<46>
    SLICE_X7Y69.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<47>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<47>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<48>
    SLICE_X7Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<48>
    SLICE_X7Y70.Y        Tciny                 0.864   cpu0_ialu_mult_combinedResult<49>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<49>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_xor<50>
    SLICE_X5Y70.F4       net (fanout=2)        0.432   cpu0_ialu_mult_combinedResult<50>
    SLICE_X5Y70.COUT     Topcyf                1.195   cpu0_ialu_mult_convertedResult<50>
                                                       cpu0_ialu_mult_Madd_convertedResult_not0000<50>1_INV_0
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<50>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<51>
    SLICE_X5Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<51>
    SLICE_X5Y71.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<52>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<52>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<53>
    SLICE_X5Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<53>
    SLICE_X5Y72.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<54>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<54>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<55>
    SLICE_X5Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<55>
    SLICE_X5Y73.Y        Tciny                 0.864   cpu0_ialu_mult_convertedResult<56>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<56>
                                                       cpu0_ialu_mult_Madd_convertedResult_xor<57>
    SLICE_X9Y78.G4       net (fanout=1)        0.887   cpu0_ialu_mult_convertedResult<57>
    SLICE_X9Y78.CLK      Tgck                  1.003   cpu0_ialu_Result2<25>
                                                       cpu0_ialu_Result2_mux0000<25>341_F
                                                       cpu0_ialu_Result2_mux0000<25>341
                                                       cpu0_ialu_Result2_25
    -------------------------------------------------  ---------------------------
    Total                                     29.164ns (16.415ns logic, 12.749ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_Result2_26 (SLICE_X9Y79.G2), 69874088 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op1_26 (FF)
  Destination:          cpu0_ialu_Result2_26 (FF)
  Requirement:          31.250ns
  Data Path Delay:      29.158ns (Levels of Logic = 23)
  Clock Path Skew:      -0.188ns (0.407 - 0.595)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op1_26 to cpu0_ialu_Result2_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.XQ      Tcko                  0.591   cpu0_alu_op1<26>
                                                       cpu0_alu_op1_26
    SLICE_X1Y59.F2       net (fanout=55)       5.193   cpu0_alu_op1<26>
    SLICE_X1Y59.COUT     Topcyf                1.195   cpu0_ialu_mult_newOperand1_addsub0000<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_not0000<26>1_INV_0
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.COUT     Tbyp                  0.130   cpu0_ialu_mult_newOperand1_addsub0000<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.X        Tcinx                 0.604   cpu0_ialu_mult_newOperand1_addsub0000<30>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_xor<30>
    SLICE_X0Y61.F4       net (fanout=1)        0.060   cpu0_ialu_mult_newOperand1_addsub0000<30>
    SLICE_X0Y61.X        Tilo                  0.692   cpu0_ialu_mult_newOperand1<30>
                                                       cpu0_ialu_mult_Mmux_newOperand1481
    MULT18X18_X0Y5.A13   net (fanout=2)        1.897   cpu0_ialu_mult_newOperand1<30>
    MULT18X18_X0Y5.P13   Tmult                 4.757   cpu0_ialu_mult_Mmult_combinedResult_submult_01
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_01
    SLICE_X3Y53.G1       net (fanout=1)        2.081   cpu0_ialu_mult_Mmult_combinedResult_submult_01_P_to_Adder_B_13
    SLICE_X3Y53.COUT     Topcyg                1.178   cpu0_ialu_mult_Mmult_combinedResult_submult_0_29
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_lut<30>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_31
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<31>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_33
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<33>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_35
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<35>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_37
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<37>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_39
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<39>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.Y        Tciny                 0.864   cpu0_ialu_mult_Mmult_combinedResult_submult_0_41
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_xor<42>
    SLICE_X7Y66.G2       net (fanout=1)        2.199   cpu0_ialu_mult_Mmult_combinedResult_submult_0_42
    SLICE_X7Y66.COUT     Topcyg                1.178   cpu0_ialu_mult_combinedResult<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_lut<42>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<44>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<44>
    SLICE_X7Y68.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<45>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<45>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<46>
    SLICE_X7Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<46>
    SLICE_X7Y69.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<47>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<47>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<48>
    SLICE_X7Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<48>
    SLICE_X7Y70.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<49>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<49>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<50>
    SLICE_X7Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<50>
    SLICE_X7Y71.Y        Tciny                 0.864   cpu0_ialu_mult_combinedResult<51>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<51>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_xor<52>
    SLICE_X5Y71.F2       net (fanout=2)        0.497   cpu0_ialu_mult_combinedResult<52>
    SLICE_X5Y71.COUT     Topcyf                1.195   cpu0_ialu_mult_convertedResult<52>
                                                       cpu0_ialu_mult_Madd_convertedResult_not0000<52>1_INV_0
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<52>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<53>
    SLICE_X5Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<53>
    SLICE_X5Y72.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<54>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<54>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<55>
    SLICE_X5Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<55>
    SLICE_X5Y73.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<56>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<56>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<57>
    SLICE_X5Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<57>
    SLICE_X5Y74.X        Tcinx                 0.604   cpu0_ialu_mult_convertedResult<58>
                                                       cpu0_ialu_mult_Madd_convertedResult_xor<58>
    SLICE_X9Y79.G2       net (fanout=1)        0.946   cpu0_ialu_mult_convertedResult<58>
    SLICE_X9Y79.CLK      Tgck                  1.003   cpu0_ialu_Result2<26>
                                                       cpu0_ialu_Result2_mux0000<26>341_F
                                                       cpu0_ialu_Result2_mux0000<26>341
                                                       cpu0_ialu_Result2_26
    -------------------------------------------------  ---------------------------
    Total                                     29.158ns (16.285ns logic, 12.873ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op1_26 (FF)
  Destination:          cpu0_ialu_Result2_26 (FF)
  Requirement:          31.250ns
  Data Path Delay:      29.125ns (Levels of Logic = 23)
  Clock Path Skew:      -0.188ns (0.407 - 0.595)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op1_26 to cpu0_ialu_Result2_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.XQ      Tcko                  0.591   cpu0_alu_op1<26>
                                                       cpu0_alu_op1_26
    SLICE_X1Y59.F2       net (fanout=55)       5.193   cpu0_alu_op1<26>
    SLICE_X1Y59.COUT     Topcyf                1.195   cpu0_ialu_mult_newOperand1_addsub0000<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_not0000<26>1_INV_0
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.COUT     Tbyp                  0.130   cpu0_ialu_mult_newOperand1_addsub0000<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.X        Tcinx                 0.604   cpu0_ialu_mult_newOperand1_addsub0000<30>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_xor<30>
    SLICE_X0Y61.F4       net (fanout=1)        0.060   cpu0_ialu_mult_newOperand1_addsub0000<30>
    SLICE_X0Y61.X        Tilo                  0.692   cpu0_ialu_mult_newOperand1<30>
                                                       cpu0_ialu_mult_Mmux_newOperand1481
    MULT18X18_X0Y5.A13   net (fanout=2)        1.897   cpu0_ialu_mult_newOperand1<30>
    MULT18X18_X0Y5.P13   Tmult                 4.757   cpu0_ialu_mult_Mmult_combinedResult_submult_01
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_01
    SLICE_X3Y53.G1       net (fanout=1)        2.081   cpu0_ialu_mult_Mmult_combinedResult_submult_01_P_to_Adder_B_13
    SLICE_X3Y53.COUT     Topcyg                1.178   cpu0_ialu_mult_Mmult_combinedResult_submult_0_29
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_lut<30>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_31
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<31>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_33
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<33>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_35
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<35>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_37
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<37>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_39
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<39>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.Y        Tciny                 0.864   cpu0_ialu_mult_Mmult_combinedResult_submult_0_41
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_xor<42>
    SLICE_X7Y66.G2       net (fanout=1)        2.199   cpu0_ialu_mult_Mmult_combinedResult_submult_0_42
    SLICE_X7Y66.COUT     Topcyg                1.178   cpu0_ialu_mult_combinedResult<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_lut<42>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<44>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<44>
    SLICE_X7Y68.Y        Tciny                 0.864   cpu0_ialu_mult_combinedResult<45>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<45>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_xor<46>
    SLICE_X5Y68.F2       net (fanout=2)        0.464   cpu0_ialu_mult_combinedResult<46>
    SLICE_X5Y68.COUT     Topcyf                1.195   cpu0_ialu_mult_convertedResult<46>
                                                       cpu0_ialu_mult_Madd_convertedResult_not0000<46>1_INV_0
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<46>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<47>
    SLICE_X5Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<47>
    SLICE_X5Y69.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<48>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<48>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<49>
    SLICE_X5Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<49>
    SLICE_X5Y70.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<50>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<50>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<51>
    SLICE_X5Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<51>
    SLICE_X5Y71.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<52>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<52>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<53>
    SLICE_X5Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<53>
    SLICE_X5Y72.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<54>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<54>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<55>
    SLICE_X5Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<55>
    SLICE_X5Y73.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<56>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<56>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<57>
    SLICE_X5Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<57>
    SLICE_X5Y74.X        Tcinx                 0.604   cpu0_ialu_mult_convertedResult<58>
                                                       cpu0_ialu_mult_Madd_convertedResult_xor<58>
    SLICE_X9Y79.G2       net (fanout=1)        0.946   cpu0_ialu_mult_convertedResult<58>
    SLICE_X9Y79.CLK      Tgck                  1.003   cpu0_ialu_Result2<26>
                                                       cpu0_ialu_Result2_mux0000<26>341_F
                                                       cpu0_ialu_Result2_mux0000<26>341
                                                       cpu0_ialu_Result2_26
    -------------------------------------------------  ---------------------------
    Total                                     29.125ns (16.285ns logic, 12.840ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op1_26 (FF)
  Destination:          cpu0_ialu_Result2_26 (FF)
  Requirement:          31.250ns
  Data Path Delay:      29.096ns (Levels of Logic = 23)
  Clock Path Skew:      -0.188ns (0.407 - 0.595)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op1_26 to cpu0_ialu_Result2_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.XQ      Tcko                  0.591   cpu0_alu_op1<26>
                                                       cpu0_alu_op1_26
    SLICE_X1Y59.F2       net (fanout=55)       5.193   cpu0_alu_op1<26>
    SLICE_X1Y59.COUT     Topcyf                1.195   cpu0_ialu_mult_newOperand1_addsub0000<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_not0000<26>1_INV_0
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.COUT     Tbyp                  0.130   cpu0_ialu_mult_newOperand1_addsub0000<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.X        Tcinx                 0.604   cpu0_ialu_mult_newOperand1_addsub0000<30>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_xor<30>
    SLICE_X0Y61.F4       net (fanout=1)        0.060   cpu0_ialu_mult_newOperand1_addsub0000<30>
    SLICE_X0Y61.X        Tilo                  0.692   cpu0_ialu_mult_newOperand1<30>
                                                       cpu0_ialu_mult_Mmux_newOperand1481
    MULT18X18_X0Y5.A13   net (fanout=2)        1.897   cpu0_ialu_mult_newOperand1<30>
    MULT18X18_X0Y5.P13   Tmult                 4.757   cpu0_ialu_mult_Mmult_combinedResult_submult_01
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_01
    SLICE_X3Y53.G1       net (fanout=1)        2.081   cpu0_ialu_mult_Mmult_combinedResult_submult_01_P_to_Adder_B_13
    SLICE_X3Y53.COUT     Topcyg                1.178   cpu0_ialu_mult_Mmult_combinedResult_submult_0_29
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_lut<30>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_31
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<31>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_33
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<33>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_35
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<35>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_37
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<37>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_39
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<39>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.Y        Tciny                 0.864   cpu0_ialu_mult_Mmult_combinedResult_submult_0_41
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_xor<42>
    SLICE_X7Y66.G2       net (fanout=1)        2.199   cpu0_ialu_mult_Mmult_combinedResult_submult_0_42
    SLICE_X7Y66.COUT     Topcyg                1.178   cpu0_ialu_mult_combinedResult<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_lut<42>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<44>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<44>
    SLICE_X7Y68.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<45>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<45>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<46>
    SLICE_X7Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<46>
    SLICE_X7Y69.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<47>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<47>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<48>
    SLICE_X7Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<48>
    SLICE_X7Y70.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<49>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<49>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<50>
    SLICE_X7Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<50>
    SLICE_X7Y71.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<51>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<51>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<52>
    SLICE_X7Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<52>
    SLICE_X7Y72.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<53>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<53>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<54>
    SLICE_X7Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<54>
    SLICE_X7Y73.Y        Tciny                 0.864   cpu0_ialu_mult_combinedResult<55>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<55>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_xor<56>
    SLICE_X5Y73.F2       net (fanout=2)        0.435   cpu0_ialu_mult_combinedResult<56>
    SLICE_X5Y73.COUT     Topcyf                1.195   cpu0_ialu_mult_convertedResult<56>
                                                       cpu0_ialu_mult_Madd_convertedResult_not0000<56>1_INV_0
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<56>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<57>
    SLICE_X5Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<57>
    SLICE_X5Y74.X        Tcinx                 0.604   cpu0_ialu_mult_convertedResult<58>
                                                       cpu0_ialu_mult_Madd_convertedResult_xor<58>
    SLICE_X9Y79.G2       net (fanout=1)        0.946   cpu0_ialu_mult_convertedResult<58>
    SLICE_X9Y79.CLK      Tgck                  1.003   cpu0_ialu_Result2<26>
                                                       cpu0_ialu_Result2_mux0000<26>341_F
                                                       cpu0_ialu_Result2_mux0000<26>341
                                                       cpu0_ialu_Result2_26
    -------------------------------------------------  ---------------------------
    Total                                     29.096ns (16.285ns logic, 12.811ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_Result2_19 (SLICE_X10Y79.G1), 39663208 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op1_26 (FF)
  Destination:          cpu0_ialu_Result2_19 (FF)
  Requirement:          31.250ns
  Data Path Delay:      29.045ns (Levels of Logic = 19)
  Clock Path Skew:      -0.174ns (0.421 - 0.595)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op1_26 to cpu0_ialu_Result2_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.XQ      Tcko                  0.591   cpu0_alu_op1<26>
                                                       cpu0_alu_op1_26
    SLICE_X1Y59.F2       net (fanout=55)       5.193   cpu0_alu_op1<26>
    SLICE_X1Y59.COUT     Topcyf                1.195   cpu0_ialu_mult_newOperand1_addsub0000<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_not0000<26>1_INV_0
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.COUT     Tbyp                  0.130   cpu0_ialu_mult_newOperand1_addsub0000<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.X        Tcinx                 0.604   cpu0_ialu_mult_newOperand1_addsub0000<30>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_xor<30>
    SLICE_X0Y61.F4       net (fanout=1)        0.060   cpu0_ialu_mult_newOperand1_addsub0000<30>
    SLICE_X0Y61.X        Tilo                  0.692   cpu0_ialu_mult_newOperand1<30>
                                                       cpu0_ialu_mult_Mmux_newOperand1481
    MULT18X18_X0Y5.A13   net (fanout=2)        1.897   cpu0_ialu_mult_newOperand1<30>
    MULT18X18_X0Y5.P13   Tmult                 4.757   cpu0_ialu_mult_Mmult_combinedResult_submult_01
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_01
    SLICE_X3Y53.G1       net (fanout=1)        2.081   cpu0_ialu_mult_Mmult_combinedResult_submult_01_P_to_Adder_B_13
    SLICE_X3Y53.COUT     Topcyg                1.178   cpu0_ialu_mult_Mmult_combinedResult_submult_0_29
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_lut<30>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_31
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<31>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_33
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<33>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_35
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<35>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_37
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<37>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_39
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<39>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.Y        Tciny                 0.864   cpu0_ialu_mult_Mmult_combinedResult_submult_0_41
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_xor<42>
    SLICE_X7Y66.G2       net (fanout=1)        2.199   cpu0_ialu_mult_Mmult_combinedResult_submult_0_42
    SLICE_X7Y66.COUT     Topcyg                1.178   cpu0_ialu_mult_combinedResult<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_lut<42>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<44>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<44>
    SLICE_X7Y68.Y        Tciny                 0.864   cpu0_ialu_mult_combinedResult<45>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<45>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_xor<46>
    SLICE_X5Y68.F2       net (fanout=2)        0.464   cpu0_ialu_mult_combinedResult<46>
    SLICE_X5Y68.COUT     Topcyf                1.195   cpu0_ialu_mult_convertedResult<46>
                                                       cpu0_ialu_mult_Madd_convertedResult_not0000<46>1_INV_0
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<46>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<47>
    SLICE_X5Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<47>
    SLICE_X5Y69.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<48>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<48>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<49>
    SLICE_X5Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<49>
    SLICE_X5Y70.Y        Tciny                 0.864   cpu0_ialu_mult_convertedResult<50>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<50>
                                                       cpu0_ialu_mult_Madd_convertedResult_xor<51>
    SLICE_X10Y79.G1      net (fanout=1)        1.032   cpu0_ialu_mult_convertedResult<51>
    SLICE_X10Y79.CLK     Tgck                  1.097   cpu0_ialu_Result2<19>
                                                       cpu0_ialu_Result2_mux0000<19>341_F
                                                       cpu0_ialu_Result2_mux0000<19>341
                                                       cpu0_ialu_Result2_19
    -------------------------------------------------  ---------------------------
    Total                                     29.045ns (16.119ns logic, 12.926ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op1_26 (FF)
  Destination:          cpu0_ialu_Result2_19 (FF)
  Requirement:          31.250ns
  Data Path Delay:      28.967ns (Levels of Logic = 19)
  Clock Path Skew:      -0.174ns (0.421 - 0.595)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op1_26 to cpu0_ialu_Result2_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.XQ      Tcko                  0.591   cpu0_alu_op1<26>
                                                       cpu0_alu_op1_26
    SLICE_X1Y59.F2       net (fanout=55)       5.193   cpu0_alu_op1<26>
    SLICE_X1Y59.COUT     Topcyf                1.195   cpu0_ialu_mult_newOperand1_addsub0000<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_not0000<26>1_INV_0
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.COUT     Tbyp                  0.130   cpu0_ialu_mult_newOperand1_addsub0000<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.X        Tcinx                 0.604   cpu0_ialu_mult_newOperand1_addsub0000<30>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_xor<30>
    SLICE_X0Y61.F4       net (fanout=1)        0.060   cpu0_ialu_mult_newOperand1_addsub0000<30>
    SLICE_X0Y61.X        Tilo                  0.692   cpu0_ialu_mult_newOperand1<30>
                                                       cpu0_ialu_mult_Mmux_newOperand1481
    MULT18X18_X0Y5.A13   net (fanout=2)        1.897   cpu0_ialu_mult_newOperand1<30>
    MULT18X18_X0Y5.P13   Tmult                 4.757   cpu0_ialu_mult_Mmult_combinedResult_submult_01
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_01
    SLICE_X3Y53.G1       net (fanout=1)        2.081   cpu0_ialu_mult_Mmult_combinedResult_submult_01_P_to_Adder_B_13
    SLICE_X3Y53.COUT     Topcyg                1.178   cpu0_ialu_mult_Mmult_combinedResult_submult_0_29
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_lut<30>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_31
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<31>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_33
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<33>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_35
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<35>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_37
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<37>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_39
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<39>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.Y        Tciny                 0.864   cpu0_ialu_mult_Mmult_combinedResult_submult_0_41
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_xor<42>
    SLICE_X7Y66.G2       net (fanout=1)        2.199   cpu0_ialu_mult_Mmult_combinedResult_submult_0_42
    SLICE_X7Y66.COUT     Topcyg                1.178   cpu0_ialu_mult_combinedResult<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_lut<42>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<44>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<44>
    SLICE_X7Y68.COUT     Tbyp                  0.130   cpu0_ialu_mult_combinedResult<45>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<45>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<46>
    SLICE_X7Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<46>
    SLICE_X7Y69.Y        Tciny                 0.864   cpu0_ialu_mult_combinedResult<47>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<47>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_xor<48>
    SLICE_X5Y69.F4       net (fanout=2)        0.386   cpu0_ialu_mult_combinedResult<48>
    SLICE_X5Y69.COUT     Topcyf                1.195   cpu0_ialu_mult_convertedResult<48>
                                                       cpu0_ialu_mult_Madd_convertedResult_not0000<48>1_INV_0
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<48>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<49>
    SLICE_X5Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<49>
    SLICE_X5Y70.Y        Tciny                 0.864   cpu0_ialu_mult_convertedResult<50>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<50>
                                                       cpu0_ialu_mult_Madd_convertedResult_xor<51>
    SLICE_X10Y79.G1      net (fanout=1)        1.032   cpu0_ialu_mult_convertedResult<51>
    SLICE_X10Y79.CLK     Tgck                  1.097   cpu0_ialu_Result2<19>
                                                       cpu0_ialu_Result2_mux0000<19>341_F
                                                       cpu0_ialu_Result2_mux0000<19>341
                                                       cpu0_ialu_Result2_19
    -------------------------------------------------  ---------------------------
    Total                                     28.967ns (16.119ns logic, 12.848ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op1_26 (FF)
  Destination:          cpu0_ialu_Result2_19 (FF)
  Requirement:          31.250ns
  Data Path Delay:      28.938ns (Levels of Logic = 19)
  Clock Path Skew:      -0.174ns (0.421 - 0.595)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op1_26 to cpu0_ialu_Result2_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.XQ      Tcko                  0.591   cpu0_alu_op1<26>
                                                       cpu0_alu_op1_26
    SLICE_X1Y59.F2       net (fanout=55)       5.193   cpu0_alu_op1<26>
    SLICE_X1Y59.COUT     Topcyf                1.195   cpu0_ialu_mult_newOperand1_addsub0000<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_not0000<26>1_INV_0
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<26>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<27>
    SLICE_X1Y60.COUT     Tbyp                  0.130   cpu0_ialu_mult_newOperand1_addsub0000<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<28>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_newOperand1_addsub0000_cy<29>
    SLICE_X1Y61.X        Tcinx                 0.604   cpu0_ialu_mult_newOperand1_addsub0000<30>
                                                       cpu0_ialu_mult_Madd_newOperand1_addsub0000_xor<30>
    SLICE_X0Y61.F4       net (fanout=1)        0.060   cpu0_ialu_mult_newOperand1_addsub0000<30>
    SLICE_X0Y61.X        Tilo                  0.692   cpu0_ialu_mult_newOperand1<30>
                                                       cpu0_ialu_mult_Mmux_newOperand1481
    MULT18X18_X0Y5.A13   net (fanout=2)        1.897   cpu0_ialu_mult_newOperand1<30>
    MULT18X18_X0Y5.P13   Tmult                 4.757   cpu0_ialu_mult_Mmult_combinedResult_submult_01
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_01
    SLICE_X3Y53.G1       net (fanout=1)        2.081   cpu0_ialu_mult_Mmult_combinedResult_submult_01_P_to_Adder_B_13
    SLICE_X3Y53.COUT     Topcyg                1.178   cpu0_ialu_mult_Mmult_combinedResult_submult_0_29
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_lut<30>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X3Y54.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_31
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<31>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X3Y55.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_33
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<33>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X3Y56.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_35
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<35>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X3Y57.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_37
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<37>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X3Y58.COUT     Tbyp                  0.130   cpu0_ialu_mult_Mmult_combinedResult_submult_0_39
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<39>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X3Y59.Y        Tciny                 0.864   cpu0_ialu_mult_Mmult_combinedResult_submult_0_41
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_cy<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_submult_00_Madd_xor<42>
    SLICE_X7Y66.G2       net (fanout=1)        2.199   cpu0_ialu_mult_Mmult_combinedResult_submult_0_42
    SLICE_X7Y66.COUT     Topcyg                1.178   cpu0_ialu_mult_combinedResult<41>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_lut<42>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<42>
    SLICE_X7Y67.Y        Tciny                 0.864   cpu0_ialu_mult_combinedResult<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_cy<43>
                                                       cpu0_ialu_mult_Mmult_combinedResult_Madd_xor<44>
    SLICE_X5Y67.F4       net (fanout=2)        0.357   cpu0_ialu_mult_combinedResult<44>
    SLICE_X5Y67.COUT     Topcyf                1.195   cpu0_ialu_mult_convertedResult<44>
                                                       cpu0_ialu_mult_Madd_convertedResult_not0000<44>1_INV_0
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<44>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<45>
    SLICE_X5Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<45>
    SLICE_X5Y68.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<46>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<46>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<47>
    SLICE_X5Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<47>
    SLICE_X5Y69.COUT     Tbyp                  0.130   cpu0_ialu_mult_convertedResult<48>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<48>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<49>
    SLICE_X5Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_mult_Madd_convertedResult_cy<49>
    SLICE_X5Y70.Y        Tciny                 0.864   cpu0_ialu_mult_convertedResult<50>
                                                       cpu0_ialu_mult_Madd_convertedResult_cy<50>
                                                       cpu0_ialu_mult_Madd_convertedResult_xor<51>
    SLICE_X10Y79.G1      net (fanout=1)        1.032   cpu0_ialu_mult_convertedResult<51>
    SLICE_X10Y79.CLK     Tgck                  1.097   cpu0_ialu_Result2<19>
                                                       cpu0_ialu_Result2_mux0000<19>341_F
                                                       cpu0_ialu_Result2_mux0000<19>341
                                                       cpu0_ialu_Result2_19
    -------------------------------------------------  ---------------------------
    Total                                     28.938ns (16.119ns logic, 12.819ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar10.SLICEM_F (SLICE_X42Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_11 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.313 - 0.250)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_11 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y30.XQ      Tcko                  0.473   mcs0/U0/iomodule_0/write_data<11>
                                                       mcs0/U0/iomodule_0/write_data_11
    SLICE_X42Y30.BY      net (fanout=3)        0.419   mcs0/U0/iomodule_0/write_data<11>
    SLICE_X42Y30.CLK     Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<9>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.347ns logic, 0.419ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar10.SLICEM_G (SLICE_X42Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_11 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.313 - 0.250)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_11 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y30.XQ      Tcko                  0.473   mcs0/U0/iomodule_0/write_data<11>
                                                       mcs0/U0/iomodule_0/write_data_11
    SLICE_X42Y30.BY      net (fanout=3)        0.419   mcs0/U0/iomodule_0/write_data<11>
    SLICE_X42Y30.CLK     Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<9>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.347ns logic, 0.419ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar9.SLICEM_F (SLICE_X42Y29.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.705ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_10 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.051 - 0.043)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_10 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y29.XQ      Tcko                  0.473   mcs0/U0/iomodule_0/write_data<10>
                                                       mcs0/U0/iomodule_0/write_data_10
    SLICE_X42Y29.BY      net (fanout=3)        0.366   mcs0/U0/iomodule_0/write_data<10>
    SLICE_X42Y29.CLK     Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<8>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.347ns logic, 0.366ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   20.138|   29.417|   18.209|   24.043|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1224618258 paths, 0 nets, and 28233 connections

Design statistics:
   Minimum period:  58.834ns{1}   (Maximum frequency:  16.997MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 13 20:39:39 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



