`timescale 1ns / 1ps

module VGA_CAM1(
    input  logic clk,
    input  logic reset,

    // GAME
    input  logic capture,

    // cam
    output logic       xclk,
    input  logic       pclk,
    input  logic       href,
    input  logic       vsync,
    input  logic [7:0] pdata,

    output logic       h_sync,
    output logic       v_sync,
    output logic [3:0] port_red,
    output logic [3:0] port_green,
    output logic [3:0] port_blue,

    output logic scl,
    inout  logic sda,

    input  logic uart_rx,
    output logic uart_tx
);

    logic [9:0] x_pixel;
    logic [9:0] y_pixel;
    logic de;

    logic [$clog2(320*240)-1:0] imgPxlAddr;
    logic [15:0] imgPxlData;

    logic we;
    logic [$clog2(320*240)-1:0] wAddr;
    logic [15:0] wData;

    logic we_cap;
    logic done_cap;
    logic [$clog2(80*110)-1:0] wAddr_cap;
    logic [11:0] wData_cap;
    logic [$clog2(80*110)-1:0] rAddr_cap;
    logic [11:0] rData_cap;

    logic clk_100M, clk_25M, rclk;

    assign xclk = clk_25M;

    clk_wiz_0 clk_div(
        .clk_100M(clk_100M),
        .clk_25M(clk_25M),
        .reset(reset),
        .clk_in1(clk)
    );
    OV7670_SCCB_Controller U_SCCB_Data_Ctrl(
        .clk(clk_100M),
        .reset(reset),
        .scl(scl),
        .sda(sda)
    );
    VGA_Decoder U_VGA_Decoder(
        .clk(clk_100M),
        .reset(reset),
        .rclk(rclk),
        .h_sync(h_sync),
        .v_sync(v_sync),
        .x_pixel(x_pixel),
        .y_pixel(y_pixel),
        .de(de)
    );

    OV7670MemController U_OV7670MemController(
        .pclk(pclk),
        .reset(reset),
        .href(href),
        .vsync(vsync),
        .pdata(pdata),
        .we(we),
        .wAddr(wAddr),
        .wData(wData)
    );
    frameBuffer_CAM1 U_FrameBuffer (
        .wclk(pclk),
        .we(we),
        .wAddr(wAddr),
        .wData(wData),
        .rclk(rclk),
        .rAddr(imgPxlAddr),
        .rData(imgPxlData),
        .wclk_cap(rclk),
        .we_cap(we_cap),
        .wAddr_cap(wAddr_cap),
        .wData_cap(wData_cap),
        .rclk_cap(clk_100M),
        .rAddr_cap(rAddr_cap),
        .rData_cap(rData_cap)
    );
    frameCapture U_frameCapture(
        .clk(rclk),
        .reset(reset),
        .capture(capture),
        .x_pixel_VGA(x_pixel),
        .y_pixel_VGA(y_pixel),
        .imgPxlData(imgPxlData),
        .imgPxlAddr(imgPxlAddr),
        .wData_cap(wData_cap),
        .wAddr_cap(wAddr_cap),
        .we_cap(we_cap),
        .done_cap(done_cap),
        .RGBport({port_red, port_green, port_blue})
    );
    uart U_uart(
        .clk(clk_100M),
        .reset(reset),
        .uart_rx(uart_rx),
        .uart_tx(uart_tx),
        .done_cap(done_cap),
        .rData_cap(rData_cap),
        .rAddr_cap(rAddr_cap)
    );
endmodule