
---------- Begin Simulation Statistics ----------
final_tick                                59583134500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 297231                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698608                       # Number of bytes of host memory used
host_op_rate                                   300509                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   336.44                       # Real time elapsed on the host
host_tick_rate                              177099479                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059583                       # Number of seconds simulated
sim_ticks                                 59583134500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.207653                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4082211                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4847791                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352124                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5087821                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102865                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676156                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573291                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6496193                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  314158                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37627                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.191663                       # CPI: cycles per instruction
system.cpu.discardedOps                        963771                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48885345                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40562452                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6265176                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3262768                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.839164                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        119166269                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       115903501                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10358                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          285                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        76471                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  59583134500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3060                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7298                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7298                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3060                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        20716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       331456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  331456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10358                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10358    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10358                       # Request fanout histogram
system.membus.respLayer1.occupancy           34158000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            12444000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  59583134500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             10612                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        31713                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2750                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30163                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3733                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6879                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       107030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                117246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       207456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2200160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2407616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            40775                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007357                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.085460                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  40475     99.26%     99.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    300      0.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              40775                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           55467000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          37045493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3733000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  59583134500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 1601                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                28809                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30410                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1601                       # number of overall hits
system.l2.overall_hits::.cpu.data               28809                       # number of overall hits
system.l2.overall_hits::total                   30410                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2132                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8233                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10365                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2132                       # number of overall misses
system.l2.overall_misses::.cpu.data              8233                       # number of overall misses
system.l2.overall_misses::total                 10365                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    161548000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    629596500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        791144500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    161548000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    629596500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       791144500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3733                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            37042                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40775                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3733                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           37042                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40775                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.571122                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.222261                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.254200                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.571122                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.222261                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.254200                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75772.983114                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76472.306571                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76328.461167                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75772.983114                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76472.306571                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76328.461167                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10358                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10358                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    140228000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    546889000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    687117000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    140228000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    546889000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    687117000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.571122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.222072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.254028                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.571122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.222072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.254028                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65772.983114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66482.980793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66336.841089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65772.983114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66482.980793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66336.841089                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        31713                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            31713                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        31713                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        31713                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2635                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2635                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2635                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2635                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             22865                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22865                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7298                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7298                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    554791000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     554791000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         30163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.241952                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.241952                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76019.594409                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76019.594409                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         7298                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7298                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    481811000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    481811000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.241952                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.241952                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66019.594409                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66019.594409                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    161548000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    161548000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3733                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3733                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.571122                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.571122                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75772.983114                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75772.983114                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2132                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2132                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    140228000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    140228000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.571122                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.571122                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65772.983114                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65772.983114                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     74805500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     74805500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.135921                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.135921                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80005.882353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80005.882353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          928                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          928                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     65078000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     65078000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.134903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.134903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70127.155172                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70127.155172                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  59583134500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9924.347224                       # Cycle average of tags in use
system.l2.tags.total_refs                       76179                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10358                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.354605                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2116.650331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7807.696893                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.032298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.119136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.151434                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10358                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10356                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.158051                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    619846                       # Number of tag accesses
system.l2.tags.data_accesses                   619846                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59583134500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          68224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         263232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             331456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        68224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68224                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10358                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1145022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4417894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5562916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1145022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1145022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1145022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4417894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5562916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000600500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36009                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10358                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10358                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     68157500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   51790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               262370000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6580.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25330.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8706                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 10358                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    401.278450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   277.743349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.788748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          283     17.13%     17.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          359     21.73%     38.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          118      7.14%     46.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          514     31.11%     77.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      2.00%     79.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      1.27%     80.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      1.76%     82.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      1.76%     83.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          266     16.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1652                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 662912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  331456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        11.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   56269765500                       # Total gap between requests
system.mem_ctrls.avgGap                    5432493.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        68224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       263232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1145022.002828669501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4417894.463071593083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2132                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8226                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     53003500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    209366500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24860.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25451.80                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    84.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5754840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3058770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            38213280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4703225280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1826099880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21342155520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27918507570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        468.563928                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  55467247250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1989520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2126367250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6040440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3210570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            35742840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4703225280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1716189630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21434711520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27899120280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        468.238546                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  55709392250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1989520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1884222250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     59583134500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59583134500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     20286657                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20286657                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20286657                       # number of overall hits
system.cpu.icache.overall_hits::total        20286657                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3733                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3733                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3733                       # number of overall misses
system.cpu.icache.overall_misses::total          3733                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    187818000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    187818000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    187818000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    187818000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20290390                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20290390                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20290390                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20290390                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50312.885079                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50312.885079                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50312.885079                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50312.885079                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2750                       # number of writebacks
system.cpu.icache.writebacks::total              2750                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3733                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3733                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3733                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3733                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    184085000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    184085000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    184085000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    184085000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000184                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000184                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000184                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000184                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49312.885079                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49312.885079                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49312.885079                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49312.885079                       # average overall mshr miss latency
system.cpu.icache.replacements                   2750                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20286657                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20286657                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3733                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3733                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    187818000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    187818000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20290390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20290390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50312.885079                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50312.885079                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3733                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3733                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    184085000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    184085000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49312.885079                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49312.885079                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59583134500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           981.462348                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20290390                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3733                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5435.411197                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   981.462348                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          983                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          962                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.959961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40584513                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40584513                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  59583134500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59583134500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59583134500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43874632                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43874632                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43883211                       # number of overall hits
system.cpu.dcache.overall_hits::total        43883211                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        44758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          44758                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        44891                       # number of overall misses
system.cpu.dcache.overall_misses::total         44891                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1421775500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1421775500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1421775500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1421775500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43919390                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43919390                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43928102                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43928102                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001019                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001019                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001022                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001022                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31765.840744                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31765.840744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31671.727072                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31671.727072                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          653                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   108.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        31713                       # number of writebacks
system.cpu.dcache.writebacks::total             31713                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7849                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7849                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7849                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7849                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        36909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        37041                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        37041                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    977929000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    977929000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    988190000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    988190000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000840                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000840                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000843                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000843                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26495.678561                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26495.678561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26678.275425                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26678.275425                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32946                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37591605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37591605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6865                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6865                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    152949500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    152949500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37598470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37598470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000183                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22279.606701                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22279.606701                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6746                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6746                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    137385000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    137385000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000179                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20365.401720                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20365.401720                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6283027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6283027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        37893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1268826000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1268826000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33484.443037                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33484.443037                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7730                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7730                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        30163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    840544000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    840544000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004772                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004772                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27866.724132                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27866.724132                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8579                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8579                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          133                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          133                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8712                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8712                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.015266                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015266                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          132                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          132                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10261000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10261000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.015152                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.015152                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77734.848485                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77734.848485                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        76000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        76000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        76000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        76000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        75000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        75000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59583134500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4012.771336                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43920584                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             37042                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1185.696885                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4012.771336                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979681                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979681                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1482                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1371                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         351464514                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        351464514                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  59583134500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59583134500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
