Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Sep  6 10:50:33 2022
| Host         : lbo-portable running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   439 |
|    Minimum number of control sets                        |   439 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1404 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   439 |
| >= 0 to < 4        |    75 |
| >= 4 to < 6        |    89 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    58 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    35 |
| >= 14 to < 16      |     7 |
| >= 16              |   156 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             692 |          307 |
| No           | No                    | Yes                    |              96 |           32 |
| No           | Yes                   | No                     |            1780 |          769 |
| Yes          | No                    | No                     |            2158 |          740 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            5598 |         1757 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                                                                                                         Enable Signal                                                                                                        |                                                                                                        Set/Reset Signal                                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                      | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                                   |                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                                   |                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                                   |                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                                   |                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                                   |                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0BoundarySplitter/writeResponseQueue/maybe_full_2                                                                                                                                         |                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1BoundarySplitter/writeResponseQueue/maybe_full_2                                                                                                                                         |                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift                                                                                                   |                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift                                                                                                   |                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift                                                                                                   |                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift                   |                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift                   |                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/acc_io_control_q/enq_ptr_value_reg_3                                                                                                                                                      | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                           | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                              | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                          | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                         | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/axi_dma_0/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                      | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/router/accWriteDataMux/do_deq                                                                                                                                                             | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                        | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/clock_39[0]                                                                                                                                                           | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                               |                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                             | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/acc_io_control_q/E[0]                                                                                                                                                                     | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/maybe_full                                                                                                                                                                  | system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/enq_ptr_value[3]_i_1__3_n_0                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                      | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                      | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                      | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                              | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                         | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                                                | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                  |                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                           | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                           | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                             | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                               |                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                      | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/deq_ptr_value[0]_i_1__0_n_0                                                                                                                                              | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/deq_ptr_value_reg[3]_0                                                                                                                                                   | system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/deq_ptr_value[0]_i_1__6_n_0                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/output_/maybe_full_reg_0                                                                                                                                                           |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/output_/reset_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/output_/enq_3                                                                                                                                                                      |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/tensil_DPU_0/inst/tcu/tcu/acc/acc/writeEnqueuer/enq_3                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/tensil_DPU_0/inst/tcu/tcu/acc/acc/accEnqueuer/enq_3                                                                                                                                                                  |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                                                | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/array/arrayPropagationCountdown[3]_i_1_n_0                                                                                                                                                | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                              | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                         | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                      | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/sel_0                                                                                                                                                                    | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/enq_3                                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/clock_37[0]                                                                                                                                                           | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                      | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/enq_ptr_value_reg_1                                                                                                                                                    | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                          | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/do_enq__0_0                                                                                                                                                            |                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                           | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                         | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                                         | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/enq_ptr_value_reg_0[0]                                                                                                                                                 | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                  |                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                        | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1_n_0                                                                                          |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                   | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                         |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                   | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                         |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                               | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                            | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              5 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                            | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                        | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1_n_0                                                                                          |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                            | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                      | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                      | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              5 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                       |                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                            | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                               | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift                                                                       |                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                   | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                         |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                   | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                         |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.load_mesg                                                                         |                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                            | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                3 |              5 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/enq_4                                                                                                                                                                  |                3 |              5 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                              | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                               |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                            | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                        | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1_n_0                                                                                          |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                     | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1__0_n_0                                                                                       |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.load_mesg                                                                         |                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift                                                                       |                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                     | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1__0_n_0                                                                                       |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                            | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                3 |              5 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                   | system_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                         |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                              | system_i/smartconnect_3/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                          |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                         |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                              | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                     | system_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                              | system_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | system_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                          |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                              | system_i/smartconnect_2/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[6]_i_1_n_0                                                                                                   | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              7 |         2.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/cmnds_queued_reg_0                                                                              | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                               |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1Converter/serCounter/counter/counter_io_value_ready                                                                                                                                      | system_i/tensil_DPU_0/inst/tcu/dram1Converter/writeEnqueue/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0Converter/readData/E[0]                                                                                                                                                                  | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0Converter/writeResponse/E[0]                                                                                                                                                             | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                               |                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1BoundarySplitter/writeDataQueue/E[0]                                                                                                                                                     | system_i/tensil_DPU_0/inst/tcu/dram1BoundarySplitter/writeDataQueue/reset_0[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                          | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1BoundarySplitter_io_in_q/io_in_readData_q/E[0]                                                                                                                                           | system_i/tensil_DPU_0/inst/tcu/dram1BoundarySplitter_io_in_q/io_in_readData_q/SR[0]                                                                                                                                           |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1Converter/readData/E[0]                                                                                                                                                                  | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                             | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                            |                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1Converter/writeResponse/E[0]                                                                                                                                                             | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                             | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                          | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                          | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                         |                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                             | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                            |                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_1_n_0                                                                                                  | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                         |                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                  | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                             | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0Converter/control_q/E[0]                                                                                                                                                                 | system_i/tensil_DPU_0/inst/tcu/dram0Converter/writeEnqueue/SR[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0BoundarySplitter_io_in_q/io_in_readData_q/E[0]                                                                                                                                           | system_i/tensil_DPU_0/inst/tcu/dram0BoundarySplitter_io_in_q/io_in_readData_q/SR[0]                                                                                                                                           |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                      | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                             | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                            |                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                               |                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0BoundarySplitter/writeDataQueue/E[0]                                                                                                                                                     | system_i/tensil_DPU_0/inst/tcu/dram0BoundarySplitter/writeDataQueue/reset_0[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                            |                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                            | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                               | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                     |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                  | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                                           | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                                           | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                  | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                5 |              9 |         1.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                     | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                            | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                    | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                                              | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                          |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                          |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                                                         |                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                                                         |                                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                                                         |                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                                                         |                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                                                         |                                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                                                         |                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                                                         |                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                                                         |                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                                              | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                5 |              9 |         1.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                                                         |                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                                                         |                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                                                         |                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                                                         |                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                                                         |                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                                                         |                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                          | system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                        | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                5 |             10 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                5 |             10 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                       |                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[9]_i_1_n_0                                                                                                | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/acc/acc/portAControl/E[0]                                                                                                                                                                 | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                3 |             11 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/acc/E[0]                                                                                                                                                                          | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/acc/SR[0]                                                                                                                                                                          |                3 |             11 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/acc/E[0]                                                                                                                                                                          | system_i/tensil_DPU_0/inst/tcu/tcu/acc_io_control_q/SR[0]                                                                                                                                                                     |                5 |             11 |         2.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | system_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                              |                6 |             12 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | system_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                              |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | system_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                              |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                              |                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                              |                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                            | system_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                               |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                            | system_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                               |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                         | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                            | system_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                               |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                            | system_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                               |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                        | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                              |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/acc/acc/portAControl/maybe_full_0                                                                                                                                                         |                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                              |                6 |             12 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                            | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                               |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                            | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                               |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                            | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                               |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/sizeCounter_io_value_ready_0                                                                                                                                          | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/reset_1[0]                                                                                                                                                             |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/sizeCounter_io_value_ready                                                                                                                                            | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/reset_2[0]                                                                                                                                                             |                5 |             13 |         2.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/E[0]                                                                                                                                                                   | system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/SR[0]                                                                                                                                                                   |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/sizeCounter_io_value_ready_0                                                                                                                                          | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/reset_0                                                                                                                                                                |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/sizeCounter_io_value_ready                                                                                                                                            | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/memPortAHandler/sizeCounter/reset_0                                                                                                                                                |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/E[0]                                                                                                                                                                  | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/SR[0]                                                                                                                                                                  |                5 |             13 |         2.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0Converter/control_splitter/addressOffset                                                                                                                                                 | system_i/tensil_DPU_0/inst/tcu/dram0Converter/control_q/reset_0                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/maybe_full                                                                                                                                                            | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/maybe_full_reg_0                                                                                                                                                       |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/E[0]                                                                                                                                                                     | system_i/tensil_DPU_0/inst/tcu/tcu/router/memReadDataDemux/SR[0]                                                                                                                                                              |                5 |             13 |         2.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/router/memReadDataDemux/E[0]                                                                                                                                                              | system_i/tensil_DPU_0/inst/tcu/tcu/router/memReadDataDemux/reset_0[0]                                                                                                                                                         |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/router/memWriteDataMux/E[0]                                                                                                                                                               | system_i/tensil_DPU_0/inst/tcu/tcu/router/memWriteDataMux/SR[0]                                                                                                                                                               |                5 |             13 |         2.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1Converter/control_splitter/addressOffset                                                                                                                                                 | system_i/tensil_DPU_0/inst/tcu/dram1Converter/control_q/reset_0                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                                          |                                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                       |                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                       |                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                                          |                                                                                                                                                                                                                               |                7 |             13 |         1.86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                      | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                3 |             13 |         4.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/router/memWriteDataMux/ram_size[12]_i_1__0_n_0                                                                                                                                            |                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                7 |             14 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                                                |                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_3[0]                                                                                                                                                      |                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                                                        |                                                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                                                        |                                                                                                                                                                                                                               |                5 |             15 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                                                |                                                                                                                                                                                                                               |                9 |             15 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.ar_start_split                                                                                    |                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/clock_38[0]                                                                                                                                                           | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                5 |             16 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_start_split                                                                                               |                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/do_enq__0                                                                                                                                                             |                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/clock_40[0]                                                                                                                                                           | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                7 |             16 |         2.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.ar_start_split                                                                                    |                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                        | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0BoundarySplitter/readDataQueue/maybe_full                                                                                                                                                |                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1BoundarySplitter/writeDataQueue/maybe_full                                                                                                                                               |                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0BoundarySplitter/writeDataQueue/maybe_full                                                                                                                                               |                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1BoundarySplitter/readDataQueue/maybe_full                                                                                                                                                |                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                  | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |                7 |             17 |         2.43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/tensil_DPU_0/inst/tcu/tcu/acc_io_control_q/readEnqueued_reg_10                                                                                                                                                       |               14 |             17 |         1.21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0BoundarySplitter/readEnqueuer/E[0]                                                                                                                                                       | system_i/tensil_DPU_0/inst/tcu/dram0BoundarySplitter/_GEN_140[3]                                                                                                                                                              |                5 |             19 |         3.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1BoundarySplitter/readEnqueuer/E[0]                                                                                                                                                       | system_i/tensil_DPU_0/inst/tcu/dram1BoundarySplitter/_GEN_140[3]                                                                                                                                                              |                5 |             19 |         3.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1BoundarySplitter/writeEnqueuer/E[0]                                                                                                                                                      | system_i/tensil_DPU_0/inst/tcu/dram1BoundarySplitter/writeDataQueue/SR[0]                                                                                                                                                     |                5 |             19 |         3.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0BoundarySplitter/writeEnqueuer/E[0]                                                                                                                                                      | system_i/tensil_DPU_0/inst/tcu/dram0BoundarySplitter/writeDataQueue/SR[0]                                                                                                                                                     |                5 |             19 |         3.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0Converter/control_splitter/addressOffset                                                                                                                                                 | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                7 |             20 |         2.86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1Converter/control_splitter/addressOffset                                                                                                                                                 | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                6 |             20 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                6 |             20 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/sizeCounter_io_value_ready_1                                                                                                                                          | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dram0Handler/handler/addressCounter/value[0]_i_1__17_n_0                                                                                                                           |                5 |             20 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/sizeCounter_io_value_ready_2                                                                                                                                          | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dram1Handler/handler/addressCounter/value[0]_i_1__18_n_0                                                                                                                           |                5 |             20 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/sizeCounter_io_value_ready_2                                                                                                                                          | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dram1/SR[0]                                                                                                                                                                        |                6 |             20 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/sizeCounter_io_value_ready_1                                                                                                                                          | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dram0/SR[0]                                                                                                                                                                        |                5 |             20 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |               12 |             21 |         1.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift                                                                    |                                                                                                                                                                                                                               |                6 |             21 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift                                                                    |                                                                                                                                                                                                                               |                6 |             21 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |               11 |             21 |         1.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                                       |                                                                                                                                                                                                                               |                8 |             21 |         2.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                                       |                                                                                                                                                                                                                               |                7 |             21 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |               11 |             21 |         1.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |               12 |             22 |         1.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                               |                7 |             22 |         3.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]          |                4 |             22 |         5.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             23 |         3.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             23 |         3.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                9 |             25 |         2.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                      | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                5 |             26 |         5.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/sel                                                                                                                                                                      |                                                                                                                                                                                                                               |                4 |             26 |         6.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                              |                                                                                                                                                                                                                               |                4 |             28 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/I226                                                                                                                                                                   |                                                                                                                                                                                                                               |                4 |             28 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                               |                9 |             28 |         3.11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |                8 |             29 |         3.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |               15 |             31 |         2.07 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |               16 |             31 |         1.94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/lock_1_held_reg[0]                                                                                                                                                    | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               17 |             32 |         1.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                        |                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                        |                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                      |                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                           | system_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dataflow/ram_kind_reg_0_15_0_3_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/lock_0_by_reg[0]                                                                                                                                                      | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               17 |             32 |         1.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                              | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                           |               12 |             32 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |                8 |             33 |         4.12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                      |                                                                                                                                                                                                                               |               11 |             33 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                      |                                                                                                                                                                                                                               |               12 |             33 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                      |                                                                                                                                                                                                                               |               11 |             33 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |               11 |             33 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                      |                                                                                                                                                                                                                               |               12 |             33 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |               14 |             34 |         2.43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dram0/maybe_full                                                                                                                                                                  | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dram0/ram_address[19]_i_1_n_0                                                                                                                                                      |               18 |             39 |         2.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dram1/maybe_full                                                                                                                                                                  | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/dram1/ram_address[19]_i_1__0_n_0                                                                                                                                                   |               17 |             39 |         2.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |               13 |             42 |         3.23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |               21 |             42 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |               23 |             42 |         1.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                      |                                                                                                                                                                                                                               |                7 |             43 |         6.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                      | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                      |                7 |             46 |         6.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1144]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                               |               15 |             47 |         3.13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1144]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                               |               21 |             47 |         2.24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1144]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                               |               18 |             47 |         2.61 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1144]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                               |               18 |             47 |         2.61 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/acc_io_control_q/do_enq                                                                                                                                                                   |                                                                                                                                                                                                                               |                7 |             52 |         7.43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                        |                                                                                                                                                                                                                               |               23 |             53 |         2.30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                        |                                                                                                                                                                                                                               |               22 |             53 |         2.41 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                               |               23 |             54 |         2.35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                               |               26 |             54 |         2.08 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                        |                                                                                                                                                                                                                               |               25 |             54 |         2.16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                      |                                                                                                                                                                                                                               |               14 |             57 |         4.07 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                     |                                                                                                                                                                                                                               |               17 |             57 |         3.35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                   |                                                                                                                                                                                                                               |               18 |             57 |         3.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                      |                                                                                                                                                                                                                               |               19 |             57 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                     |                                                                                                                                                                                                                               |               17 |             57 |         3.35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                   |                                                                                                                                                                                                                               |               15 |             57 |         3.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                     |                                                                                                                                                                                                                               |               15 |             57 |         3.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                     |                                                                                                                                                                                                                               |               17 |             57 |         3.35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0Converter/control_q/ram_write_reg_0_1_0_0_i_2_n_0                                                                                                                                        |                                                                                                                                                                                                                               |                8 |             58 |         7.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1Converter/control_q/ram_write_reg_0_1_0_0_i_2__0_n_0                                                                                                                                     |                                                                                                                                                                                                                               |                8 |             58 |         7.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/dmacr_i_reg[2]                                                                                                       | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |               10 |             59 |         5.90 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |               14 |             60 |         4.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                  |                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                  |                                                                                                                                                                                                                               |               19 |             63 |         3.32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1Converter/readData/valid_reg[0]                                                                                                                                                          | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               31 |             64 |         2.06 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                               | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                  |               23 |             64 |         2.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                     |                                                                                                                                                                                                                               |               24 |             64 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_unshelve_reg[0]_0[0]                                          |                                                                                                                                                                                                                               |               18 |             64 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[76].srl_nx1/push                                                                   |                                                                                                                                                                                                                               |               18 |             64 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[76].srl_nx1/push                                                                   |                                                                                                                                                                                                                               |               17 |             64 |         3.76 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |               22 |             64 |         2.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                     |                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0Converter/readData/valid_reg_0[0]                                                                                                                                                        | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               33 |             64 |         1.94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0Converter/readData/valid_reg[0]                                                                                                                                                          | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               34 |             64 |         1.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_unshelve_reg[0]_0[0]                                          |                                                                                                                                                                                                                               |               17 |             64 |         3.76 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1Converter/readData/valid_reg_0[0]                                                                                                                                                        | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               33 |             64 |         1.94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                         |               15 |             68 |         4.53 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                         |               15 |             68 |         4.53 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                         |               16 |             69 |         4.31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                         |               16 |             69 |         4.31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                         |               16 |             69 |         4.31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | system_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                          |               15 |             70 |         4.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                          |               14 |             70 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0BoundarySplitter_io_in_q/io_out_writeAddress_q/enq_0_reg                                                                                                                                 |                                                                                                                                                                                                                               |                9 |             72 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                                     |                                                                                                                                                                                                                               |               19 |             72 |         3.79 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0BoundarySplitter_io_in_q/io_out_readAddress_q/value_reg_0                                                                                                                                |                                                                                                                                                                                                                               |                9 |             72 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                                     |                                                                                                                                                                                                                               |               19 |             72 |         3.79 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1BoundarySplitter_io_in_q/io_out_readAddress_q/value_reg_0                                                                                                                                |                                                                                                                                                                                                                               |                9 |             72 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1BoundarySplitter_io_in_q/io_out_writeAddress_q/enq_0_reg                                                                                                                                 |                                                                                                                                                                                                                               |                9 |             72 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                        |                                                                                                                                                                                                                               |               20 |             73 |         3.65 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | system_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                          |               14 |             73 |         5.21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                        |                                                                                                                                                                                                                               |               20 |             73 |         3.65 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/acc_io_control_q/enq_ptr_value_reg_2                                                                                                                                                      |                                                                                                                                                                                                                               |               10 |             76 |         7.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                          |               16 |             78 |         4.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | system_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                          |               17 |             78 |         4.59 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/decoder/instruction/do_enq                                                                                                                                                                |                                                                                                                                                                                                                               |               10 |             80 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0BoundarySplitter_io_in_q/io_in_readData_q/do_enq__0                                                                                                                                      |                                                                                                                                                                                                                               |               12 |             90 |         7.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0Converter/readData/maybe_full_reg_0                                                                                                                                                      |                                                                                                                                                                                                                               |               12 |             90 |         7.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1BoundarySplitter_io_in_q/io_in_readData_q/do_enq__2                                                                                                                                      |                                                                                                                                                                                                                               |               12 |             90 |         7.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1Converter/readData/maybe_full_reg_0                                                                                                                                                      |                                                                                                                                                                                                                               |               12 |             90 |         7.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0Converter/writeEnqueue/do_enq                                                                                                                                                            |                                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1Converter/writeEnqueue/do_enq                                                                                                                                                            |                                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                                               |               13 |            104 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/tensil_DPU_0/inst/tcu/tcu/acc_io_control_q/ram_reg[0]_0                                                                                                                                                              |               51 |            128 |         2.51 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0Converter/dataOut/E[0]                                                                                                                                                                   | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               24 |            128 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/acc/acc/E[0]                                                                                                                                                                              | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |              100 |            128 |         1.28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1Converter/dataOut/E[0]                                                                                                                                                                   | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               24 |            128 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/mem/output_/maybe_full                                                                                                                                                                    |                                                                                                                                                                                                                               |               24 |            192 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram0Converter/dataOut/do_enq                                                                                                                                                                 |                                                                                                                                                                                                                               |               24 |            192 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/mem/output_1/maybe_full                                                                                                                                                                   |                                                                                                                                                                                                                               |               24 |            192 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/array/output_/ram_0_reg_0_15_0_5_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                               |               24 |            192 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/acc/alu/output_/maybe_full_0                                                                                                                                                              |                                                                                                                                                                                                                               |               24 |            192 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/acc/acc/mem/output_1/I135                                                                                                                                                                 |                                                                                                                                                                                                                               |               24 |            192 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/acc/acc/mem/output_/output_io_enq_valid_sr_0_reg                                                                                                                                          |                                                                                                                                                                                                                               |               24 |            192 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/dram1Converter/dataOut/do_enq                                                                                                                                                                 |                                                                                                                                                                                                                               |               24 |            192 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              |                                                                                                                                                                                                                               |              312 |            810 |         2.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38_0                                                                                                                                                      | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |              184 |           1024 |         5.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/tensil_DPU_0/inst/tcu/tcu/array_io_control_q/clock_1[0]                                                                                                                                                             | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |              450 |           1152 |         2.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                              | system_i/tensil_DPU_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |              478 |           1193 |         2.50 |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


