\hypertarget{group___p_w_r_ex___c_s_r__register__alias}{}\section{P\+W\+Rx C\+SR Register alias address}
\label{group___p_w_r_ex___c_s_r__register__alias}\index{P\+W\+Rx C\+S\+R Register alias address@{P\+W\+Rx C\+S\+R Register alias address}}
Diagram współpracy dla P\+W\+Rx C\+SR Register alias address\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___p_w_r_ex___c_s_r__register__alias}
\end{center}
\end{figure}
\subsection*{Definicje}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}{B\+R\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~\hyperlink{group___peripheral___registers___bits___definition_gaa593af0ab76fabc71e48dce7b04f8acf}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+R\+E\+\_\+\+Pos}
\item 
\#define \hyperlink{group___p_w_r_ex___c_s_r__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928}{C\+S\+R\+\_\+\+B\+R\+E\+\_\+\+BB}~(uint32\+\_\+t)(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB} $\ast$ 32\+U) + (\+B\+R\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+E\+R $\ast$ 4\+U))
\end{DoxyCompactItemize}


\subsection{Opis szczegółowy}


\subsection{Dokumentacja definicji}
\mbox{\Hypertarget{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}\label{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}} 
\index{P\+W\+Rx C\+S\+R Register alias address@{P\+W\+Rx C\+S\+R Register alias address}!B\+R\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER@{B\+R\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}}
\index{B\+R\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER@{B\+R\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}!P\+W\+Rx C\+S\+R Register alias address@{P\+W\+Rx C\+S\+R Register alias address}}
\subsubsection{\texorpdfstring{B\+R\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}{BRE\_BIT\_NUMBER}}
{\footnotesize\ttfamily \#define B\+R\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER~\hyperlink{group___peripheral___registers___bits___definition_gaa593af0ab76fabc71e48dce7b04f8acf}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+R\+E\+\_\+\+Pos}}



Definicja w linii 277 pliku stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h.

\mbox{\Hypertarget{group___p_w_r_ex___c_s_r__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928}\label{group___p_w_r_ex___c_s_r__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928}} 
\index{P\+W\+Rx C\+S\+R Register alias address@{P\+W\+Rx C\+S\+R Register alias address}!C\+S\+R\+\_\+\+B\+R\+E\+\_\+\+BB@{C\+S\+R\+\_\+\+B\+R\+E\+\_\+\+BB}}
\index{C\+S\+R\+\_\+\+B\+R\+E\+\_\+\+BB@{C\+S\+R\+\_\+\+B\+R\+E\+\_\+\+BB}!P\+W\+Rx C\+S\+R Register alias address@{P\+W\+Rx C\+S\+R Register alias address}}
\subsubsection{\texorpdfstring{C\+S\+R\+\_\+\+B\+R\+E\+\_\+\+BB}{CSR\_BRE\_BB}}
{\footnotesize\ttfamily \#define C\+S\+R\+\_\+\+B\+R\+E\+\_\+\+BB~(uint32\+\_\+t)(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB} $\ast$ 32\+U) + (\+B\+R\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+E\+R $\ast$ 4\+U))}



Definicja w linii 278 pliku stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h.

