Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Mar 22 19:50:02 2022
| Host         : PC running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_drc -file hardware_wrapper_drc_opted.rpt -pb hardware_wrapper_drc_opted.pb -rpx hardware_wrapper_drc_opted.rpx
| Design       : hardware_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 73
+-----------+----------+--------------------------------------------------+------------+
| Rule      | Severity | Description                                      | Violations |
+-----------+----------+--------------------------------------------------+------------+
| DPIP-2    | Warning  | Input pipelining                                 | 1          |
| DPOP-3    | Warning  | PREG Output pipelining                           | 2          |
| DPOP-4    | Warning  | MREG Output pipelining                           | 2          |
| REQP-1731 | Warning  | DSP_Abus_preadd_amult_sel_A_sign_bit_restriction | 68         |
+-----------+----------+--------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP hardware_i/temp2pwm/inst/pwm_on5 input hardware_i/temp2pwm/inst/pwm_on5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining  
DSP hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_91cbfecb/u_9e35e9b1/u_d7bba7e1/u_dsp/g_a8050f01.u_dsp48e2 output hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_91cbfecb/u_9e35e9b1/u_d7bba7e1/u_dsp/g_a8050f01.u_dsp48e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#2 Warning
PREG Output pipelining  
DSP hardware_i/temp2pwm/inst/pwm_on5 output hardware_i/temp2pwm/inst/pwm_on5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-4#1 Warning
MREG Output pipelining  
DSP hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_22c4ec7e/u_032df868/s_c92f4191_reg multiplier stage hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_22c4ec7e/u_032df868/s_c92f4191_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#2 Warning
MREG Output pipelining  
DSP hardware_i/temp2pwm/inst/pwm_on5 multiplier stage hardware_i/temp2pwm/inst/pwm_on5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

REQP-1731#1 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_396da9c8/u_692652ac/u_db51cb91/u_c48af76d/g_66a0cbda[0].g_c6a789d9[0].g_214b29cc.u_dd49098f/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#2 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_396da9c8/u_692652ac/u_db51cb91/u_c48af76d/g_66a0cbda[1].g_c6a789d9[0].g_214b29cc.u_dd49098f/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#3 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_396da9c8/u_692652ac/u_db51cb91/u_c48af76d/g_66a0cbda[2].g_c6a789d9[0].g_214b29cc.u_dd49098f/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#4 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_396da9c8/u_692652ac/u_db51cb91/u_c48af76d/g_66a0cbda[3].g_c6a789d9[0].g_214b29cc.u_dd49098f/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#5 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[0].g_fe7d1843[0].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#6 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[0].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#7 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[0].g_fe7d1843[1].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#8 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[0].g_fe7d1843[1].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#9 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[0].g_fe7d1843[2].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#10 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[0].g_fe7d1843[2].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#11 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[0].g_fe7d1843[3].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#12 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[0].g_fe7d1843[3].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#13 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[1].g_fe7d1843[0].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#14 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[1].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#15 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[1].g_fe7d1843[1].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#16 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[1].g_fe7d1843[1].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#17 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[1].g_fe7d1843[2].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#18 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[1].g_fe7d1843[2].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#19 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[1].g_fe7d1843[3].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#20 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[1].g_fe7d1843[3].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#21 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[2].g_fe7d1843[0].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#22 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[2].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#23 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[2].g_fe7d1843[1].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#24 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[2].g_fe7d1843[1].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#25 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[2].g_fe7d1843[2].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#26 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[2].g_fe7d1843[2].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#27 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[2].g_fe7d1843[3].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#28 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[2].g_fe7d1843[3].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#29 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[0].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#30 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#31 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[1].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#32 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[1].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#33 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[2].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#34 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[2].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#35 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[3].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#36 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[3].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#37 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[0].g_fe7d1843[0].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#38 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[0].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#39 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[0].g_fe7d1843[1].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#40 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[0].g_fe7d1843[1].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#41 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[0].g_fe7d1843[2].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#42 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[0].g_fe7d1843[2].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#43 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[0].g_fe7d1843[3].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#44 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[0].g_fe7d1843[3].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#45 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[1].g_fe7d1843[0].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#46 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[1].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#47 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[1].g_fe7d1843[1].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#48 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[1].g_fe7d1843[1].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#49 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[1].g_fe7d1843[2].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#50 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[1].g_fe7d1843[2].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#51 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[1].g_fe7d1843[3].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#52 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[1].g_fe7d1843[3].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#53 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[2].g_fe7d1843[0].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#54 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[2].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#55 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[2].g_fe7d1843[1].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#56 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[2].g_fe7d1843[1].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#57 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[2].g_fe7d1843[2].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#58 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[2].g_fe7d1843[2].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#59 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[2].g_fe7d1843[3].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#60 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[2].g_fe7d1843[3].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#61 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[3].g_fe7d1843[0].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#62 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[3].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#63 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[3].g_fe7d1843[1].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#64 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[3].g_fe7d1843[1].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#65 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[3].g_fe7d1843[2].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#66 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[3].g_fe7d1843[2].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#67 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[3].g_fe7d1843[3].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1731#68 Warning
DSP_Abus_preadd_amult_sel_A_sign_bit_restriction  
hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[3].g_fe7d1843[3].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>


